-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "06/22/2022 10:17:52"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(0 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \registerdecoder|WE~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~0_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~1\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~2_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~3\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~4_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~5\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~6_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~7\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~8_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~9\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~10_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~11\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~12_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~0_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~13\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~14_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~15\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~16_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~17\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~18_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~19\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~20_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~21\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~22_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~1_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~23\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~24_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~2_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~25\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~26_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~3_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~27\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~28_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~4_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~29\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~30_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~31\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~32_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~5_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~33\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~34_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~35\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~36_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~6_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~37\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~38_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~7_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~39\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~40_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~9_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~41\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~42_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~10_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~43\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~44_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~11_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~45\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~46_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~6_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~5_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~1_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~2_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~3_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~0_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~4_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~47\ : std_logic;
SIGNAL \geradordepulso2hz|Add0~48_combout\ : std_logic;
SIGNAL \geradordepulso2hz|s_cnt~8_combout\ : std_logic;
SIGNAL \geradordepulso2hz|Equal0~7_combout\ : std_logic;
SIGNAL \geradordepulso2hz|pulse~0_combout\ : std_logic;
SIGNAL \geradordepulso2hz|pulse~q\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[0]~8_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[0]~9\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[1]~10_combout\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[1]~11\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[2]~12_combout\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[2]~13\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[3]~14_combout\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[3]~15\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[4]~16_combout\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[4]~17\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[5]~18_combout\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[5]~19\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[6]~20_combout\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[6]~21\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue[7]~22_combout\ : std_logic;
SIGNAL \rom|Mux6~19_combout\ : std_logic;
SIGNAL \rom|Mux6~23_combout\ : std_logic;
SIGNAL \rom|Mux6~20_combout\ : std_logic;
SIGNAL \rom|Mux6~21_combout\ : std_logic;
SIGNAL \rom|Mux6~22_combout\ : std_logic;
SIGNAL \rom|Mux6~24_combout\ : std_logic;
SIGNAL \rom|Mux6~0_combout\ : std_logic;
SIGNAL \rom|Mux6~4_combout\ : std_logic;
SIGNAL \rom|Mux6~1_combout\ : std_logic;
SIGNAL \rom|Mux6~2_combout\ : std_logic;
SIGNAL \rom|Mux6~3_combout\ : std_logic;
SIGNAL \rom|Mux6~5_combout\ : std_logic;
SIGNAL \rom|Mux6~16_combout\ : std_logic;
SIGNAL \rom|Mux6~13_combout\ : std_logic;
SIGNAL \rom|Mux6~14_combout\ : std_logic;
SIGNAL \rom|Mux6~15_combout\ : std_logic;
SIGNAL \rom|Mux6~12_combout\ : std_logic;
SIGNAL \rom|Mux6~17_combout\ : std_logic;
SIGNAL \rom|Mux6~10_combout\ : std_logic;
SIGNAL \rom|Mux6~6_combout\ : std_logic;
SIGNAL \rom|Mux6~7_combout\ : std_logic;
SIGNAL \rom|Mux6~8_combout\ : std_logic;
SIGNAL \rom|Mux6~9_combout\ : std_logic;
SIGNAL \rom|Mux6~11_combout\ : std_logic;
SIGNAL \rom|Mux6~18_combout\ : std_logic;
SIGNAL \rom|Mux6~25_combout\ : std_logic;
SIGNAL \rom|Mux7~0_combout\ : std_logic;
SIGNAL \rom|Mux7~4_combout\ : std_logic;
SIGNAL \rom|Mux7~1_combout\ : std_logic;
SIGNAL \rom|Mux7~2_combout\ : std_logic;
SIGNAL \rom|Mux7~3_combout\ : std_logic;
SIGNAL \rom|Mux7~5_combout\ : std_logic;
SIGNAL \rom|Mux7~10_combout\ : std_logic;
SIGNAL \rom|Mux7~7_combout\ : std_logic;
SIGNAL \rom|Mux7~8_combout\ : std_logic;
SIGNAL \rom|Mux7~9_combout\ : std_logic;
SIGNAL \rom|Mux7~6_combout\ : std_logic;
SIGNAL \rom|Mux7~11_combout\ : std_logic;
SIGNAL \rom|Mux7~12_combout\ : std_logic;
SIGNAL \rom|Mux7~16_combout\ : std_logic;
SIGNAL \rom|Mux7~13_combout\ : std_logic;
SIGNAL \rom|Mux7~14_combout\ : std_logic;
SIGNAL \rom|Mux7~15_combout\ : std_logic;
SIGNAL \rom|Mux7~17_combout\ : std_logic;
SIGNAL \rom|Mux7~18_combout\ : std_logic;
SIGNAL \rom|Mux7~19_combout\ : std_logic;
SIGNAL \rom|Mux7~20_combout\ : std_logic;
SIGNAL \rom|Mux7~21_combout\ : std_logic;
SIGNAL \rom|Mux7~22_combout\ : std_logic;
SIGNAL \rom|Mux7~23_combout\ : std_logic;
SIGNAL \rom|Mux7~24_combout\ : std_logic;
SIGNAL \rom|Mux7~25_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~1_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~2_combout\ : std_logic;
SIGNAL \rom|Mux0~0_combout\ : std_logic;
SIGNAL \rom|Mux0~2_combout\ : std_logic;
SIGNAL \rom|Mux0~1_combout\ : std_logic;
SIGNAL \rom|Mux0~3_combout\ : std_logic;
SIGNAL \rom|Mux0~4_combout\ : std_logic;
SIGNAL \rom|Mux0~5_combout\ : std_logic;
SIGNAL \rom|Mux1~16_combout\ : std_logic;
SIGNAL \rom|Mux1~13_combout\ : std_logic;
SIGNAL \rom|Mux1~14_combout\ : std_logic;
SIGNAL \rom|Mux1~15_combout\ : std_logic;
SIGNAL \rom|Mux1~17_combout\ : std_logic;
SIGNAL \rom|Mux1~3_combout\ : std_logic;
SIGNAL \rom|Mux1~1_combout\ : std_logic;
SIGNAL \rom|Mux1~0_combout\ : std_logic;
SIGNAL \rom|Mux1~2_combout\ : std_logic;
SIGNAL \rom|Mux1~4_combout\ : std_logic;
SIGNAL \rom|Mux1~8_combout\ : std_logic;
SIGNAL \rom|Mux1~10_combout\ : std_logic;
SIGNAL \rom|Mux1~9_combout\ : std_logic;
SIGNAL \rom|Mux1~11_combout\ : std_logic;
SIGNAL \rom|Mux1~5_combout\ : std_logic;
SIGNAL \rom|Mux1~6_combout\ : std_logic;
SIGNAL \rom|Mux1~7_combout\ : std_logic;
SIGNAL \rom|Mux1~12_combout\ : std_logic;
SIGNAL \rom|Mux1~18_combout\ : std_logic;
SIGNAL \rom|Mux2~23_combout\ : std_logic;
SIGNAL \rom|Mux2~19_combout\ : std_logic;
SIGNAL \rom|Mux2~21_combout\ : std_logic;
SIGNAL \rom|Mux2~20_combout\ : std_logic;
SIGNAL \rom|Mux2~22_combout\ : std_logic;
SIGNAL \rom|Mux2~24_combout\ : std_logic;
SIGNAL \rom|Mux2~4_combout\ : std_logic;
SIGNAL \rom|Mux2~2_combout\ : std_logic;
SIGNAL \rom|Mux2~1_combout\ : std_logic;
SIGNAL \rom|Mux2~3_combout\ : std_logic;
SIGNAL \rom|Mux2~0_combout\ : std_logic;
SIGNAL \rom|Mux2~5_combout\ : std_logic;
SIGNAL \rom|Mux2~10_combout\ : std_logic;
SIGNAL \rom|Mux2~6_combout\ : std_logic;
SIGNAL \rom|Mux2~8_combout\ : std_logic;
SIGNAL \rom|Mux2~7_combout\ : std_logic;
SIGNAL \rom|Mux2~9_combout\ : std_logic;
SIGNAL \rom|Mux2~11_combout\ : std_logic;
SIGNAL \rom|Mux2~16_combout\ : std_logic;
SIGNAL \rom|Mux2~12_combout\ : std_logic;
SIGNAL \rom|Mux2~13_combout\ : std_logic;
SIGNAL \rom|Mux2~14_combout\ : std_logic;
SIGNAL \rom|Mux2~15_combout\ : std_logic;
SIGNAL \rom|Mux2~17_combout\ : std_logic;
SIGNAL \rom|Mux2~18_combout\ : std_logic;
SIGNAL \rom|Mux2~25_combout\ : std_logic;
SIGNAL \rom|Mux3~23_combout\ : std_logic;
SIGNAL \rom|Mux3~19_combout\ : std_logic;
SIGNAL \rom|Mux3~20_combout\ : std_logic;
SIGNAL \rom|Mux3~21_combout\ : std_logic;
SIGNAL \rom|Mux3~22_combout\ : std_logic;
SIGNAL \rom|Mux3~24_combout\ : std_logic;
SIGNAL \rom|Mux3~4_combout\ : std_logic;
SIGNAL \rom|Mux3~0_combout\ : std_logic;
SIGNAL \rom|Mux3~1_combout\ : std_logic;
SIGNAL \rom|Mux3~2_combout\ : std_logic;
SIGNAL \rom|Mux3~3_combout\ : std_logic;
SIGNAL \rom|Mux3~5_combout\ : std_logic;
SIGNAL \rom|Mux3~12_combout\ : std_logic;
SIGNAL \rom|Mux3~16_combout\ : std_logic;
SIGNAL \rom|Mux3~13_combout\ : std_logic;
SIGNAL \rom|Mux3~14_combout\ : std_logic;
SIGNAL \rom|Mux3~15_combout\ : std_logic;
SIGNAL \rom|Mux3~17_combout\ : std_logic;
SIGNAL \rom|Mux3~6_combout\ : std_logic;
SIGNAL \rom|Mux3~10_combout\ : std_logic;
SIGNAL \rom|Mux3~7_combout\ : std_logic;
SIGNAL \rom|Mux3~8_combout\ : std_logic;
SIGNAL \rom|Mux3~9_combout\ : std_logic;
SIGNAL \rom|Mux3~11_combout\ : std_logic;
SIGNAL \rom|Mux3~18_combout\ : std_logic;
SIGNAL \rom|Mux3~25_combout\ : std_logic;
SIGNAL \rom|Mux4~23_combout\ : std_logic;
SIGNAL \rom|Mux4~19_combout\ : std_logic;
SIGNAL \rom|Mux4~20_combout\ : std_logic;
SIGNAL \rom|Mux4~21_combout\ : std_logic;
SIGNAL \rom|Mux4~22_combout\ : std_logic;
SIGNAL \rom|Mux4~24_combout\ : std_logic;
SIGNAL \rom|Mux4~10_combout\ : std_logic;
SIGNAL \rom|Mux4~6_combout\ : std_logic;
SIGNAL \rom|Mux4~7_combout\ : std_logic;
SIGNAL \rom|Mux4~8_combout\ : std_logic;
SIGNAL \rom|Mux4~9_combout\ : std_logic;
SIGNAL \rom|Mux4~11_combout\ : std_logic;
SIGNAL \rom|Mux4~16_combout\ : std_logic;
SIGNAL \rom|Mux4~12_combout\ : std_logic;
SIGNAL \rom|Mux4~14_combout\ : std_logic;
SIGNAL \rom|Mux4~13_combout\ : std_logic;
SIGNAL \rom|Mux4~15_combout\ : std_logic;
SIGNAL \rom|Mux4~17_combout\ : std_logic;
SIGNAL \rom|Mux4~18_combout\ : std_logic;
SIGNAL \rom|Mux4~4_combout\ : std_logic;
SIGNAL \rom|Mux4~0_combout\ : std_logic;
SIGNAL \rom|Mux4~2_combout\ : std_logic;
SIGNAL \rom|Mux4~1_combout\ : std_logic;
SIGNAL \rom|Mux4~3_combout\ : std_logic;
SIGNAL \rom|Mux4~5_combout\ : std_logic;
SIGNAL \rom|Mux4~25_combout\ : std_logic;
SIGNAL \rom|Mux5~20_combout\ : std_logic;
SIGNAL \rom|Mux5~21_combout\ : std_logic;
SIGNAL \rom|Mux5~22_combout\ : std_logic;
SIGNAL \rom|Mux5~23_combout\ : std_logic;
SIGNAL \rom|Mux5~19_combout\ : std_logic;
SIGNAL \rom|Mux5~24_combout\ : std_logic;
SIGNAL \rom|Mux5~0_combout\ : std_logic;
SIGNAL \rom|Mux5~4_combout\ : std_logic;
SIGNAL \rom|Mux5~2_combout\ : std_logic;
SIGNAL \rom|Mux5~1_combout\ : std_logic;
SIGNAL \rom|Mux5~3_combout\ : std_logic;
SIGNAL \rom|Mux5~5_combout\ : std_logic;
SIGNAL \rom|Mux5~6_combout\ : std_logic;
SIGNAL \rom|Mux5~10_combout\ : std_logic;
SIGNAL \rom|Mux5~7_combout\ : std_logic;
SIGNAL \rom|Mux5~8_combout\ : std_logic;
SIGNAL \rom|Mux5~9_combout\ : std_logic;
SIGNAL \rom|Mux5~11_combout\ : std_logic;
SIGNAL \rom|Mux5~16_combout\ : std_logic;
SIGNAL \rom|Mux5~12_combout\ : std_logic;
SIGNAL \rom|Mux5~14_combout\ : std_logic;
SIGNAL \rom|Mux5~13_combout\ : std_logic;
SIGNAL \rom|Mux5~15_combout\ : std_logic;
SIGNAL \rom|Mux5~17_combout\ : std_logic;
SIGNAL \rom|Mux5~18_combout\ : std_logic;
SIGNAL \rom|Mux5~25_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~7\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~9\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~11\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~13\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~14_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~16_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~12_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~17_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~10_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~18_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~8_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Add0~19_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n4[0]~0_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n4[1]~1_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|Equal35~0_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n4[3]~2_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n4[4]~3_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n4[5]~4_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n4[6]~5_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n3[0]~0_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n3[1]~1_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|Equal26~0_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n3[3]~2_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n3[4]~3_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n3[5]~4_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n3[6]~5_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplay|Decoder7Led|decOut_n2[6]~0_combout\ : std_logic;
SIGNAL \timer|s_count[0]~32_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \timer|s_count[0]~33\ : std_logic;
SIGNAL \timer|s_count[1]~35_combout\ : std_logic;
SIGNAL \timer|s_count[1]~36\ : std_logic;
SIGNAL \timer|s_count[2]~37_combout\ : std_logic;
SIGNAL \timer|s_count[2]~38\ : std_logic;
SIGNAL \timer|s_count[3]~39_combout\ : std_logic;
SIGNAL \timer|s_count[3]~40\ : std_logic;
SIGNAL \timer|s_count[4]~41_combout\ : std_logic;
SIGNAL \timer|s_count[4]~42\ : std_logic;
SIGNAL \timer|s_count[5]~43_combout\ : std_logic;
SIGNAL \timer|s_count[5]~44\ : std_logic;
SIGNAL \timer|s_count[6]~45_combout\ : std_logic;
SIGNAL \timer|s_count[6]~46\ : std_logic;
SIGNAL \timer|s_count[7]~47_combout\ : std_logic;
SIGNAL \timer|s_count[7]~48\ : std_logic;
SIGNAL \timer|s_count[8]~49_combout\ : std_logic;
SIGNAL \timer|s_count[8]~50\ : std_logic;
SIGNAL \timer|s_count[9]~51_combout\ : std_logic;
SIGNAL \timer|s_count[9]~52\ : std_logic;
SIGNAL \timer|s_count[10]~53_combout\ : std_logic;
SIGNAL \timer|s_count[10]~54\ : std_logic;
SIGNAL \timer|s_count[11]~55_combout\ : std_logic;
SIGNAL \timer|s_count[11]~56\ : std_logic;
SIGNAL \timer|s_count[12]~57_combout\ : std_logic;
SIGNAL \timer|Equal0~2_combout\ : std_logic;
SIGNAL \timer|Equal0~1_combout\ : std_logic;
SIGNAL \timer|s_count[12]~58\ : std_logic;
SIGNAL \timer|s_count[13]~59_combout\ : std_logic;
SIGNAL \timer|s_count[13]~60\ : std_logic;
SIGNAL \timer|s_count[14]~61_combout\ : std_logic;
SIGNAL \timer|s_count[14]~62\ : std_logic;
SIGNAL \timer|s_count[15]~63_combout\ : std_logic;
SIGNAL \timer|s_count[15]~64\ : std_logic;
SIGNAL \timer|s_count[16]~65_combout\ : std_logic;
SIGNAL \timer|Equal0~3_combout\ : std_logic;
SIGNAL \timer|Equal0~0_combout\ : std_logic;
SIGNAL \timer|Equal0~4_combout\ : std_logic;
SIGNAL \timer|s_count[16]~66\ : std_logic;
SIGNAL \timer|s_count[17]~67_combout\ : std_logic;
SIGNAL \timer|s_count[17]~68\ : std_logic;
SIGNAL \timer|s_count[18]~69_combout\ : std_logic;
SIGNAL \timer|s_count[18]~70\ : std_logic;
SIGNAL \timer|s_count[19]~71_combout\ : std_logic;
SIGNAL \timer|s_count[19]~72\ : std_logic;
SIGNAL \timer|s_count[20]~73_combout\ : std_logic;
SIGNAL \timer|s_count[20]~74\ : std_logic;
SIGNAL \timer|s_count[21]~75_combout\ : std_logic;
SIGNAL \timer|s_count[21]~76\ : std_logic;
SIGNAL \timer|s_count[22]~77_combout\ : std_logic;
SIGNAL \timer|s_count[22]~78\ : std_logic;
SIGNAL \timer|s_count[23]~79_combout\ : std_logic;
SIGNAL \timer|s_count[23]~80\ : std_logic;
SIGNAL \timer|s_count[24]~81_combout\ : std_logic;
SIGNAL \timer|s_count[24]~82\ : std_logic;
SIGNAL \timer|s_count[25]~83_combout\ : std_logic;
SIGNAL \timer|s_count[25]~84\ : std_logic;
SIGNAL \timer|s_count[26]~85_combout\ : std_logic;
SIGNAL \timer|s_count[26]~86\ : std_logic;
SIGNAL \timer|s_count[27]~87_combout\ : std_logic;
SIGNAL \timer|s_count[27]~88\ : std_logic;
SIGNAL \timer|s_count[28]~89_combout\ : std_logic;
SIGNAL \timer|s_count[28]~90\ : std_logic;
SIGNAL \timer|s_count[29]~91_combout\ : std_logic;
SIGNAL \timer|s_count[29]~92\ : std_logic;
SIGNAL \timer|s_count[30]~93_combout\ : std_logic;
SIGNAL \timer|s_count[30]~94\ : std_logic;
SIGNAL \timer|s_count[31]~95_combout\ : std_logic;
SIGNAL \timer|Equal0~7_combout\ : std_logic;
SIGNAL \timer|Equal0~8_combout\ : std_logic;
SIGNAL \timer|Equal0~6_combout\ : std_logic;
SIGNAL \timer|Equal0~5_combout\ : std_logic;
SIGNAL \timer|Equal0~9_combout\ : std_logic;
SIGNAL \timer|s_count~34_combout\ : std_logic;
SIGNAL \timer|DelayP~0_combout\ : std_logic;
SIGNAL \timer|DelayP~q\ : std_logic;
SIGNAL \ram|s_Memoria~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \registerdecoder|WE~feeder_combout\ : std_logic;
SIGNAL \registerdecoder|WE~q\ : std_logic;
SIGNAL \registerdecoder|WE~clkctrl_outclk\ : std_logic;
SIGNAL \registerbank|array1[0][0]~q\ : std_logic;
SIGNAL \registerbank|array1[0][2]~q\ : std_logic;
SIGNAL \registerbank|array1[0][1]~q\ : std_logic;
SIGNAL \registerbank|array1[0][3]~q\ : std_logic;
SIGNAL \aritmeticunit|Equal1~1_combout\ : std_logic;
SIGNAL \registerbank|array1[0][5]~q\ : std_logic;
SIGNAL \registerbank|array1[0][6]~q\ : std_logic;
SIGNAL \registerbank|array1[0][4]~q\ : std_logic;
SIGNAL \registerbank|array1[0][7]~q\ : std_logic;
SIGNAL \aritmeticunit|Equal1~0_combout\ : std_logic;
SIGNAL \registerbank|array1[1][6]~q\ : std_logic;
SIGNAL \registerbank|array1[2][6]~q\ : std_logic;
SIGNAL \registerbank|array1[3][6]~q\ : std_logic;
SIGNAL \registerbank|array1[1][4]~q\ : std_logic;
SIGNAL \registerbank|array1[2][4]~q\ : std_logic;
SIGNAL \registerbank|array1[3][4]~q\ : std_logic;
SIGNAL \registerbank|array1[1][5]~q\ : std_logic;
SIGNAL \registerbank|array1[2][5]~q\ : std_logic;
SIGNAL \registerbank|array1[3][5]~q\ : std_logic;
SIGNAL \registerbank|array1[1][7]~q\ : std_logic;
SIGNAL \registerbank|array1[2][7]~q\ : std_logic;
SIGNAL \registerbank|array1[3][7]~q\ : std_logic;
SIGNAL \aritmeticunit|Equal0~0_combout\ : std_logic;
SIGNAL \registerbank|array1[1][2]~q\ : std_logic;
SIGNAL \registerbank|array1[2][2]~q\ : std_logic;
SIGNAL \registerbank|array1[3][2]~q\ : std_logic;
SIGNAL \registerbank|array1[1][3]~q\ : std_logic;
SIGNAL \registerbank|array1[2][3]~q\ : std_logic;
SIGNAL \registerbank|array1[3][3]~q\ : std_logic;
SIGNAL \registerbank|array1[1][1]~q\ : std_logic;
SIGNAL \registerbank|array1[2][1]~q\ : std_logic;
SIGNAL \registerbank|array1[3][1]~q\ : std_logic;
SIGNAL \registerbank|array1[1][0]~q\ : std_logic;
SIGNAL \registerbank|array1[2][0]~q\ : std_logic;
SIGNAL \registerbank|array1[3][0]~q\ : std_logic;
SIGNAL \aritmeticunit|Equal0~1_combout\ : std_logic;
SIGNAL \aritmeticunit|process_0~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit1|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit2|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit1|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit0|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit1|cout~1_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit2|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit2|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit3|s~2_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit2|s~2_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit0|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit1|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit1|s~1_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit1|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit2|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit3|s~combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit2|s~combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit1|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit0|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~1_cout\ : std_logic;
SIGNAL \aritmeticunit|Add0~3\ : std_logic;
SIGNAL \aritmeticunit|Add0~6_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~32_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~33_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~0_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \ram|Decoder0~10_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][2]~49_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][2]~50_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~17_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][0]~101_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][0]~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~3_combout\ : std_logic;
SIGNAL \ram|s_Memoria[52][0]~5_combout\ : std_logic;
SIGNAL \ram|s_Memoria[52][0]~6_combout\ : std_logic;
SIGNAL \ram|s_Memoria[52][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~14_combout\ : std_logic;
SIGNAL \ram|s_Memoria[20][7]~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[20][7]~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[20][1]~q\ : std_logic;
SIGNAL \ram|Mux6~20_combout\ : std_logic;
SIGNAL \ram|Mux6~21_combout\ : std_logic;
SIGNAL \ram|Decoder0~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][5]~457_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][5]~458_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[124][0]~473_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][0]~474_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[60][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[60][4]~477_combout\ : std_logic;
SIGNAL \ram|s_Memoria[60][4]~478_combout\ : std_logic;
SIGNAL \ram|s_Memoria[60][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[28][6]~461_combout\ : std_logic;
SIGNAL \ram|s_Memoria[28][6]~462_combout\ : std_logic;
SIGNAL \ram|s_Memoria[28][1]~q\ : std_logic;
SIGNAL \ram|Mux6~27_combout\ : std_logic;
SIGNAL \ram|Mux6~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[100][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~19_combout\ : std_logic;
SIGNAL \ram|s_Memoria[100][1]~117_combout\ : std_logic;
SIGNAL \ram|s_Memoria[100][1]~118_combout\ : std_logic;
SIGNAL \ram|s_Memoria[100][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[68][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[68][5]~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[68][5]~54_combout\ : std_logic;
SIGNAL \ram|s_Memoria[68][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[36][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~7_combout\ : std_logic;
SIGNAL \ram|s_Memoria[36][7]~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[36][7]~22_combout\ : std_logic;
SIGNAL \ram|s_Memoria[36][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~15_combout\ : std_logic;
SIGNAL \ram|s_Memoria[4][4]~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[4][4]~86_combout\ : std_logic;
SIGNAL \ram|s_Memoria[4][1]~q\ : std_logic;
SIGNAL \ram|Mux6~24_combout\ : std_logic;
SIGNAL \ram|Mux6~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][2]~465_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][2]~466_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[108][1]~449_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][1]~450_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[12][3]~469_combout\ : std_logic;
SIGNAL \ram|s_Memoria[12][3]~470_combout\ : std_logic;
SIGNAL \ram|s_Memoria[12][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[44][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[44][5]~453_combout\ : std_logic;
SIGNAL \ram|s_Memoria[44][5]~454_combout\ : std_logic;
SIGNAL \ram|s_Memoria[44][1]~q\ : std_logic;
SIGNAL \ram|Mux6~22_combout\ : std_logic;
SIGNAL \ram|Mux6~23_combout\ : std_logic;
SIGNAL \ram|Mux6~26_combout\ : std_logic;
SIGNAL \ram|Mux6~29_combout\ : std_logic;
SIGNAL \ram|s_Memoria[94][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~30_combout\ : std_logic;
SIGNAL \ram|s_Memoria[94][6]~425_combout\ : std_logic;
SIGNAL \ram|s_Memoria[94][6]~426_combout\ : std_logic;
SIGNAL \ram|s_Memoria[94][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[126][6]~441_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][6]~442_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[62][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[62][2]~445_combout\ : std_logic;
SIGNAL \ram|s_Memoria[62][2]~446_combout\ : std_logic;
SIGNAL \ram|s_Memoria[62][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[30][4]~429_combout\ : std_logic;
SIGNAL \ram|s_Memoria[30][4]~430_combout\ : std_logic;
SIGNAL \ram|s_Memoria[30][1]~q\ : std_logic;
SIGNAL \ram|Mux6~17_combout\ : std_logic;
SIGNAL \ram|Mux6~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[54][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~4_combout\ : std_logic;
SIGNAL \ram|s_Memoria[54][4]~29_combout\ : std_logic;
SIGNAL \ram|s_Memoria[54][4]~30_combout\ : std_logic;
SIGNAL \ram|s_Memoria[54][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[118][0]~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[118][0]~126_combout\ : std_logic;
SIGNAL \ram|s_Memoria[118][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[86][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][6]~41_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][6]~42_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[22][1]~73_combout\ : std_logic;
SIGNAL \ram|s_Memoria[22][1]~74_combout\ : std_logic;
SIGNAL \ram|s_Memoria[22][1]~q\ : std_logic;
SIGNAL \ram|Mux6~10_combout\ : std_logic;
SIGNAL \ram|Mux6~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][4]~433_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][4]~434_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[110][3]~417_combout\ : std_logic;
SIGNAL \ram|s_Memoria[110][3]~418_combout\ : std_logic;
SIGNAL \ram|s_Memoria[110][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[46][5]~421_combout\ : std_logic;
SIGNAL \ram|s_Memoria[46][5]~422_combout\ : std_logic;
SIGNAL \ram|s_Memoria[46][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[14][3]~437_combout\ : std_logic;
SIGNAL \ram|s_Memoria[14][3]~438_combout\ : std_logic;
SIGNAL \ram|s_Memoria[14][1]~q\ : std_logic;
SIGNAL \ram|Mux6~12_combout\ : std_logic;
SIGNAL \ram|Mux6~13_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][5]~13_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][5]~14_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[102][0]~109_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][0]~110_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[70][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][0]~45_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][0]~46_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[6][4]~77_combout\ : std_logic;
SIGNAL \ram|s_Memoria[6][4]~78_combout\ : std_logic;
SIGNAL \ram|s_Memoria[6][1]~q\ : std_logic;
SIGNAL \ram|Mux6~14_combout\ : std_logic;
SIGNAL \ram|Mux6~15_combout\ : std_logic;
SIGNAL \ram|Mux6~16_combout\ : std_logic;
SIGNAL \ram|Mux6~19_combout\ : std_logic;
SIGNAL \ram|Mux6~30_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][1]~489_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][1]~490_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~16_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][4]~505_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][4]~506_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[222][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[222][3]~509_combout\ : std_logic;
SIGNAL \ram|s_Memoria[222][3]~510_combout\ : std_logic;
SIGNAL \ram|s_Memoria[222][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[206][3]~493_combout\ : std_logic;
SIGNAL \ram|s_Memoria[206][3]~494_combout\ : std_logic;
SIGNAL \ram|s_Memoria[206][1]~q\ : std_logic;
SIGNAL \ram|Mux6~38_combout\ : std_logic;
SIGNAL \ram|Mux6~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][1]~121_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][1]~122_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[214][4]~57_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][4]~58_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[198][4]~61_combout\ : std_logic;
SIGNAL \ram|s_Memoria[198][4]~62_combout\ : std_logic;
SIGNAL \ram|s_Memoria[198][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][7]~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][7]~106_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][1]~q\ : std_logic;
SIGNAL \ram|Mux6~31_combout\ : std_logic;
SIGNAL \ram|Mux6~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~5_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][7]~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][7]~10_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][6]~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][6]~26_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[150][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~12_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][7]~89_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][7]~90_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~13_combout\ : std_logic;
SIGNAL \ram|s_Memoria[134][5]~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[134][5]~94_combout\ : std_logic;
SIGNAL \ram|s_Memoria[134][1]~q\ : std_logic;
SIGNAL \ram|Mux6~35_combout\ : std_logic;
SIGNAL \ram|Mux6~36_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][5]~497_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][5]~498_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[190][3]~481_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][3]~482_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[158][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][7]~485_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][7]~486_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][7]~501_combout\ : std_logic;
SIGNAL \ram|s_Memoria[142][7]~502_combout\ : std_logic;
SIGNAL \ram|s_Memoria[142][1]~q\ : std_logic;
SIGNAL \ram|Mux6~33_combout\ : std_logic;
SIGNAL \ram|Mux6~34_combout\ : std_logic;
SIGNAL \ram|Mux6~37_combout\ : std_logic;
SIGNAL \ram|Mux6~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[180][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[180][4]~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[180][4]~2_combout\ : std_logic;
SIGNAL \ram|s_Memoria[180][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[188][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][6]~393_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][6]~394_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][1]~q\ : std_logic;
SIGNAL \ram|Mux6~7_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][2]~409_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][2]~410_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[244][0]~97_combout\ : std_logic;
SIGNAL \ram|s_Memoria[244][0]~98_combout\ : std_logic;
SIGNAL \ram|s_Memoria[244][1]~q\ : std_logic;
SIGNAL \ram|Mux6~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][7]~385_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][7]~386_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[228][4]~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[228][4]~114_combout\ : std_logic;
SIGNAL \ram|s_Memoria[228][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[172][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][7]~401_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][7]~402_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[164][7]~17_combout\ : std_logic;
SIGNAL \ram|s_Memoria[164][7]~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[164][1]~q\ : std_logic;
SIGNAL \ram|Mux6~0_combout\ : std_logic;
SIGNAL \ram|Mux6~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][4]~33_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][4]~34_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[220][4]~413_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][4]~414_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[156][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][7]~397_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][7]~398_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[148][7]~65_combout\ : std_logic;
SIGNAL \ram|s_Memoria[148][7]~66_combout\ : std_logic;
SIGNAL \ram|s_Memoria[148][1]~q\ : std_logic;
SIGNAL \ram|Mux6~2_combout\ : std_logic;
SIGNAL \ram|Mux6~3_combout\ : std_logic;
SIGNAL \ram|s_Memoria[196][4]~37_combout\ : std_logic;
SIGNAL \ram|s_Memoria[196][4]~38_combout\ : std_logic;
SIGNAL \ram|s_Memoria[196][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[204][3]~389_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][3]~390_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[140][7]~405_combout\ : std_logic;
SIGNAL \ram|s_Memoria[140][7]~406_combout\ : std_logic;
SIGNAL \ram|s_Memoria[140][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[132][6]~69_combout\ : std_logic;
SIGNAL \ram|s_Memoria[132][6]~70_combout\ : std_logic;
SIGNAL \ram|s_Memoria[132][1]~q\ : std_logic;
SIGNAL \ram|Mux6~4_combout\ : std_logic;
SIGNAL \ram|Mux6~5_combout\ : std_logic;
SIGNAL \ram|Mux6~6_combout\ : std_logic;
SIGNAL \ram|Mux6~9_combout\ : std_logic;
SIGNAL \ram|Mux6~41_combout\ : std_logic;
SIGNAL \ram|Decoder0~31_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][6]~427_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][6]~428_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[159][7]~483_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][7]~484_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[157][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~29_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][7]~395_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][7]~396_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[29][0]~459_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][0]~460_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][1]~q\ : std_logic;
SIGNAL \ram|Mux6~129_combout\ : std_logic;
SIGNAL \ram|Mux6~130_combout\ : std_logic;
SIGNAL \ram|Decoder0~2_combout\ : std_logic;
SIGNAL \ram|s_Memoria[149][7]~71_combout\ : std_logic;
SIGNAL \ram|s_Memoria[149][7]~72_combout\ : std_logic;
SIGNAL \ram|s_Memoria[149][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~6_combout\ : std_logic;
SIGNAL \ram|s_Memoria[151][0]~95_combout\ : std_logic;
SIGNAL \ram|s_Memoria[151][0]~96_combout\ : std_logic;
SIGNAL \ram|s_Memoria[151][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[23][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[23][5]~79_combout\ : std_logic;
SIGNAL \ram|s_Memoria[23][5]~80_combout\ : std_logic;
SIGNAL \ram|s_Memoria[23][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[21][0]~87_combout\ : std_logic;
SIGNAL \ram|s_Memoria[21][0]~88_combout\ : std_logic;
SIGNAL \ram|s_Memoria[21][1]~q\ : std_logic;
SIGNAL \ram|Mux6~131_combout\ : std_logic;
SIGNAL \ram|Mux6~132_combout\ : std_logic;
SIGNAL \ram|Mux6~133_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][2]~443_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][2]~444_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[191][0]~487_combout\ : std_logic;
SIGNAL \ram|s_Memoria[191][0]~488_combout\ : std_logic;
SIGNAL \ram|s_Memoria[191][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[189][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][1]~399_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][1]~400_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[61][7]~475_combout\ : std_logic;
SIGNAL \ram|s_Memoria[61][7]~476_combout\ : std_logic;
SIGNAL \ram|s_Memoria[61][1]~q\ : std_logic;
SIGNAL \ram|Mux6~134_combout\ : std_logic;
SIGNAL \ram|Mux6~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][6]~31_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][6]~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[181][4]~7_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][4]~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[55][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][5]~27_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][5]~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[53][0]~3_combout\ : std_logic;
SIGNAL \ram|s_Memoria[53][0]~4_combout\ : std_logic;
SIGNAL \ram|s_Memoria[53][1]~q\ : std_logic;
SIGNAL \ram|Mux6~127_combout\ : std_logic;
SIGNAL \ram|Mux6~128_combout\ : std_logic;
SIGNAL \ram|Mux6~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][4]~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][4]~64_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[223][2]~507_combout\ : std_logic;
SIGNAL \ram|s_Memoria[223][2]~508_combout\ : std_logic;
SIGNAL \ram|s_Memoria[223][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[95][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][5]~431_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][5]~432_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][7]~47_combout\ : std_logic;
SIGNAL \ram|s_Memoria[87][7]~48_combout\ : std_logic;
SIGNAL \ram|s_Memoria[87][1]~q\ : std_logic;
SIGNAL \ram|Mux6~158_combout\ : std_logic;
SIGNAL \ram|Mux6~159_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][1]~127_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][1]~128_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[255][0]~511_combout\ : std_logic;
SIGNAL \ram|s_Memoria[255][0]~512_combout\ : std_logic;
SIGNAL \ram|s_Memoria[255][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[119][5]~123_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][5]~124_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[127][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[127][2]~447_combout\ : std_logic;
SIGNAL \ram|s_Memoria[127][2]~448_combout\ : std_logic;
SIGNAL \ram|s_Memoria[127][1]~q\ : std_logic;
SIGNAL \ram|Mux6~165_combout\ : std_logic;
SIGNAL \ram|Mux6~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[253][4]~415_combout\ : std_logic;
SIGNAL \ram|s_Memoria[253][4]~416_combout\ : std_logic;
SIGNAL \ram|s_Memoria[253][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[245][0]~103_combout\ : std_logic;
SIGNAL \ram|s_Memoria[245][0]~104_combout\ : std_logic;
SIGNAL \ram|s_Memoria[245][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[117][0]~99_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][0]~100_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[125][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[125][5]~479_combout\ : std_logic;
SIGNAL \ram|s_Memoria[125][5]~480_combout\ : std_logic;
SIGNAL \ram|s_Memoria[125][1]~q\ : std_logic;
SIGNAL \ram|Mux6~160_combout\ : std_logic;
SIGNAL \ram|Mux6~161_combout\ : std_logic;
SIGNAL \ram|s_Memoria[213][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[213][4]~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[213][4]~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[213][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][4]~411_combout\ : std_logic;
SIGNAL \ram|s_Memoria[221][4]~412_combout\ : std_logic;
SIGNAL \ram|s_Memoria[221][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[93][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][2]~463_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][2]~464_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[85][1]~55_combout\ : std_logic;
SIGNAL \ram|s_Memoria[85][1]~56_combout\ : std_logic;
SIGNAL \ram|s_Memoria[85][1]~q\ : std_logic;
SIGNAL \ram|Mux6~162_combout\ : std_logic;
SIGNAL \ram|Mux6~163_combout\ : std_logic;
SIGNAL \ram|Mux6~164_combout\ : std_logic;
SIGNAL \ram|Mux6~167_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][7]~23_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][7]~24_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[167][7]~15_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][7]~16_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[37][5]~19_combout\ : std_logic;
SIGNAL \ram|s_Memoria[37][5]~20_combout\ : std_logic;
SIGNAL \ram|s_Memoria[37][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[39][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][5]~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][5]~12_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][1]~q\ : std_logic;
SIGNAL \ram|Mux6~147_combout\ : std_logic;
SIGNAL \ram|Mux6~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][6]~419_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][6]~420_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[175][4]~503_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][4]~504_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[173][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[173][7]~407_combout\ : std_logic;
SIGNAL \ram|s_Memoria[173][7]~408_combout\ : std_logic;
SIGNAL \ram|s_Memoria[173][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[45][5]~451_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][5]~452_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][1]~q\ : std_logic;
SIGNAL \ram|Mux6~154_combout\ : std_logic;
SIGNAL \ram|Mux6~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][3]~435_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][3]~436_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[143][7]~499_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][7]~500_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[141][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][7]~403_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][7]~404_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[13][3]~467_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][3]~468_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][1]~q\ : std_logic;
SIGNAL \ram|Mux6~149_combout\ : std_logic;
SIGNAL \ram|Mux6~150_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][2]~67_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][2]~68_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[135][6]~91_combout\ : std_logic;
SIGNAL \ram|s_Memoria[135][6]~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[135][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[7][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[7][5]~75_combout\ : std_logic;
SIGNAL \ram|s_Memoria[7][5]~76_combout\ : std_logic;
SIGNAL \ram|s_Memoria[7][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[5][4]~83_combout\ : std_logic;
SIGNAL \ram|s_Memoria[5][4]~84_combout\ : std_logic;
SIGNAL \ram|s_Memoria[5][1]~q\ : std_logic;
SIGNAL \ram|Mux6~151_combout\ : std_logic;
SIGNAL \ram|Mux6~152_combout\ : std_logic;
SIGNAL \ram|Mux6~153_combout\ : std_logic;
SIGNAL \ram|Mux6~156_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][0]~423_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][0]~424_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[239][1]~495_combout\ : std_logic;
SIGNAL \ram|s_Memoria[239][1]~496_combout\ : std_logic;
SIGNAL \ram|s_Memoria[239][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[237][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][6]~391_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][6]~392_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[109][1]~455_combout\ : std_logic;
SIGNAL \ram|s_Memoria[109][1]~456_combout\ : std_logic;
SIGNAL \ram|s_Memoria[109][1]~q\ : std_logic;
SIGNAL \ram|Mux6~144_combout\ : std_logic;
SIGNAL \ram|Mux6~145_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][3]~119_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][3]~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[231][0]~111_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][0]~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[101][7]~115_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][7]~116_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[103][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][1]~107_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][1]~108_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][1]~q\ : std_logic;
SIGNAL \ram|Mux6~137_combout\ : std_logic;
SIGNAL \ram|Mux6~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][4]~35_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][4]~36_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[199][6]~59_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][6]~60_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[71][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[71][0]~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[71][0]~44_combout\ : std_logic;
SIGNAL \ram|s_Memoria[71][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[69][1]~51_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][1]~52_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][1]~q\ : std_logic;
SIGNAL \ram|Mux6~141_combout\ : std_logic;
SIGNAL \ram|Mux6~142_combout\ : std_logic;
SIGNAL \ram|s_Memoria[207][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[207][0]~491_combout\ : std_logic;
SIGNAL \ram|s_Memoria[207][0]~492_combout\ : std_logic;
SIGNAL \ram|s_Memoria[207][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[79][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][5]~439_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][5]~440_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[205][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][3]~387_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][3]~388_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[77][3]~471_combout\ : std_logic;
SIGNAL \ram|s_Memoria[77][3]~472_combout\ : std_logic;
SIGNAL \ram|s_Memoria[77][1]~q\ : std_logic;
SIGNAL \ram|Mux6~139_combout\ : std_logic;
SIGNAL \ram|Mux6~140_combout\ : std_logic;
SIGNAL \ram|Mux6~143_combout\ : std_logic;
SIGNAL \ram|Mux6~146_combout\ : std_logic;
SIGNAL \ram|Mux6~157_combout\ : std_logic;
SIGNAL \ram|Mux6~168_combout\ : std_logic;
SIGNAL \ram|Decoder0~22_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][7]~137_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][7]~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][7]~365_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][7]~366_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[34][3]~373_combout\ : std_logic;
SIGNAL \ram|s_Memoria[34][3]~374_combout\ : std_logic;
SIGNAL \ram|s_Memoria[34][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[42][3]~195_combout\ : std_logic;
SIGNAL \ram|s_Memoria[42][3]~196_combout\ : std_logic;
SIGNAL \ram|s_Memoria[42][1]~q\ : std_logic;
SIGNAL \ram|Mux6~84_combout\ : std_logic;
SIGNAL \ram|Mux6~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][2]~381_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][2]~382_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[234][1]~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[234][1]~156_combout\ : std_logic;
SIGNAL \ram|s_Memoria[234][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[106][5]~219_combout\ : std_logic;
SIGNAL \ram|s_Memoria[106][5]~220_combout\ : std_logic;
SIGNAL \ram|s_Memoria[106][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[98][7]~357_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][7]~358_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][1]~q\ : std_logic;
SIGNAL \ram|Mux6~91_combout\ : std_logic;
SIGNAL \ram|Mux6~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][4]~269_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][4]~270_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[138][7]~141_combout\ : std_logic;
SIGNAL \ram|s_Memoria[138][7]~142_combout\ : std_logic;
SIGNAL \ram|s_Memoria[138][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[10][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][4]~197_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][4]~198_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[2][0]~277_combout\ : std_logic;
SIGNAL \ram|s_Memoria[2][0]~278_combout\ : std_logic;
SIGNAL \ram|s_Memoria[2][1]~q\ : std_logic;
SIGNAL \ram|Mux6~88_combout\ : std_logic;
SIGNAL \ram|Mux6~89_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][5]~221_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][5]~222_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[66][1]~261_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][1]~262_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][1]~q\ : std_logic;
SIGNAL \ram|Mux6~86_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][3]~285_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][3]~286_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[202][4]~157_combout\ : std_logic;
SIGNAL \ram|s_Memoria[202][4]~158_combout\ : std_logic;
SIGNAL \ram|s_Memoria[202][1]~q\ : std_logic;
SIGNAL \ram|Mux6~87_combout\ : std_logic;
SIGNAL \ram|Mux6~90_combout\ : std_logic;
SIGNAL \ram|Mux6~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[160][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~27_combout\ : std_logic;
SIGNAL \ram|s_Memoria[160][7]~301_combout\ : std_logic;
SIGNAL \ram|s_Memoria[160][7]~302_combout\ : std_logic;
SIGNAL \ram|s_Memoria[160][1]~q\ : std_logic;
SIGNAL \ram|Decoder0~20_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][7]~145_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][7]~146_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[32][4]~309_combout\ : std_logic;
SIGNAL \ram|s_Memoria[32][4]~310_combout\ : std_logic;
SIGNAL \ram|s_Memoria[32][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[40][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][5]~209_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][5]~210_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][1]~q\ : std_logic;
SIGNAL \ram|Mux6~104_combout\ : std_logic;
SIGNAL \ram|Mux6~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[224][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[224][1]~299_combout\ : std_logic;
SIGNAL \ram|s_Memoria[224][1]~300_combout\ : std_logic;
SIGNAL \ram|s_Memoria[224][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][3]~129_combout\ : std_logic;
SIGNAL \ram|s_Memoria[232][3]~130_combout\ : std_logic;
SIGNAL \ram|s_Memoria[232][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[104][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][4]~201_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][4]~202_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[96][2]~307_combout\ : std_logic;
SIGNAL \ram|s_Memoria[96][2]~308_combout\ : std_logic;
SIGNAL \ram|s_Memoria[96][1]~q\ : std_logic;
SIGNAL \ram|Mux6~111_combout\ : std_logic;
SIGNAL \ram|Mux6~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][7]~331_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][7]~332_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[200][4]~133_combout\ : std_logic;
SIGNAL \ram|s_Memoria[200][4]~134_combout\ : std_logic;
SIGNAL \ram|s_Memoria[200][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[72][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[72][6]~205_combout\ : std_logic;
SIGNAL \ram|s_Memoria[72][6]~206_combout\ : std_logic;
SIGNAL \ram|s_Memoria[72][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[64][5]~339_combout\ : std_logic;
SIGNAL \ram|s_Memoria[64][5]~340_combout\ : std_logic;
SIGNAL \ram|s_Memoria[64][1]~q\ : std_logic;
SIGNAL \ram|Mux6~106_combout\ : std_logic;
SIGNAL \ram|Mux6~107_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][1]~149_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][1]~150_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[128][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[128][0]~333_combout\ : std_logic;
SIGNAL \ram|s_Memoria[128][0]~334_combout\ : std_logic;
SIGNAL \ram|s_Memoria[128][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[8][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[8][3]~213_combout\ : std_logic;
SIGNAL \ram|s_Memoria[8][3]~214_combout\ : std_logic;
SIGNAL \ram|s_Memoria[8][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][3]~341_combout\ : std_logic;
SIGNAL \ram|s_Memoria[0][3]~342_combout\ : std_logic;
SIGNAL \ram|s_Memoria[0][1]~q\ : std_logic;
SIGNAL \ram|Mux6~108_combout\ : std_logic;
SIGNAL \ram|Mux6~109_combout\ : std_logic;
SIGNAL \ram|Mux6~110_combout\ : std_logic;
SIGNAL \ram|Mux6~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][1]~315_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][1]~316_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[248][1]~253_combout\ : std_logic;
SIGNAL \ram|s_Memoria[248][1]~254_combout\ : std_logic;
SIGNAL \ram|s_Memoria[248][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[216][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][4]~229_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][4]~230_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[208][1]~347_combout\ : std_logic;
SIGNAL \ram|s_Memoria[208][1]~348_combout\ : std_logic;
SIGNAL \ram|s_Memoria[208][1]~q\ : std_logic;
SIGNAL \ram|Mux6~101_combout\ : std_logic;
SIGNAL \ram|Mux6~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][6]~293_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][6]~294_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[56][4]~165_combout\ : std_logic;
SIGNAL \ram|s_Memoria[56][4]~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[56][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[24][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][4]~181_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][4]~182_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[16][3]~325_combout\ : std_logic;
SIGNAL \ram|s_Memoria[16][3]~326_combout\ : std_logic;
SIGNAL \ram|s_Memoria[16][1]~q\ : std_logic;
SIGNAL \ram|Mux6~98_combout\ : std_logic;
SIGNAL \ram|Mux6~99_combout\ : std_logic;
SIGNAL \ram|s_Memoria[176][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[176][7]~317_combout\ : std_logic;
SIGNAL \ram|s_Memoria[176][7]~318_combout\ : std_logic;
SIGNAL \ram|s_Memoria[176][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[184][2]~237_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][2]~238_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[152][7]~245_combout\ : std_logic;
SIGNAL \ram|s_Memoria[152][7]~246_combout\ : std_logic;
SIGNAL \ram|s_Memoria[152][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[144][7]~349_combout\ : std_logic;
SIGNAL \ram|s_Memoria[144][7]~350_combout\ : std_logic;
SIGNAL \ram|s_Memoria[144][1]~q\ : std_logic;
SIGNAL \ram|Mux6~96_combout\ : std_logic;
SIGNAL \ram|Mux6~97_combout\ : std_logic;
SIGNAL \ram|Mux6~100_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][0]~291_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][0]~292_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[120][3]~189_combout\ : std_logic;
SIGNAL \ram|s_Memoria[120][3]~190_combout\ : std_logic;
SIGNAL \ram|s_Memoria[120][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[88][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[88][2]~173_combout\ : std_logic;
SIGNAL \ram|s_Memoria[88][2]~174_combout\ : std_logic;
SIGNAL \ram|s_Memoria[88][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[80][3]~323_combout\ : std_logic;
SIGNAL \ram|s_Memoria[80][3]~324_combout\ : std_logic;
SIGNAL \ram|s_Memoria[80][1]~q\ : std_logic;
SIGNAL \ram|Mux6~94_combout\ : std_logic;
SIGNAL \ram|Mux6~95_combout\ : std_logic;
SIGNAL \ram|Mux6~103_combout\ : std_logic;
SIGNAL \ram|Mux6~114_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][0]~355_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][0]~356_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[122][0]~185_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][0]~186_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[90][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][7]~169_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][7]~170_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][6]~259_combout\ : std_logic;
SIGNAL \ram|s_Memoria[82][6]~260_combout\ : std_logic;
SIGNAL \ram|s_Memoria[82][1]~q\ : std_logic;
SIGNAL \ram|Mux6~115_combout\ : std_logic;
SIGNAL \ram|Mux6~116_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][6]~371_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][6]~372_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[58][1]~161_combout\ : std_logic;
SIGNAL \ram|s_Memoria[58][1]~162_combout\ : std_logic;
SIGNAL \ram|s_Memoria[58][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[26][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][5]~177_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][5]~178_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[18][2]~275_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][2]~276_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][1]~q\ : std_logic;
SIGNAL \ram|Mux6~119_combout\ : std_logic;
SIGNAL \ram|Mux6~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][1]~363_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][1]~364_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[186][2]~233_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][2]~234_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[154][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][7]~241_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][7]~242_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[146][7]~267_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][7]~268_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][1]~q\ : std_logic;
SIGNAL \ram|Mux6~117_combout\ : std_logic;
SIGNAL \ram|Mux6~118_combout\ : std_logic;
SIGNAL \ram|Mux6~121_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][1]~379_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][1]~380_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[250][1]~249_combout\ : std_logic;
SIGNAL \ram|s_Memoria[250][1]~250_combout\ : std_logic;
SIGNAL \ram|s_Memoria[250][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[218][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][4]~225_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][4]~226_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[210][4]~283_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][4]~284_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][1]~q\ : std_logic;
SIGNAL \ram|Mux6~122_combout\ : std_logic;
SIGNAL \ram|Mux6~123_combout\ : std_logic;
SIGNAL \ram|Mux6~124_combout\ : std_logic;
SIGNAL \ram|Mux6~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~23_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][0]~159_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][0]~160_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[251][3]~255_combout\ : std_logic;
SIGNAL \ram|s_Memoria[251][3]~256_combout\ : std_logic;
SIGNAL \ram|s_Memoria[251][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[249][7]~251_combout\ : std_logic;
SIGNAL \ram|s_Memoria[249][7]~252_combout\ : std_logic;
SIGNAL \ram|s_Memoria[249][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[233][0]~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][0]~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][1]~q\ : std_logic;
SIGNAL \ram|Mux6~80_combout\ : std_logic;
SIGNAL \ram|Mux6~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[243][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~24_combout\ : std_logic;
SIGNAL \ram|s_Memoria[243][0]~383_combout\ : std_logic;
SIGNAL \ram|s_Memoria[243][0]~384_combout\ : std_logic;
SIGNAL \ram|s_Memoria[243][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[227][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][7]~377_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][7]~378_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[241][1]~feeder_combout\ : std_logic;
SIGNAL \ram|Decoder0~26_combout\ : std_logic;
SIGNAL \ram|s_Memoria[241][1]~319_combout\ : std_logic;
SIGNAL \ram|s_Memoria[241][1]~320_combout\ : std_logic;
SIGNAL \ram|s_Memoria[241][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[225][1]~303_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][1]~304_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][1]~q\ : std_logic;
SIGNAL \ram|Mux6~73_combout\ : std_logic;
SIGNAL \ram|Mux6~74_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][1]~353_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][1]~354_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[115][0]~359_combout\ : std_logic;
SIGNAL \ram|s_Memoria[115][0]~360_combout\ : std_logic;
SIGNAL \ram|s_Memoria[115][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[113][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][0]~295_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][0]~296_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[97][2]~311_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][2]~312_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][1]~q\ : std_logic;
SIGNAL \ram|Mux6~77_combout\ : std_logic;
SIGNAL \ram|Mux6~78_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][7]~223_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][7]~224_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[123][0]~191_combout\ : std_logic;
SIGNAL \ram|s_Memoria[123][0]~192_combout\ : std_logic;
SIGNAL \ram|s_Memoria[123][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[121][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][4]~187_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][4]~188_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[105][7]~207_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][7]~208_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][1]~q\ : std_logic;
SIGNAL \ram|Mux6~75_combout\ : std_logic;
SIGNAL \ram|Mux6~76_combout\ : std_logic;
SIGNAL \ram|Mux6~79_combout\ : std_logic;
SIGNAL \ram|Mux6~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[91][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[91][1]~175_combout\ : std_logic;
SIGNAL \ram|s_Memoria[91][1]~176_combout\ : std_logic;
SIGNAL \ram|s_Memoria[91][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[83][4]~263_combout\ : std_logic;
SIGNAL \ram|s_Memoria[83][4]~264_combout\ : std_logic;
SIGNAL \ram|s_Memoria[83][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[89][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][1]~171_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][1]~172_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[81][1]~327_combout\ : std_logic;
SIGNAL \ram|s_Memoria[81][1]~328_combout\ : std_logic;
SIGNAL \ram|s_Memoria[81][1]~q\ : std_logic;
SIGNAL \ram|Mux6~42_combout\ : std_logic;
SIGNAL \ram|Mux6~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][4]~287_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][4]~288_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[219][4]~231_combout\ : std_logic;
SIGNAL \ram|s_Memoria[219][4]~232_combout\ : std_logic;
SIGNAL \ram|s_Memoria[219][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[217][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][4]~227_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][4]~228_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[209][4]~351_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][4]~352_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][1]~q\ : std_logic;
SIGNAL \ram|Mux6~49_combout\ : std_logic;
SIGNAL \ram|Mux6~50_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][2]~281_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][2]~282_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[203][4]~153_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][4]~154_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[201][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][4]~131_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][4]~132_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[193][2]~335_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][2]~336_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][1]~q\ : std_logic;
SIGNAL \ram|Mux6~44_combout\ : std_logic;
SIGNAL \ram|Mux6~45_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][0]~257_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][0]~258_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[75][2]~217_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][2]~218_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[73][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][6]~203_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][6]~204_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[65][5]~343_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][5]~344_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][1]~q\ : std_logic;
SIGNAL \ram|Mux6~46_combout\ : std_logic;
SIGNAL \ram|Mux6~47_combout\ : std_logic;
SIGNAL \ram|Mux6~48_combout\ : std_logic;
SIGNAL \ram|Mux6~51_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][2]~375_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][2]~376_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[59][7]~167_combout\ : std_logic;
SIGNAL \ram|s_Memoria[59][7]~168_combout\ : std_logic;
SIGNAL \ram|s_Memoria[59][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[43][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[43][0]~199_combout\ : std_logic;
SIGNAL \ram|s_Memoria[43][0]~200_combout\ : std_logic;
SIGNAL \ram|s_Memoria[43][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[35][4]~369_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][4]~370_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][1]~q\ : std_logic;
SIGNAL \ram|Mux6~52_combout\ : std_logic;
SIGNAL \ram|Mux6~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][7]~367_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][7]~368_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[187][6]~239_combout\ : std_logic;
SIGNAL \ram|s_Memoria[187][6]~240_combout\ : std_logic;
SIGNAL \ram|s_Memoria[187][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[171][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[171][7]~143_combout\ : std_logic;
SIGNAL \ram|s_Memoria[171][7]~144_combout\ : std_logic;
SIGNAL \ram|s_Memoria[171][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[163][7]~361_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][7]~362_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][1]~q\ : std_logic;
SIGNAL \ram|Mux6~59_combout\ : std_logic;
SIGNAL \ram|Mux6~60_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][6]~289_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][6]~290_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[57][5]~163_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][5]~164_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[41][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[41][5]~215_combout\ : std_logic;
SIGNAL \ram|s_Memoria[41][5]~216_combout\ : std_logic;
SIGNAL \ram|s_Memoria[41][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[33][2]~305_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][2]~306_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][1]~q\ : std_logic;
SIGNAL \ram|Mux6~56_combout\ : std_logic;
SIGNAL \ram|Mux6~57_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][7]~313_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][7]~314_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[185][2]~235_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][2]~236_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[169][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][7]~151_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][7]~152_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[161][7]~297_combout\ : std_logic;
SIGNAL \ram|s_Memoria[161][7]~298_combout\ : std_logic;
SIGNAL \ram|s_Memoria[161][1]~q\ : std_logic;
SIGNAL \ram|Mux6~54_combout\ : std_logic;
SIGNAL \ram|Mux6~55_combout\ : std_logic;
SIGNAL \ram|Mux6~58_combout\ : std_logic;
SIGNAL \ram|Mux6~61_combout\ : std_logic;
SIGNAL \ram|s_Memoria[147][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[147][7]~271_combout\ : std_logic;
SIGNAL \ram|s_Memoria[147][7]~272_combout\ : std_logic;
SIGNAL \ram|s_Memoria[147][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[155][7]~247_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][7]~248_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[153][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][7]~243_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][7]~244_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[145][7]~345_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][7]~346_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][1]~q\ : std_logic;
SIGNAL \ram|Mux6~69_combout\ : std_logic;
SIGNAL \ram|Mux6~70_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][3]~279_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][3]~280_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[27][6]~183_combout\ : std_logic;
SIGNAL \ram|s_Memoria[27][6]~184_combout\ : std_logic;
SIGNAL \ram|s_Memoria[27][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[25][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][4]~179_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][4]~180_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[17][4]~321_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][4]~322_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][1]~q\ : std_logic;
SIGNAL \ram|Mux6~62_combout\ : std_logic;
SIGNAL \ram|Mux6~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][6]~265_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][6]~266_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[139][0]~139_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][0]~140_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[137][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][3]~147_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][3]~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[129][1]~329_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][1]~330_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][1]~q\ : std_logic;
SIGNAL \ram|Mux6~64_combout\ : std_logic;
SIGNAL \ram|Mux6~65_combout\ : std_logic;
SIGNAL \ram|s_Memoria[3][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[3][7]~273_combout\ : std_logic;
SIGNAL \ram|s_Memoria[3][7]~274_combout\ : std_logic;
SIGNAL \ram|s_Memoria[3][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[11][2]~193_combout\ : std_logic;
SIGNAL \ram|s_Memoria[11][2]~194_combout\ : std_logic;
SIGNAL \ram|s_Memoria[11][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[9][1]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][3]~211_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][3]~212_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][1]~q\ : std_logic;
SIGNAL \ram|s_Memoria[1][0]~337_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][0]~338_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][1]~q\ : std_logic;
SIGNAL \ram|Mux6~66_combout\ : std_logic;
SIGNAL \ram|Mux6~67_combout\ : std_logic;
SIGNAL \ram|Mux6~68_combout\ : std_logic;
SIGNAL \ram|Mux6~71_combout\ : std_logic;
SIGNAL \ram|Mux6~72_combout\ : std_logic;
SIGNAL \ram|Mux6~83_combout\ : std_logic;
SIGNAL \ram|Mux6~126_combout\ : std_logic;
SIGNAL \ram|Mux6~169_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~2_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~4_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~5_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[118][0]~q\ : std_logic;
SIGNAL \ram|Mux7~38_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[246][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][0]~q\ : std_logic;
SIGNAL \ram|Mux7~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[117][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][0]~q\ : std_logic;
SIGNAL \ram|Mux7~31_combout\ : std_logic;
SIGNAL \ram|s_Memoria[244][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[245][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[245][0]~q\ : std_logic;
SIGNAL \ram|Mux7~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[102][0]~q\ : std_logic;
SIGNAL \ram|Mux7~33_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][0]~q\ : std_logic;
SIGNAL \ram|Mux7~34_combout\ : std_logic;
SIGNAL \ram|s_Memoria[228][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[228][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[229][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[101][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[100][0]~q\ : std_logic;
SIGNAL \ram|Mux7~35_combout\ : std_logic;
SIGNAL \ram|Mux7~36_combout\ : std_logic;
SIGNAL \ram|Mux7~37_combout\ : std_logic;
SIGNAL \ram|Mux7~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[132][0]~q\ : std_logic;
SIGNAL \ram|Mux7~20_combout\ : std_logic;
SIGNAL \ram|s_Memoria[148][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[149][0]~q\ : std_logic;
SIGNAL \ram|Mux7~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[151][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[134][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[135][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[135][0]~q\ : std_logic;
SIGNAL \ram|Mux7~27_combout\ : std_logic;
SIGNAL \ram|Mux7~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[22][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[23][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[7][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[7][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[6][0]~q\ : std_logic;
SIGNAL \ram|Mux7~22_combout\ : std_logic;
SIGNAL \ram|Mux7~23_combout\ : std_logic;
SIGNAL \ram|s_Memoria[20][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[21][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[5][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[5][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[4][0]~q\ : std_logic;
SIGNAL \ram|Mux7~24_combout\ : std_logic;
SIGNAL \ram|Mux7~25_combout\ : std_logic;
SIGNAL \ram|Mux7~26_combout\ : std_logic;
SIGNAL \ram|Mux7~29_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[213][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[196][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[197][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][0]~q\ : std_logic;
SIGNAL \ram|Mux7~10_combout\ : std_logic;
SIGNAL \ram|Mux7~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[215][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[199][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[198][0]~q\ : std_logic;
SIGNAL \ram|Mux7~17_combout\ : std_logic;
SIGNAL \ram|Mux7~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[71][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[71][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[70][0]~q\ : std_logic;
SIGNAL \ram|Mux7~12_combout\ : std_logic;
SIGNAL \ram|Mux7~13_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[85][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[68][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[69][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][0]~q\ : std_logic;
SIGNAL \ram|Mux7~14_combout\ : std_logic;
SIGNAL \ram|Mux7~15_combout\ : std_logic;
SIGNAL \ram|Mux7~16_combout\ : std_logic;
SIGNAL \ram|Mux7~19_combout\ : std_logic;
SIGNAL \ram|Mux7~30_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[180][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[53][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[53][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][0]~q\ : std_logic;
SIGNAL \ram|Mux7~0_combout\ : std_logic;
SIGNAL \ram|Mux7~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[182][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[55][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[54][0]~q\ : std_logic;
SIGNAL \ram|Mux7~7_combout\ : std_logic;
SIGNAL \ram|Mux7~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[167][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[39][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[38][0]~q\ : std_logic;
SIGNAL \ram|Mux7~2_combout\ : std_logic;
SIGNAL \ram|Mux7~3_combout\ : std_logic;
SIGNAL \ram|s_Memoria[164][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[164][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[165][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[36][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[37][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[37][0]~q\ : std_logic;
SIGNAL \ram|Mux7~4_combout\ : std_logic;
SIGNAL \ram|Mux7~5_combout\ : std_logic;
SIGNAL \ram|Mux7~6_combout\ : std_logic;
SIGNAL \ram|Mux7~9_combout\ : std_logic;
SIGNAL \ram|Mux7~41_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[255][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[223][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[223][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[222][0]~q\ : std_logic;
SIGNAL \ram|Mux7~165_combout\ : std_logic;
SIGNAL \ram|Mux7~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[239][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[207][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[207][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[206][0]~q\ : std_logic;
SIGNAL \ram|Mux7~160_combout\ : std_logic;
SIGNAL \ram|Mux7~161_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[175][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[143][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][0]~q\ : std_logic;
SIGNAL \ram|Mux7~162_combout\ : std_logic;
SIGNAL \ram|Mux7~163_combout\ : std_logic;
SIGNAL \ram|Mux7~164_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[191][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[159][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[158][0]~q\ : std_logic;
SIGNAL \ram|Mux7~158_combout\ : std_logic;
SIGNAL \ram|Mux7~159_combout\ : std_logic;
SIGNAL \ram|Mux7~167_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[236][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[204][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[205][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][0]~q\ : std_logic;
SIGNAL \ram|Mux7~127_combout\ : std_logic;
SIGNAL \ram|Mux7~128_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[253][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[221][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[220][0]~q\ : std_logic;
SIGNAL \ram|Mux7~134_combout\ : std_logic;
SIGNAL \ram|Mux7~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[188][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[157][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[156][0]~q\ : std_logic;
SIGNAL \ram|Mux7~129_combout\ : std_logic;
SIGNAL \ram|Mux7~130_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[173][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[141][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[140][0]~q\ : std_logic;
SIGNAL \ram|Mux7~131_combout\ : std_logic;
SIGNAL \ram|Mux7~132_combout\ : std_logic;
SIGNAL \ram|Mux7~133_combout\ : std_logic;
SIGNAL \ram|Mux7~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][0]~q\ : std_logic;
SIGNAL \ram|Mux7~137_combout\ : std_logic;
SIGNAL \ram|s_Memoria[110][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[111][0]~q\ : std_logic;
SIGNAL \ram|Mux7~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[94][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[31][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[30][0]~q\ : std_logic;
SIGNAL \ram|Mux7~139_combout\ : std_logic;
SIGNAL \ram|Mux7~140_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[79][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[15][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[14][0]~q\ : std_logic;
SIGNAL \ram|Mux7~141_combout\ : std_logic;
SIGNAL \ram|Mux7~142_combout\ : std_logic;
SIGNAL \ram|Mux7~143_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[127][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[63][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[62][0]~q\ : std_logic;
SIGNAL \ram|Mux7~144_combout\ : std_logic;
SIGNAL \ram|Mux7~145_combout\ : std_logic;
SIGNAL \ram|Mux7~146_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[125][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[61][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[61][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[60][0]~q\ : std_logic;
SIGNAL \ram|Mux7~154_combout\ : std_logic;
SIGNAL \ram|Mux7~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[44][0]~q\ : std_logic;
SIGNAL \ram|Mux7~147_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[109][0]~q\ : std_logic;
SIGNAL \ram|Mux7~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[77][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[13][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[12][0]~q\ : std_logic;
SIGNAL \ram|Mux7~151_combout\ : std_logic;
SIGNAL \ram|Mux7~152_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[93][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[29][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[28][0]~q\ : std_logic;
SIGNAL \ram|Mux7~149_combout\ : std_logic;
SIGNAL \ram|Mux7~150_combout\ : std_logic;
SIGNAL \ram|Mux7~153_combout\ : std_logic;
SIGNAL \ram|Mux7~156_combout\ : std_logic;
SIGNAL \ram|Mux7~157_combout\ : std_logic;
SIGNAL \ram|Mux7~168_combout\ : std_logic;
SIGNAL \ram|s_Memoria[80][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[80][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][0]~q\ : std_logic;
SIGNAL \ram|Mux7~104_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[81][0]~q\ : std_logic;
SIGNAL \ram|Mux7~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[209][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[144][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[208][0]~q\ : std_logic;
SIGNAL \ram|Mux7~111_combout\ : std_logic;
SIGNAL \ram|Mux7~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[193][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[192][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[128][0]~q\ : std_logic;
SIGNAL \ram|Mux7~106_combout\ : std_logic;
SIGNAL \ram|Mux7~107_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[65][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[64][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[64][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][0]~q\ : std_logic;
SIGNAL \ram|Mux7~108_combout\ : std_logic;
SIGNAL \ram|Mux7~109_combout\ : std_logic;
SIGNAL \ram|Mux7~110_combout\ : std_logic;
SIGNAL \ram|Mux7~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[241][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[240][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[176][0]~q\ : std_logic;
SIGNAL \ram|Mux7~101_combout\ : std_logic;
SIGNAL \ram|Mux7~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[113][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[112][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[48][0]~q\ : std_logic;
SIGNAL \ram|Mux7~94_combout\ : std_logic;
SIGNAL \ram|Mux7~95_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[97][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[96][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[32][0]~q\ : std_logic;
SIGNAL \ram|Mux7~98_combout\ : std_logic;
SIGNAL \ram|Mux7~99_combout\ : std_logic;
SIGNAL \ram|s_Memoria[161][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[225][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[160][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[224][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[224][0]~q\ : std_logic;
SIGNAL \ram|Mux7~96_combout\ : std_logic;
SIGNAL \ram|Mux7~97_combout\ : std_logic;
SIGNAL \ram|Mux7~100_combout\ : std_logic;
SIGNAL \ram|Mux7~103_combout\ : std_logic;
SIGNAL \ram|Mux7~114_combout\ : std_logic;
SIGNAL \ram|s_Memoria[83][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[67][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[82][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[66][0]~q\ : std_logic;
SIGNAL \ram|Mux7~84_combout\ : std_logic;
SIGNAL \ram|Mux7~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[211][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[210][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[194][0]~q\ : std_logic;
SIGNAL \ram|Mux7~91_combout\ : std_logic;
SIGNAL \ram|Mux7~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[147][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[146][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[130][0]~q\ : std_logic;
SIGNAL \ram|Mux7~86_combout\ : std_logic;
SIGNAL \ram|Mux7~87_combout\ : std_logic;
SIGNAL \ram|s_Memoria[3][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[19][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[18][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[2][0]~q\ : std_logic;
SIGNAL \ram|Mux7~88_combout\ : std_logic;
SIGNAL \ram|Mux7~89_combout\ : std_logic;
SIGNAL \ram|Mux7~90_combout\ : std_logic;
SIGNAL \ram|Mux7~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[51][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[50][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[34][0]~q\ : std_logic;
SIGNAL \ram|Mux7~119_combout\ : std_logic;
SIGNAL \ram|Mux7~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[179][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[178][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[162][0]~q\ : std_logic;
SIGNAL \ram|Mux7~117_combout\ : std_logic;
SIGNAL \ram|Mux7~118_combout\ : std_logic;
SIGNAL \ram|Mux7~121_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[243][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[242][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[226][0]~q\ : std_logic;
SIGNAL \ram|Mux7~122_combout\ : std_logic;
SIGNAL \ram|Mux7~123_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[115][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[114][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[98][0]~q\ : std_logic;
SIGNAL \ram|Mux7~115_combout\ : std_logic;
SIGNAL \ram|Mux7~116_combout\ : std_logic;
SIGNAL \ram|Mux7~124_combout\ : std_logic;
SIGNAL \ram|Mux7~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[58][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[58][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[56][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[57][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][0]~q\ : std_logic;
SIGNAL \ram|Mux7~52_combout\ : std_logic;
SIGNAL \ram|s_Memoria[59][0]~q\ : std_logic;
SIGNAL \ram|Mux7~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[123][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[121][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[120][0]~q\ : std_logic;
SIGNAL \ram|Mux7~59_combout\ : std_logic;
SIGNAL \ram|Mux7~60_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[91][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[88][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[89][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][0]~q\ : std_logic;
SIGNAL \ram|Mux7~54_combout\ : std_logic;
SIGNAL \ram|Mux7~55_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[27][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[24][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[25][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][0]~q\ : std_logic;
SIGNAL \ram|Mux7~56_combout\ : std_logic;
SIGNAL \ram|Mux7~57_combout\ : std_logic;
SIGNAL \ram|Mux7~58_combout\ : std_logic;
SIGNAL \ram|Mux7~61_combout\ : std_logic;
SIGNAL \ram|s_Memoria[42][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[42][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[10][0]~q\ : std_logic;
SIGNAL \ram|Mux7~62_combout\ : std_logic;
SIGNAL \ram|s_Memoria[43][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[11][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[11][0]~q\ : std_logic;
SIGNAL \ram|Mux7~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[41][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[8][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[8][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[9][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][0]~q\ : std_logic;
SIGNAL \ram|Mux7~66_combout\ : std_logic;
SIGNAL \ram|Mux7~67_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[104][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[73][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[72][0]~q\ : std_logic;
SIGNAL \ram|Mux7~64_combout\ : std_logic;
SIGNAL \ram|Mux7~65_combout\ : std_logic;
SIGNAL \ram|Mux7~68_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[107][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[106][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[74][0]~q\ : std_logic;
SIGNAL \ram|Mux7~69_combout\ : std_logic;
SIGNAL \ram|Mux7~70_combout\ : std_logic;
SIGNAL \ram|Mux7~71_combout\ : std_logic;
SIGNAL \ram|Mux7~72_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[219][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[217][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[216][0]~q\ : std_logic;
SIGNAL \ram|Mux7~73_combout\ : std_logic;
SIGNAL \ram|Mux7~74_combout\ : std_logic;
SIGNAL \ram|s_Memoria[250][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[250][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[251][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[249][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[248][0]~q\ : std_logic;
SIGNAL \ram|Mux7~80_combout\ : std_logic;
SIGNAL \ram|Mux7~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[155][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[153][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[152][0]~q\ : std_logic;
SIGNAL \ram|Mux7~77_combout\ : std_logic;
SIGNAL \ram|Mux7~78_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[187][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[185][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[184][0]~q\ : std_logic;
SIGNAL \ram|Mux7~75_combout\ : std_logic;
SIGNAL \ram|Mux7~76_combout\ : std_logic;
SIGNAL \ram|Mux7~79_combout\ : std_logic;
SIGNAL \ram|Mux7~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[201][0]~q\ : std_logic;
SIGNAL \ram|Mux7~42_combout\ : std_logic;
SIGNAL \ram|Mux7~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[235][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[234][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[202][0]~q\ : std_logic;
SIGNAL \ram|Mux7~49_combout\ : std_logic;
SIGNAL \ram|Mux7~50_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[169][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[137][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[136][0]~q\ : std_logic;
SIGNAL \ram|Mux7~46_combout\ : std_logic;
SIGNAL \ram|Mux7~47_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[171][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[139][0]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][0]~q\ : std_logic;
SIGNAL \ram|s_Memoria[138][0]~q\ : std_logic;
SIGNAL \ram|Mux7~44_combout\ : std_logic;
SIGNAL \ram|Mux7~45_combout\ : std_logic;
SIGNAL \ram|Mux7~48_combout\ : std_logic;
SIGNAL \ram|Mux7~51_combout\ : std_logic;
SIGNAL \ram|Mux7~83_combout\ : std_logic;
SIGNAL \ram|Mux7~126_combout\ : std_logic;
SIGNAL \ram|Mux7~169_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~1_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~2_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit3|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit3|cout~1_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit3|cout~2_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit4|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit5|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit6|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit7|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit6|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit5|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit3|cout~3_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit4|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder8_1|bit3|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit3|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit4|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit5|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit6|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit7|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit8|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit8|cout~1_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit7|s~3_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit7|s~2_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit6|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit6|s~1_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit5|s~2_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit4|s~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit3|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit4|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit5|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit6|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit8|cout~0_combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit8|cout~2_combout\ : std_logic;
SIGNAL \aritmeticunit|adder9_1|bit8|s~combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit7|s~combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit6|s~combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit5|s~combout\ : std_logic;
SIGNAL \aritmeticunit|adder10_1|bit4|s~combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~7\ : std_logic;
SIGNAL \aritmeticunit|Add0~9\ : std_logic;
SIGNAL \aritmeticunit|Add0~11\ : std_logic;
SIGNAL \aritmeticunit|Add0~13\ : std_logic;
SIGNAL \aritmeticunit|Add0~15\ : std_logic;
SIGNAL \aritmeticunit|Add0~17\ : std_logic;
SIGNAL \aritmeticunit|Add0~18_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~20_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[62][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[110][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[110][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][7]~q\ : std_logic;
SIGNAL \ram|Mux0~31_combout\ : std_logic;
SIGNAL \ram|Mux0~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[254][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[174][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[190][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][7]~q\ : std_logic;
SIGNAL \ram|Mux0~38_combout\ : std_logic;
SIGNAL \ram|Mux0~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][7]~q\ : std_logic;
SIGNAL \ram|Mux0~33_combout\ : std_logic;
SIGNAL \ram|s_Memoria[206][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[222][7]~q\ : std_logic;
SIGNAL \ram|Mux0~34_combout\ : std_logic;
SIGNAL \ram|s_Memoria[14][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[78][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][7]~q\ : std_logic;
SIGNAL \ram|Mux0~35_combout\ : std_logic;
SIGNAL \ram|s_Memoria[30][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[94][7]~q\ : std_logic;
SIGNAL \ram|Mux0~36_combout\ : std_logic;
SIGNAL \ram|Mux0~37_combout\ : std_logic;
SIGNAL \ram|Mux0~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[172][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[236][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][7]~q\ : std_logic;
SIGNAL \ram|Mux0~7_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][7]~q\ : std_logic;
SIGNAL \ram|Mux0~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[140][7]~q\ : std_logic;
SIGNAL \ram|Mux0~0_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[220][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][7]~q\ : std_logic;
SIGNAL \ram|Mux0~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[92][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[28][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[28][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[12][7]~q\ : std_logic;
SIGNAL \ram|Mux0~4_combout\ : std_logic;
SIGNAL \ram|Mux0~5_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[124][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[60][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[44][7]~q\ : std_logic;
SIGNAL \ram|Mux0~2_combout\ : std_logic;
SIGNAL \ram|Mux0~3_combout\ : std_logic;
SIGNAL \ram|Mux0~6_combout\ : std_logic;
SIGNAL \ram|Mux0~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[148][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[180][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[20][7]~q\ : std_logic;
SIGNAL \ram|Mux0~20_combout\ : std_logic;
SIGNAL \ram|Mux0~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[84][7]~q\ : std_logic;
SIGNAL \ram|Mux0~27_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[244][7]~q\ : std_logic;
SIGNAL \ram|Mux0~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[132][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[164][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[164][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[36][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[4][7]~q\ : std_logic;
SIGNAL \ram|Mux0~24_combout\ : std_logic;
SIGNAL \ram|Mux0~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[100][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[228][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[196][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[68][7]~q\ : std_logic;
SIGNAL \ram|Mux0~22_combout\ : std_logic;
SIGNAL \ram|Mux0~23_combout\ : std_logic;
SIGNAL \ram|Mux0~26_combout\ : std_logic;
SIGNAL \ram|Mux0~29_combout\ : std_logic;
SIGNAL \ram|s_Memoria[118][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[86][7]~q\ : std_logic;
SIGNAL \ram|Mux0~17_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[246][7]~q\ : std_logic;
SIGNAL \ram|Mux0~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[198][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[102][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[70][7]~q\ : std_logic;
SIGNAL \ram|Mux0~10_combout\ : std_logic;
SIGNAL \ram|Mux0~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[54][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[54][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[182][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[150][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[22][7]~q\ : std_logic;
SIGNAL \ram|Mux0~12_combout\ : std_logic;
SIGNAL \ram|Mux0~13_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[166][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[6][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[134][7]~q\ : std_logic;
SIGNAL \ram|Mux0~14_combout\ : std_logic;
SIGNAL \ram|Mux0~15_combout\ : std_logic;
SIGNAL \ram|Mux0~16_combout\ : std_logic;
SIGNAL \ram|Mux0~19_combout\ : std_logic;
SIGNAL \ram|Mux0~30_combout\ : std_logic;
SIGNAL \ram|Mux0~41_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[191][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[151][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[151][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[183][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][7]~q\ : std_logic;
SIGNAL \ram|Mux0~134_combout\ : std_logic;
SIGNAL \ram|Mux0~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[31][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[23][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[55][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][7]~q\ : std_logic;
SIGNAL \ram|Mux0~127_combout\ : std_logic;
SIGNAL \ram|Mux0~128_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[47][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[39][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[7][7]~q\ : std_logic;
SIGNAL \ram|Mux0~131_combout\ : std_logic;
SIGNAL \ram|Mux0~132_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[175][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[167][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[135][7]~q\ : std_logic;
SIGNAL \ram|Mux0~129_combout\ : std_logic;
SIGNAL \ram|Mux0~130_combout\ : std_logic;
SIGNAL \ram|Mux0~133_combout\ : std_logic;
SIGNAL \ram|Mux0~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[239][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[231][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[103][7]~q\ : std_logic;
SIGNAL \ram|Mux0~158_combout\ : std_logic;
SIGNAL \ram|Mux0~159_combout\ : std_logic;
SIGNAL \ram|s_Memoria[127][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[127][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[255][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[247][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[119][7]~q\ : std_logic;
SIGNAL \ram|Mux0~165_combout\ : std_logic;
SIGNAL \ram|Mux0~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[207][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[199][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[71][7]~q\ : std_logic;
SIGNAL \ram|Mux0~162_combout\ : std_logic;
SIGNAL \ram|Mux0~163_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[223][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[215][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][7]~q\ : std_logic;
SIGNAL \ram|Mux0~160_combout\ : std_logic;
SIGNAL \ram|Mux0~161_combout\ : std_logic;
SIGNAL \ram|Mux0~164_combout\ : std_logic;
SIGNAL \ram|Mux0~167_combout\ : std_logic;
SIGNAL \ram|s_Memoria[61][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[189][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[53][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[181][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][7]~q\ : std_logic;
SIGNAL \ram|Mux0~154_combout\ : std_logic;
SIGNAL \ram|Mux0~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[149][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[149][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[21][7]~q\ : std_logic;
SIGNAL \ram|Mux0~147_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][7]~q\ : std_logic;
SIGNAL \ram|Mux0~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[5][7]~q\ : std_logic;
SIGNAL \ram|Mux0~151_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[141][7]~q\ : std_logic;
SIGNAL \ram|Mux0~152_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[173][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[165][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[37][7]~q\ : std_logic;
SIGNAL \ram|Mux0~149_combout\ : std_logic;
SIGNAL \ram|Mux0~150_combout\ : std_logic;
SIGNAL \ram|Mux0~153_combout\ : std_logic;
SIGNAL \ram|Mux0~156_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[77][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[77][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[69][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[85][7]~q\ : std_logic;
SIGNAL \ram|Mux0~141_combout\ : std_logic;
SIGNAL \ram|Mux0~142_combout\ : std_logic;
SIGNAL \ram|s_Memoria[109][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[125][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[117][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[101][7]~q\ : std_logic;
SIGNAL \ram|Mux0~139_combout\ : std_logic;
SIGNAL \ram|Mux0~140_combout\ : std_logic;
SIGNAL \ram|Mux0~143_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[197][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[213][7]~q\ : std_logic;
SIGNAL \ram|Mux0~137_combout\ : std_logic;
SIGNAL \ram|Mux0~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[253][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[245][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[245][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[229][7]~q\ : std_logic;
SIGNAL \ram|Mux0~144_combout\ : std_logic;
SIGNAL \ram|Mux0~145_combout\ : std_logic;
SIGNAL \ram|Mux0~146_combout\ : std_logic;
SIGNAL \ram|Mux0~157_combout\ : std_logic;
SIGNAL \ram|Mux0~168_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[136][7]~q\ : std_logic;
SIGNAL \ram|Mux0~84_combout\ : std_logic;
SIGNAL \ram|Mux0~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[168][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][7]~q\ : std_logic;
SIGNAL \ram|Mux0~91_combout\ : std_logic;
SIGNAL \ram|s_Memoria[248][7]~q\ : std_logic;
SIGNAL \ram|Mux0~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[120][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[56][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[56][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[40][7]~q\ : std_logic;
SIGNAL \ram|Mux0~86_combout\ : std_logic;
SIGNAL \ram|Mux0~87_combout\ : std_logic;
SIGNAL \ram|s_Memoria[72][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[88][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[24][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[8][7]~q\ : std_logic;
SIGNAL \ram|Mux0~88_combout\ : std_logic;
SIGNAL \ram|Mux0~89_combout\ : std_logic;
SIGNAL \ram|Mux0~90_combout\ : std_logic;
SIGNAL \ram|Mux0~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[144][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[176][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[48][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][7]~q\ : std_logic;
SIGNAL \ram|Mux0~104_combout\ : std_logic;
SIGNAL \ram|Mux0~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[64][7]~q\ : std_logic;
SIGNAL \ram|Mux0~106_combout\ : std_logic;
SIGNAL \ram|s_Memoria[96][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[224][7]~q\ : std_logic;
SIGNAL \ram|Mux0~107_combout\ : std_logic;
SIGNAL \ram|s_Memoria[32][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[160][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[128][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][7]~q\ : std_logic;
SIGNAL \ram|Mux0~108_combout\ : std_logic;
SIGNAL \ram|Mux0~109_combout\ : std_logic;
SIGNAL \ram|Mux0~110_combout\ : std_logic;
SIGNAL \ram|s_Memoria[208][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[208][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[80][7]~q\ : std_logic;
SIGNAL \ram|Mux0~111_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[112][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][7]~q\ : std_logic;
SIGNAL \ram|Mux0~112_combout\ : std_logic;
SIGNAL \ram|Mux0~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[226][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[66][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[98][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][7]~q\ : std_logic;
SIGNAL \ram|Mux0~94_combout\ : std_logic;
SIGNAL \ram|Mux0~95_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[242][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[82][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[114][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][7]~q\ : std_logic;
SIGNAL \ram|Mux0~101_combout\ : std_logic;
SIGNAL \ram|Mux0~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[178][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[146][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[18][7]~q\ : std_logic;
SIGNAL \ram|Mux0~96_combout\ : std_logic;
SIGNAL \ram|Mux0~97_combout\ : std_logic;
SIGNAL \ram|s_Memoria[34][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[162][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[130][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[2][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[2][7]~q\ : std_logic;
SIGNAL \ram|Mux0~98_combout\ : std_logic;
SIGNAL \ram|Mux0~99_combout\ : std_logic;
SIGNAL \ram|Mux0~100_combout\ : std_logic;
SIGNAL \ram|Mux0~103_combout\ : std_logic;
SIGNAL \ram|Mux0~114_combout\ : std_logic;
SIGNAL \ram|s_Memoria[58][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[42][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[106][7]~q\ : std_logic;
SIGNAL \ram|Mux0~115_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][7]~q\ : std_logic;
SIGNAL \ram|Mux0~116_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[170][7]~q\ : std_logic;
SIGNAL \ram|Mux0~122_combout\ : std_logic;
SIGNAL \ram|s_Memoria[234][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[234][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[250][7]~q\ : std_logic;
SIGNAL \ram|Mux0~123_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[90][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[10][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[74][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][7]~q\ : std_logic;
SIGNAL \ram|Mux0~119_combout\ : std_logic;
SIGNAL \ram|Mux0~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[202][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[218][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[154][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[138][7]~q\ : std_logic;
SIGNAL \ram|Mux0~117_combout\ : std_logic;
SIGNAL \ram|Mux0~118_combout\ : std_logic;
SIGNAL \ram|Mux0~121_combout\ : std_logic;
SIGNAL \ram|Mux0~124_combout\ : std_logic;
SIGNAL \ram|Mux0~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[59][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[123][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[107][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[43][7]~q\ : std_logic;
SIGNAL \ram|Mux0~73_combout\ : std_logic;
SIGNAL \ram|Mux0~74_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[251][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[187][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[187][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[171][7]~q\ : std_logic;
SIGNAL \ram|Mux0~80_combout\ : std_logic;
SIGNAL \ram|Mux0~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[219][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[155][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[139][7]~q\ : std_logic;
SIGNAL \ram|Mux0~75_combout\ : std_logic;
SIGNAL \ram|Mux0~76_combout\ : std_logic;
SIGNAL \ram|s_Memoria[27][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[91][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[75][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[11][7]~q\ : std_logic;
SIGNAL \ram|Mux0~77_combout\ : std_logic;
SIGNAL \ram|Mux0~78_combout\ : std_logic;
SIGNAL \ram|Mux0~79_combout\ : std_logic;
SIGNAL \ram|Mux0~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[153][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[137][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[201][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][7]~q\ : std_logic;
SIGNAL \ram|Mux0~42_combout\ : std_logic;
SIGNAL \ram|Mux0~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[233][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[169][7]~q\ : std_logic;
SIGNAL \ram|Mux0~49_combout\ : std_logic;
SIGNAL \ram|Mux0~50_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[89][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[25][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[9][7]~q\ : std_logic;
SIGNAL \ram|Mux0~46_combout\ : std_logic;
SIGNAL \ram|Mux0~47_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[121][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[57][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[41][7]~q\ : std_logic;
SIGNAL \ram|Mux0~44_combout\ : std_logic;
SIGNAL \ram|Mux0~45_combout\ : std_logic;
SIGNAL \ram|Mux0~48_combout\ : std_logic;
SIGNAL \ram|Mux0~51_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[67][7]~q\ : std_logic;
SIGNAL \ram|Mux0~52_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[227][7]~q\ : std_logic;
SIGNAL \ram|Mux0~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[163][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[131][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[3][7]~q\ : std_logic;
SIGNAL \ram|Mux0~56_combout\ : std_logic;
SIGNAL \ram|Mux0~57_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[179][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[19][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[147][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[147][7]~q\ : std_logic;
SIGNAL \ram|Mux0~54_combout\ : std_logic;
SIGNAL \ram|Mux0~55_combout\ : std_logic;
SIGNAL \ram|Mux0~58_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[243][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[115][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[115][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[83][7]~q\ : std_logic;
SIGNAL \ram|Mux0~59_combout\ : std_logic;
SIGNAL \ram|Mux0~60_combout\ : std_logic;
SIGNAL \ram|Mux0~61_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[177][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[49][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[17][7]~q\ : std_logic;
SIGNAL \ram|Mux0~62_combout\ : std_logic;
SIGNAL \ram|Mux0~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[241][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[209][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[81][7]~q\ : std_logic;
SIGNAL \ram|Mux0~69_combout\ : std_logic;
SIGNAL \ram|Mux0~70_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[225][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[193][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[65][7]~q\ : std_logic;
SIGNAL \ram|Mux0~64_combout\ : std_logic;
SIGNAL \ram|Mux0~65_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[161][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[33][7]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][7]~q\ : std_logic;
SIGNAL \ram|s_Memoria[1][7]~q\ : std_logic;
SIGNAL \ram|Mux0~66_combout\ : std_logic;
SIGNAL \ram|Mux0~67_combout\ : std_logic;
SIGNAL \ram|Mux0~68_combout\ : std_logic;
SIGNAL \ram|Mux0~71_combout\ : std_logic;
SIGNAL \ram|Mux0~72_combout\ : std_logic;
SIGNAL \ram|Mux0~83_combout\ : std_logic;
SIGNAL \ram|Mux0~126_combout\ : std_logic;
SIGNAL \ram|Mux0~169_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~16_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~22_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~23_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[254][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[246][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[244][6]~q\ : std_logic;
SIGNAL \ram|Mux1~38_combout\ : std_logic;
SIGNAL \ram|Mux1~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[222][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[214][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[212][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[220][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][6]~q\ : std_logic;
SIGNAL \ram|Mux1~31_combout\ : std_logic;
SIGNAL \ram|Mux1~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[206][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[198][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[198][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[196][6]~q\ : std_logic;
SIGNAL \ram|Mux1~35_combout\ : std_logic;
SIGNAL \ram|Mux1~36_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[238][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[228][6]~q\ : std_logic;
SIGNAL \ram|Mux1~33_combout\ : std_logic;
SIGNAL \ram|Mux1~34_combout\ : std_logic;
SIGNAL \ram|Mux1~37_combout\ : std_logic;
SIGNAL \ram|Mux1~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[180][6]~q\ : std_logic;
SIGNAL \ram|Mux1~7_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[188][6]~q\ : std_logic;
SIGNAL \ram|Mux1~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[172][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[166][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[164][6]~q\ : std_logic;
SIGNAL \ram|Mux1~0_combout\ : std_logic;
SIGNAL \ram|Mux1~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[148][6]~q\ : std_logic;
SIGNAL \ram|Mux1~2_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[158][6]~q\ : std_logic;
SIGNAL \ram|Mux1~3_combout\ : std_logic;
SIGNAL \ram|s_Memoria[140][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[134][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[134][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[132][6]~q\ : std_logic;
SIGNAL \ram|Mux1~4_combout\ : std_logic;
SIGNAL \ram|Mux1~5_combout\ : std_logic;
SIGNAL \ram|Mux1~6_combout\ : std_logic;
SIGNAL \ram|Mux1~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[78][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[70][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[68][6]~q\ : std_logic;
SIGNAL \ram|Mux1~14_combout\ : std_logic;
SIGNAL \ram|Mux1~15_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[94][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[84][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[86][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][6]~q\ : std_logic;
SIGNAL \ram|Mux1~12_combout\ : std_logic;
SIGNAL \ram|Mux1~13_combout\ : std_logic;
SIGNAL \ram|Mux1~16_combout\ : std_logic;
SIGNAL \ram|s_Memoria[118][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[116][6]~q\ : std_logic;
SIGNAL \ram|Mux1~17_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[124][6]~q\ : std_logic;
SIGNAL \ram|Mux1~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[110][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[102][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[100][6]~q\ : std_logic;
SIGNAL \ram|Mux1~10_combout\ : std_logic;
SIGNAL \ram|Mux1~11_combout\ : std_logic;
SIGNAL \ram|Mux1~19_combout\ : std_logic;
SIGNAL \ram|s_Memoria[44][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[44][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[36][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[36][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[38][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][6]~q\ : std_logic;
SIGNAL \ram|Mux1~20_combout\ : std_logic;
SIGNAL \ram|Mux1~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[60][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[60][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[62][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[54][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][6]~q\ : std_logic;
SIGNAL \ram|Mux1~27_combout\ : std_logic;
SIGNAL \ram|Mux1~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[28][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[30][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[22][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[22][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[20][6]~q\ : std_logic;
SIGNAL \ram|Mux1~22_combout\ : std_logic;
SIGNAL \ram|Mux1~23_combout\ : std_logic;
SIGNAL \ram|s_Memoria[12][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[12][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[14][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[4][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[6][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[6][6]~q\ : std_logic;
SIGNAL \ram|Mux1~24_combout\ : std_logic;
SIGNAL \ram|Mux1~25_combout\ : std_logic;
SIGNAL \ram|Mux1~26_combout\ : std_logic;
SIGNAL \ram|Mux1~29_combout\ : std_logic;
SIGNAL \ram|Mux1~30_combout\ : std_logic;
SIGNAL \ram|Mux1~41_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[138][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[136][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[8][6]~q\ : std_logic;
SIGNAL \ram|Mux1~88_combout\ : std_logic;
SIGNAL \ram|Mux1~89_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[154][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[152][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[24][6]~q\ : std_logic;
SIGNAL \ram|Mux1~86_combout\ : std_logic;
SIGNAL \ram|Mux1~87_combout\ : std_logic;
SIGNAL \ram|Mux1~90_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[42][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[168][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[40][6]~q\ : std_logic;
SIGNAL \ram|Mux1~84_combout\ : std_logic;
SIGNAL \ram|Mux1~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[58][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[184][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[56][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[56][6]~q\ : std_logic;
SIGNAL \ram|Mux1~91_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][6]~q\ : std_logic;
SIGNAL \ram|Mux1~92_combout\ : std_logic;
SIGNAL \ram|Mux1~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[104][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[72][6]~q\ : std_logic;
SIGNAL \ram|Mux1~119_combout\ : std_logic;
SIGNAL \ram|Mux1~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[202][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[202][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[234][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[232][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][6]~q\ : std_logic;
SIGNAL \ram|Mux1~117_combout\ : std_logic;
SIGNAL \ram|Mux1~118_combout\ : std_logic;
SIGNAL \ram|Mux1~121_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[250][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[216][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[248][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[248][6]~q\ : std_logic;
SIGNAL \ram|Mux1~122_combout\ : std_logic;
SIGNAL \ram|Mux1~123_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[122][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[120][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[120][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[88][6]~q\ : std_logic;
SIGNAL \ram|Mux1~115_combout\ : std_logic;
SIGNAL \ram|Mux1~116_combout\ : std_logic;
SIGNAL \ram|Mux1~124_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[178][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[144][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[176][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[176][6]~q\ : std_logic;
SIGNAL \ram|Mux1~111_combout\ : std_logic;
SIGNAL \ram|Mux1~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[50][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[48][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][6]~q\ : std_logic;
SIGNAL \ram|Mux1~104_combout\ : std_logic;
SIGNAL \ram|Mux1~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[128][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[160][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[160][6]~q\ : std_logic;
SIGNAL \ram|Mux1~106_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[130][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][6]~q\ : std_logic;
SIGNAL \ram|Mux1~107_combout\ : std_logic;
SIGNAL \ram|s_Memoria[2][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[34][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[32][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[32][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][6]~q\ : std_logic;
SIGNAL \ram|Mux1~108_combout\ : std_logic;
SIGNAL \ram|Mux1~109_combout\ : std_logic;
SIGNAL \ram|Mux1~110_combout\ : std_logic;
SIGNAL \ram|Mux1~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[226][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[240][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[224][6]~q\ : std_logic;
SIGNAL \ram|Mux1~101_combout\ : std_logic;
SIGNAL \ram|Mux1~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[194][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[208][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[208][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[192][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][6]~q\ : std_logic;
SIGNAL \ram|Mux1~94_combout\ : std_logic;
SIGNAL \ram|Mux1~95_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[80][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[80][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[64][6]~q\ : std_logic;
SIGNAL \ram|Mux1~98_combout\ : std_logic;
SIGNAL \ram|Mux1~99_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[114][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[112][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[96][6]~q\ : std_logic;
SIGNAL \ram|Mux1~96_combout\ : std_logic;
SIGNAL \ram|Mux1~97_combout\ : std_logic;
SIGNAL \ram|Mux1~100_combout\ : std_logic;
SIGNAL \ram|Mux1~103_combout\ : std_logic;
SIGNAL \ram|Mux1~114_combout\ : std_logic;
SIGNAL \ram|Mux1~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[9][6]~q\ : std_logic;
SIGNAL \ram|Mux1~46_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[73][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][6]~q\ : std_logic;
SIGNAL \ram|Mux1~47_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[217][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[153][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[25][6]~q\ : std_logic;
SIGNAL \ram|Mux1~44_combout\ : std_logic;
SIGNAL \ram|Mux1~45_combout\ : std_logic;
SIGNAL \ram|Mux1~48_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[105][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[41][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[169][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][6]~q\ : std_logic;
SIGNAL \ram|Mux1~42_combout\ : std_logic;
SIGNAL \ram|Mux1~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[57][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[185][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][6]~q\ : std_logic;
SIGNAL \ram|Mux1~49_combout\ : std_logic;
SIGNAL \ram|Mux1~50_combout\ : std_logic;
SIGNAL \ram|Mux1~51_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[203][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][6]~q\ : std_logic;
SIGNAL \ram|Mux1~73_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[219][6]~q\ : std_logic;
SIGNAL \ram|Mux1~74_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[171][6]~q\ : std_logic;
SIGNAL \ram|Mux1~80_combout\ : std_logic;
SIGNAL \ram|s_Memoria[187][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[187][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[251][6]~q\ : std_logic;
SIGNAL \ram|Mux1~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[91][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[11][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[11][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[27][6]~q\ : std_logic;
SIGNAL \ram|Mux1~77_combout\ : std_logic;
SIGNAL \ram|Mux1~78_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[123][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[59][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[59][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[43][6]~q\ : std_logic;
SIGNAL \ram|Mux1~75_combout\ : std_logic;
SIGNAL \ram|Mux1~76_combout\ : std_logic;
SIGNAL \ram|Mux1~79_combout\ : std_logic;
SIGNAL \ram|Mux1~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[227][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[131][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[163][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][6]~q\ : std_logic;
SIGNAL \ram|Mux1~54_combout\ : std_logic;
SIGNAL \ram|Mux1~55_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[99][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[35][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[3][6]~q\ : std_logic;
SIGNAL \ram|Mux1~56_combout\ : std_logic;
SIGNAL \ram|Mux1~57_combout\ : std_logic;
SIGNAL \ram|Mux1~58_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[243][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[179][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[147][6]~q\ : std_logic;
SIGNAL \ram|Mux1~59_combout\ : std_logic;
SIGNAL \ram|Mux1~60_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[51][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][6]~q\ : std_logic;
SIGNAL \ram|Mux1~52_combout\ : std_logic;
SIGNAL \ram|s_Memoria[115][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[83][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[83][6]~q\ : std_logic;
SIGNAL \ram|Mux1~53_combout\ : std_logic;
SIGNAL \ram|Mux1~61_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[241][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[177][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[161][6]~q\ : std_logic;
SIGNAL \ram|Mux1~69_combout\ : std_logic;
SIGNAL \ram|Mux1~70_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[113][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[49][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[33][6]~q\ : std_logic;
SIGNAL \ram|Mux1~64_combout\ : std_logic;
SIGNAL \ram|Mux1~65_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[81][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[17][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[1][6]~q\ : std_logic;
SIGNAL \ram|Mux1~66_combout\ : std_logic;
SIGNAL \ram|Mux1~67_combout\ : std_logic;
SIGNAL \ram|Mux1~68_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[209][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[145][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[129][6]~q\ : std_logic;
SIGNAL \ram|Mux1~62_combout\ : std_logic;
SIGNAL \ram|Mux1~63_combout\ : std_logic;
SIGNAL \ram|Mux1~71_combout\ : std_logic;
SIGNAL \ram|Mux1~72_combout\ : std_logic;
SIGNAL \ram|Mux1~83_combout\ : std_logic;
SIGNAL \ram|Mux1~126_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[29][6]~q\ : std_logic;
SIGNAL \ram|Mux1~127_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][6]~q\ : std_logic;
SIGNAL \ram|Mux1~128_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[61][6]~q\ : std_logic;
SIGNAL \ram|Mux1~134_combout\ : std_logic;
SIGNAL \ram|s_Memoria[253][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[125][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[125][6]~q\ : std_logic;
SIGNAL \ram|Mux1~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[205][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[77][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[77][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[13][6]~q\ : std_logic;
SIGNAL \ram|Mux1~131_combout\ : std_logic;
SIGNAL \ram|Mux1~132_combout\ : std_logic;
SIGNAL \ram|s_Memoria[109][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[109][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[237][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[45][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[173][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[173][6]~q\ : std_logic;
SIGNAL \ram|Mux1~129_combout\ : std_logic;
SIGNAL \ram|Mux1~130_combout\ : std_logic;
SIGNAL \ram|Mux1~133_combout\ : std_logic;
SIGNAL \ram|Mux1~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[223][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[95][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[31][6]~q\ : std_logic;
SIGNAL \ram|Mux1~158_combout\ : std_logic;
SIGNAL \ram|Mux1~159_combout\ : std_logic;
SIGNAL \ram|s_Memoria[191][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[255][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[127][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[127][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[63][6]~q\ : std_logic;
SIGNAL \ram|Mux1~165_combout\ : std_logic;
SIGNAL \ram|Mux1~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[207][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[79][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[15][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][6]~q\ : std_logic;
SIGNAL \ram|Mux1~162_combout\ : std_logic;
SIGNAL \ram|Mux1~163_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[239][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[239][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[111][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[47][6]~q\ : std_logic;
SIGNAL \ram|Mux1~160_combout\ : std_logic;
SIGNAL \ram|Mux1~161_combout\ : std_logic;
SIGNAL \ram|Mux1~164_combout\ : std_logic;
SIGNAL \ram|Mux1~167_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[245][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[181][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[53][6]~q\ : std_logic;
SIGNAL \ram|Mux1~154_combout\ : std_logic;
SIGNAL \ram|Mux1~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[229][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[165][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[37][6]~q\ : std_logic;
SIGNAL \ram|Mux1~147_combout\ : std_logic;
SIGNAL \ram|Mux1~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[197][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[69][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[5][6]~q\ : std_logic;
SIGNAL \ram|Mux1~151_combout\ : std_logic;
SIGNAL \ram|Mux1~152_combout\ : std_logic;
SIGNAL \ram|s_Memoria[149][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[149][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[213][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[85][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[85][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[21][6]~q\ : std_logic;
SIGNAL \ram|Mux1~149_combout\ : std_logic;
SIGNAL \ram|Mux1~150_combout\ : std_logic;
SIGNAL \ram|Mux1~153_combout\ : std_logic;
SIGNAL \ram|Mux1~156_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[119][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[23][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[87][6]~q\ : std_logic;
SIGNAL \ram|Mux1~137_combout\ : std_logic;
SIGNAL \ram|Mux1~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[247][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[215][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[151][6]~q\ : std_logic;
SIGNAL \ram|Mux1~144_combout\ : std_logic;
SIGNAL \ram|Mux1~145_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[231][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[199][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[135][6]~q\ : std_logic;
SIGNAL \ram|Mux1~139_combout\ : std_logic;
SIGNAL \ram|Mux1~140_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[103][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[71][6]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[71][6]~q\ : std_logic;
SIGNAL \ram|s_Memoria[7][6]~q\ : std_logic;
SIGNAL \ram|Mux1~141_combout\ : std_logic;
SIGNAL \ram|Mux1~142_combout\ : std_logic;
SIGNAL \ram|Mux1~143_combout\ : std_logic;
SIGNAL \ram|Mux1~146_combout\ : std_logic;
SIGNAL \ram|Mux1~157_combout\ : std_logic;
SIGNAL \ram|Mux1~168_combout\ : std_logic;
SIGNAL \ram|Mux1~169_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~14_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~24_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[216][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[210][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[208][5]~q\ : std_logic;
SIGNAL \ram|Mux2~115_combout\ : std_logic;
SIGNAL \ram|Mux2~116_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[202][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[200][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[192][5]~q\ : std_logic;
SIGNAL \ram|Mux2~119_combout\ : std_logic;
SIGNAL \ram|Mux2~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[234][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[232][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[224][5]~q\ : std_logic;
SIGNAL \ram|Mux2~117_combout\ : std_logic;
SIGNAL \ram|Mux2~118_combout\ : std_logic;
SIGNAL \ram|Mux2~121_combout\ : std_logic;
SIGNAL \ram|s_Memoria[248][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[250][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[242][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[240][5]~q\ : std_logic;
SIGNAL \ram|Mux2~122_combout\ : std_logic;
SIGNAL \ram|Mux2~123_combout\ : std_logic;
SIGNAL \ram|Mux2~124_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[186][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[178][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[176][5]~q\ : std_logic;
SIGNAL \ram|Mux2~91_combout\ : std_logic;
SIGNAL \ram|Mux2~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[146][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[144][5]~q\ : std_logic;
SIGNAL \ram|Mux2~84_combout\ : std_logic;
SIGNAL \ram|Mux2~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[138][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[128][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[136][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][5]~q\ : std_logic;
SIGNAL \ram|Mux2~88_combout\ : std_logic;
SIGNAL \ram|Mux2~89_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[170][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[168][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[160][5]~q\ : std_logic;
SIGNAL \ram|Mux2~86_combout\ : std_logic;
SIGNAL \ram|Mux2~87_combout\ : std_logic;
SIGNAL \ram|Mux2~90_combout\ : std_logic;
SIGNAL \ram|Mux2~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[26][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[18][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][5]~q\ : std_logic;
SIGNAL \ram|Mux2~104_combout\ : std_logic;
SIGNAL \ram|Mux2~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[56][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[58][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[50][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[48][5]~q\ : std_logic;
SIGNAL \ram|Mux2~111_combout\ : std_logic;
SIGNAL \ram|Mux2~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[2][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[8][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[8][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][5]~q\ : std_logic;
SIGNAL \ram|Mux2~108_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][5]~q\ : std_logic;
SIGNAL \ram|Mux2~109_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[32][5]~q\ : std_logic;
SIGNAL \ram|Mux2~106_combout\ : std_logic;
SIGNAL \ram|s_Memoria[34][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[34][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[42][5]~q\ : std_logic;
SIGNAL \ram|Mux2~107_combout\ : std_logic;
SIGNAL \ram|Mux2~110_combout\ : std_logic;
SIGNAL \ram|Mux2~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[88][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[88][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[90][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[82][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[80][5]~q\ : std_logic;
SIGNAL \ram|Mux2~94_combout\ : std_logic;
SIGNAL \ram|Mux2~95_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[74][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[72][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[72][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[64][5]~q\ : std_logic;
SIGNAL \ram|Mux2~98_combout\ : std_logic;
SIGNAL \ram|Mux2~99_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[104][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[96][5]~q\ : std_logic;
SIGNAL \ram|Mux2~96_combout\ : std_logic;
SIGNAL \ram|Mux2~97_combout\ : std_logic;
SIGNAL \ram|Mux2~100_combout\ : std_logic;
SIGNAL \ram|s_Memoria[120][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[120][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[114][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[112][5]~q\ : std_logic;
SIGNAL \ram|Mux2~101_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][5]~q\ : std_logic;
SIGNAL \ram|Mux2~102_combout\ : std_logic;
SIGNAL \ram|Mux2~103_combout\ : std_logic;
SIGNAL \ram|Mux2~114_combout\ : std_logic;
SIGNAL \ram|Mux2~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[251][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[123][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[123][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[235][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[107][5]~q\ : std_logic;
SIGNAL \ram|Mux2~80_combout\ : std_logic;
SIGNAL \ram|Mux2~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[171][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[187][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[59][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[59][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[43][5]~q\ : std_logic;
SIGNAL \ram|Mux2~73_combout\ : std_logic;
SIGNAL \ram|Mux2~74_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[155][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[27][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[27][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[11][5]~q\ : std_logic;
SIGNAL \ram|Mux2~77_combout\ : std_logic;
SIGNAL \ram|Mux2~78_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[219][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[91][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[91][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[75][5]~q\ : std_logic;
SIGNAL \ram|Mux2~75_combout\ : std_logic;
SIGNAL \ram|Mux2~76_combout\ : std_logic;
SIGNAL \ram|Mux2~79_combout\ : std_logic;
SIGNAL \ram|Mux2~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[57][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[105][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[41][5]~q\ : std_logic;
SIGNAL \ram|Mux2~42_combout\ : std_logic;
SIGNAL \ram|Mux2~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[89][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[73][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[9][5]~q\ : std_logic;
SIGNAL \ram|Mux2~46_combout\ : std_logic;
SIGNAL \ram|Mux2~47_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[217][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[137][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[201][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][5]~q\ : std_logic;
SIGNAL \ram|Mux2~44_combout\ : std_logic;
SIGNAL \ram|Mux2~45_combout\ : std_logic;
SIGNAL \ram|Mux2~48_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[233][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[169][5]~q\ : std_logic;
SIGNAL \ram|Mux2~49_combout\ : std_logic;
SIGNAL \ram|Mux2~50_combout\ : std_logic;
SIGNAL \ram|Mux2~51_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[147][5]~q\ : std_logic;
SIGNAL \ram|Mux2~59_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[243][5]~q\ : std_logic;
SIGNAL \ram|Mux2~60_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[227][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[195][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[131][5]~q\ : std_logic;
SIGNAL \ram|Mux2~52_combout\ : std_logic;
SIGNAL \ram|Mux2~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[67][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[3][5]~q\ : std_logic;
SIGNAL \ram|Mux2~56_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[35][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][5]~q\ : std_logic;
SIGNAL \ram|Mux2~57_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[115][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[83][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[83][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[19][5]~q\ : std_logic;
SIGNAL \ram|Mux2~54_combout\ : std_logic;
SIGNAL \ram|Mux2~55_combout\ : std_logic;
SIGNAL \ram|Mux2~58_combout\ : std_logic;
SIGNAL \ram|Mux2~61_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[241][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[113][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[49][5]~q\ : std_logic;
SIGNAL \ram|Mux2~69_combout\ : std_logic;
SIGNAL \ram|Mux2~70_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[209][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[81][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[81][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[17][5]~q\ : std_logic;
SIGNAL \ram|Mux2~62_combout\ : std_logic;
SIGNAL \ram|Mux2~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[193][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[129][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[1][5]~q\ : std_logic;
SIGNAL \ram|Mux2~66_combout\ : std_logic;
SIGNAL \ram|Mux2~67_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[225][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[161][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[161][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[33][5]~q\ : std_logic;
SIGNAL \ram|Mux2~64_combout\ : std_logic;
SIGNAL \ram|Mux2~65_combout\ : std_logic;
SIGNAL \ram|Mux2~68_combout\ : std_logic;
SIGNAL \ram|Mux2~71_combout\ : std_logic;
SIGNAL \ram|Mux2~72_combout\ : std_logic;
SIGNAL \ram|Mux2~83_combout\ : std_logic;
SIGNAL \ram|Mux2~126_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[118][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[116][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[124][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][5]~q\ : std_logic;
SIGNAL \ram|Mux2~31_combout\ : std_logic;
SIGNAL \ram|Mux2~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[244][5]~q\ : std_logic;
SIGNAL \ram|Mux2~38_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[254][5]~q\ : std_logic;
SIGNAL \ram|Mux2~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[238][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[228][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[228][5]~q\ : std_logic;
SIGNAL \ram|Mux2~33_combout\ : std_logic;
SIGNAL \ram|Mux2~34_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[110][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[108][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[100][5]~q\ : std_logic;
SIGNAL \ram|Mux2~35_combout\ : std_logic;
SIGNAL \ram|Mux2~36_combout\ : std_logic;
SIGNAL \ram|Mux2~37_combout\ : std_logic;
SIGNAL \ram|Mux2~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[188][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[182][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[180][5]~q\ : std_logic;
SIGNAL \ram|Mux2~7_combout\ : std_logic;
SIGNAL \ram|Mux2~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[62][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[62][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[54][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[60][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[60][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][5]~q\ : std_logic;
SIGNAL \ram|Mux2~0_combout\ : std_logic;
SIGNAL \ram|Mux2~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[38][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[36][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[44][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[44][5]~q\ : std_logic;
SIGNAL \ram|Mux2~4_combout\ : std_logic;
SIGNAL \ram|Mux2~5_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[174][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[166][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[164][5]~q\ : std_logic;
SIGNAL \ram|Mux2~2_combout\ : std_logic;
SIGNAL \ram|Mux2~3_combout\ : std_logic;
SIGNAL \ram|Mux2~6_combout\ : std_logic;
SIGNAL \ram|Mux2~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[222][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[212][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[214][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][5]~q\ : std_logic;
SIGNAL \ram|Mux2~17_combout\ : std_logic;
SIGNAL \ram|Mux2~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[206][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[198][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[198][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[196][5]~q\ : std_logic;
SIGNAL \ram|Mux2~10_combout\ : std_logic;
SIGNAL \ram|Mux2~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[78][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[68][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[76][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][5]~q\ : std_logic;
SIGNAL \ram|Mux2~14_combout\ : std_logic;
SIGNAL \ram|Mux2~15_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[94][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[84][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[92][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][5]~q\ : std_logic;
SIGNAL \ram|Mux2~12_combout\ : std_logic;
SIGNAL \ram|Mux2~13_combout\ : std_logic;
SIGNAL \ram|Mux2~16_combout\ : std_logic;
SIGNAL \ram|Mux2~19_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[158][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[150][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[148][5]~q\ : std_logic;
SIGNAL \ram|Mux2~27_combout\ : std_logic;
SIGNAL \ram|Mux2~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[140][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[140][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[134][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[134][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[132][5]~q\ : std_logic;
SIGNAL \ram|Mux2~20_combout\ : std_logic;
SIGNAL \ram|Mux2~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[6][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[6][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[12][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[12][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[4][5]~q\ : std_logic;
SIGNAL \ram|Mux2~24_combout\ : std_logic;
SIGNAL \ram|s_Memoria[14][5]~q\ : std_logic;
SIGNAL \ram|Mux2~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[22][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[22][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[30][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[28][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[28][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[20][5]~q\ : std_logic;
SIGNAL \ram|Mux2~22_combout\ : std_logic;
SIGNAL \ram|Mux2~23_combout\ : std_logic;
SIGNAL \ram|Mux2~26_combout\ : std_logic;
SIGNAL \ram|Mux2~29_combout\ : std_logic;
SIGNAL \ram|Mux2~30_combout\ : std_logic;
SIGNAL \ram|Mux2~41_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[255][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[223][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[223][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[215][5]~q\ : std_logic;
SIGNAL \ram|Mux2~165_combout\ : std_logic;
SIGNAL \ram|Mux2~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[191][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[159][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[151][5]~q\ : std_logic;
SIGNAL \ram|Mux2~158_combout\ : std_logic;
SIGNAL \ram|Mux2~159_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[175][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[143][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[143][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[135][5]~q\ : std_logic;
SIGNAL \ram|Mux2~162_combout\ : std_logic;
SIGNAL \ram|Mux2~163_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[239][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[207][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[207][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[199][5]~q\ : std_logic;
SIGNAL \ram|Mux2~160_combout\ : std_logic;
SIGNAL \ram|Mux2~161_combout\ : std_logic;
SIGNAL \ram|Mux2~164_combout\ : std_logic;
SIGNAL \ram|Mux2~167_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[173][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[229][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[165][5]~q\ : std_logic;
SIGNAL \ram|Mux2~127_combout\ : std_logic;
SIGNAL \ram|Mux2~128_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[189][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[253][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[245][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[245][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[181][5]~q\ : std_logic;
SIGNAL \ram|Mux2~134_combout\ : std_logic;
SIGNAL \ram|Mux2~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[213][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[213][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[157][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[149][5]~q\ : std_logic;
SIGNAL \ram|Mux2~129_combout\ : std_logic;
SIGNAL \ram|Mux2~130_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[205][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[133][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[197][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][5]~q\ : std_logic;
SIGNAL \ram|Mux2~131_combout\ : std_logic;
SIGNAL \ram|Mux2~132_combout\ : std_logic;
SIGNAL \ram|Mux2~133_combout\ : std_logic;
SIGNAL \ram|Mux2~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[111][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[103][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[71][5]~q\ : std_logic;
SIGNAL \ram|Mux2~137_combout\ : std_logic;
SIGNAL \ram|Mux2~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[127][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[119][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][5]~q\ : std_logic;
SIGNAL \ram|Mux2~144_combout\ : std_logic;
SIGNAL \ram|Mux2~145_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[47][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[39][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[7][5]~q\ : std_logic;
SIGNAL \ram|Mux2~141_combout\ : std_logic;
SIGNAL \ram|Mux2~142_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[63][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[55][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[23][5]~q\ : std_logic;
SIGNAL \ram|Mux2~139_combout\ : std_logic;
SIGNAL \ram|Mux2~140_combout\ : std_logic;
SIGNAL \ram|Mux2~143_combout\ : std_logic;
SIGNAL \ram|Mux2~146_combout\ : std_logic;
SIGNAL \ram|s_Memoria[61][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[61][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[125][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[53][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[117][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][5]~q\ : std_logic;
SIGNAL \ram|Mux2~154_combout\ : std_logic;
SIGNAL \ram|Mux2~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[77][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[69][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[5][5]~q\ : std_logic;
SIGNAL \ram|Mux2~151_combout\ : std_logic;
SIGNAL \ram|Mux2~152_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[93][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[85][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[85][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[21][5]~q\ : std_logic;
SIGNAL \ram|Mux2~149_combout\ : std_logic;
SIGNAL \ram|Mux2~150_combout\ : std_logic;
SIGNAL \ram|Mux2~153_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[109][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[101][5]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][5]~q\ : std_logic;
SIGNAL \ram|s_Memoria[37][5]~q\ : std_logic;
SIGNAL \ram|Mux2~147_combout\ : std_logic;
SIGNAL \ram|Mux2~148_combout\ : std_logic;
SIGNAL \ram|Mux2~156_combout\ : std_logic;
SIGNAL \ram|Mux2~157_combout\ : std_logic;
SIGNAL \ram|Mux2~168_combout\ : std_logic;
SIGNAL \ram|Mux2~169_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~12_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~26_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~27_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[53][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[180][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[180][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][4]~q\ : std_logic;
SIGNAL \ram|Mux3~0_combout\ : std_logic;
SIGNAL \ram|Mux3~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[21][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[149][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[148][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[148][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[20][4]~q\ : std_logic;
SIGNAL \ram|Mux3~4_combout\ : std_logic;
SIGNAL \ram|Mux3~5_combout\ : std_logic;
SIGNAL \ram|s_Memoria[85][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[85][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[213][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[84][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[212][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][4]~q\ : std_logic;
SIGNAL \ram|Mux3~2_combout\ : std_logic;
SIGNAL \ram|Mux3~3_combout\ : std_logic;
SIGNAL \ram|Mux3~6_combout\ : std_logic;
SIGNAL \ram|s_Memoria[245][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[117][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[244][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[116][4]~q\ : std_logic;
SIGNAL \ram|Mux3~7_combout\ : std_logic;
SIGNAL \ram|Mux3~8_combout\ : std_logic;
SIGNAL \ram|Mux3~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[118][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[118][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[86][4]~q\ : std_logic;
SIGNAL \ram|Mux3~31_combout\ : std_logic;
SIGNAL \ram|Mux3~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[247][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[246][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[214][4]~q\ : std_logic;
SIGNAL \ram|Mux3~38_combout\ : std_logic;
SIGNAL \ram|Mux3~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[23][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[55][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[54][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[22][4]~q\ : std_logic;
SIGNAL \ram|Mux3~35_combout\ : std_logic;
SIGNAL \ram|Mux3~36_combout\ : std_logic;
SIGNAL \ram|s_Memoria[151][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[151][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[183][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[182][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[150][4]~q\ : std_logic;
SIGNAL \ram|Mux3~33_combout\ : std_logic;
SIGNAL \ram|Mux3~34_combout\ : std_logic;
SIGNAL \ram|Mux3~37_combout\ : std_logic;
SIGNAL \ram|Mux3~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[71][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[198][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[198][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[70][4]~q\ : std_logic;
SIGNAL \ram|Mux3~10_combout\ : std_logic;
SIGNAL \ram|Mux3~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[231][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[102][4]~q\ : std_logic;
SIGNAL \ram|Mux3~17_combout\ : std_logic;
SIGNAL \ram|Mux3~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[7][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[7][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[135][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[134][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[134][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[6][4]~q\ : std_logic;
SIGNAL \ram|Mux3~14_combout\ : std_logic;
SIGNAL \ram|Mux3~15_combout\ : std_logic;
SIGNAL \ram|s_Memoria[39][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[167][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[166][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[38][4]~q\ : std_logic;
SIGNAL \ram|Mux3~12_combout\ : std_logic;
SIGNAL \ram|Mux3~13_combout\ : std_logic;
SIGNAL \ram|Mux3~16_combout\ : std_logic;
SIGNAL \ram|Mux3~19_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[228][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[228][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[100][4]~q\ : std_logic;
SIGNAL \ram|Mux3~27_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][4]~q\ : std_logic;
SIGNAL \ram|Mux3~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[36][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[164][4]~q\ : std_logic;
SIGNAL \ram|Mux3~20_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[37][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[37][4]~q\ : std_logic;
SIGNAL \ram|Mux3~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[5][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[133][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[132][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[132][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[4][4]~q\ : std_logic;
SIGNAL \ram|Mux3~24_combout\ : std_logic;
SIGNAL \ram|Mux3~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[197][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[196][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[196][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[68][4]~q\ : std_logic;
SIGNAL \ram|Mux3~22_combout\ : std_logic;
SIGNAL \ram|Mux3~23_combout\ : std_logic;
SIGNAL \ram|Mux3~26_combout\ : std_logic;
SIGNAL \ram|Mux3~29_combout\ : std_logic;
SIGNAL \ram|Mux3~30_combout\ : std_logic;
SIGNAL \ram|Mux3~41_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[242][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][4]~q\ : std_logic;
SIGNAL \ram|Mux3~122_combout\ : std_logic;
SIGNAL \ram|s_Memoria[243][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[241][4]~q\ : std_logic;
SIGNAL \ram|Mux3~123_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[211][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[210][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[208][4]~q\ : std_logic;
SIGNAL \ram|Mux3~115_combout\ : std_logic;
SIGNAL \ram|Mux3~116_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[115][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[114][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[112][4]~q\ : std_logic;
SIGNAL \ram|Mux3~117_combout\ : std_logic;
SIGNAL \ram|Mux3~118_combout\ : std_logic;
SIGNAL \ram|s_Memoria[81][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[81][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[83][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[82][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[80][4]~q\ : std_logic;
SIGNAL \ram|Mux3~119_combout\ : std_logic;
SIGNAL \ram|Mux3~120_combout\ : std_logic;
SIGNAL \ram|Mux3~121_combout\ : std_logic;
SIGNAL \ram|Mux3~124_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[179][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[178][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[176][4]~q\ : std_logic;
SIGNAL \ram|Mux3~91_combout\ : std_logic;
SIGNAL \ram|Mux3~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[147][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[145][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[146][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[144][4]~q\ : std_logic;
SIGNAL \ram|Mux3~84_combout\ : std_logic;
SIGNAL \ram|Mux3~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[50][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][4]~q\ : std_logic;
SIGNAL \ram|Mux3~86_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[49][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[49][4]~q\ : std_logic;
SIGNAL \ram|Mux3~87_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[19][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[18][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][4]~q\ : std_logic;
SIGNAL \ram|Mux3~88_combout\ : std_logic;
SIGNAL \ram|Mux3~89_combout\ : std_logic;
SIGNAL \ram|Mux3~90_combout\ : std_logic;
SIGNAL \ram|Mux3~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[131][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[130][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[128][4]~q\ : std_logic;
SIGNAL \ram|Mux3~104_combout\ : std_logic;
SIGNAL \ram|Mux3~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[160][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[162][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][4]~q\ : std_logic;
SIGNAL \ram|Mux3~111_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[161][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[161][4]~q\ : std_logic;
SIGNAL \ram|Mux3~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[3][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[2][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[2][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][4]~q\ : std_logic;
SIGNAL \ram|Mux3~108_combout\ : std_logic;
SIGNAL \ram|Mux3~109_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[35][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[32][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[34][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[34][4]~q\ : std_logic;
SIGNAL \ram|Mux3~106_combout\ : std_logic;
SIGNAL \ram|Mux3~107_combout\ : std_logic;
SIGNAL \ram|Mux3~110_combout\ : std_logic;
SIGNAL \ram|Mux3~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[224][4]~q\ : std_logic;
SIGNAL \ram|Mux3~101_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[225][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][4]~q\ : std_logic;
SIGNAL \ram|Mux3~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[67][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[66][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[64][4]~q\ : std_logic;
SIGNAL \ram|Mux3~98_combout\ : std_logic;
SIGNAL \ram|Mux3~99_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[99][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[98][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[96][4]~q\ : std_logic;
SIGNAL \ram|Mux3~96_combout\ : std_logic;
SIGNAL \ram|Mux3~97_combout\ : std_logic;
SIGNAL \ram|Mux3~100_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[195][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[192][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[194][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][4]~q\ : std_logic;
SIGNAL \ram|Mux3~94_combout\ : std_logic;
SIGNAL \ram|Mux3~95_combout\ : std_logic;
SIGNAL \ram|Mux3~103_combout\ : std_logic;
SIGNAL \ram|Mux3~114_combout\ : std_logic;
SIGNAL \ram|Mux3~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[72][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[74][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][4]~q\ : std_logic;
SIGNAL \ram|Mux3~62_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[73][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][4]~q\ : std_logic;
SIGNAL \ram|Mux3~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[91][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[88][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[90][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][4]~q\ : std_logic;
SIGNAL \ram|Mux3~69_combout\ : std_logic;
SIGNAL \ram|Mux3~70_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[27][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[26][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[24][4]~q\ : std_logic;
SIGNAL \ram|Mux3~64_combout\ : std_logic;
SIGNAL \ram|Mux3~65_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[11][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[10][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[8][4]~q\ : std_logic;
SIGNAL \ram|Mux3~66_combout\ : std_logic;
SIGNAL \ram|Mux3~67_combout\ : std_logic;
SIGNAL \ram|Mux3~68_combout\ : std_logic;
SIGNAL \ram|Mux3~71_combout\ : std_logic;
SIGNAL \ram|s_Memoria[138][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[138][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[136][4]~q\ : std_logic;
SIGNAL \ram|Mux3~56_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[137][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][4]~q\ : std_logic;
SIGNAL \ram|Mux3~57_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[155][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[154][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][4]~q\ : std_logic;
SIGNAL \ram|Mux3~54_combout\ : std_logic;
SIGNAL \ram|Mux3~55_combout\ : std_logic;
SIGNAL \ram|Mux3~58_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[201][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[203][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[202][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[202][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][4]~q\ : std_logic;
SIGNAL \ram|Mux3~52_combout\ : std_logic;
SIGNAL \ram|Mux3~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[217][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[219][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[218][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[216][4]~q\ : std_logic;
SIGNAL \ram|Mux3~59_combout\ : std_logic;
SIGNAL \ram|Mux3~60_combout\ : std_logic;
SIGNAL \ram|Mux3~61_combout\ : std_logic;
SIGNAL \ram|Mux3~72_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[168][4]~q\ : std_logic;
SIGNAL \ram|Mux3~77_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[169][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][4]~q\ : std_logic;
SIGNAL \ram|Mux3~78_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[233][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[248][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[248][4]~q\ : std_logic;
SIGNAL \ram|Mux3~75_combout\ : std_logic;
SIGNAL \ram|Mux3~76_combout\ : std_logic;
SIGNAL \ram|Mux3~79_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[235][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[251][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[250][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[250][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[234][4]~q\ : std_logic;
SIGNAL \ram|Mux3~80_combout\ : std_logic;
SIGNAL \ram|Mux3~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[171][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[187][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[186][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[170][4]~q\ : std_logic;
SIGNAL \ram|Mux3~73_combout\ : std_logic;
SIGNAL \ram|Mux3~74_combout\ : std_logic;
SIGNAL \ram|Mux3~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[123][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[123][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[59][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[59][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[122][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[58][4]~q\ : std_logic;
SIGNAL \ram|Mux3~49_combout\ : std_logic;
SIGNAL \ram|Mux3~50_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[43][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[106][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[42][4]~q\ : std_logic;
SIGNAL \ram|Mux3~42_combout\ : std_logic;
SIGNAL \ram|Mux3~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[40][4]~q\ : std_logic;
SIGNAL \ram|Mux3~46_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[41][4]~q\ : std_logic;
SIGNAL \ram|Mux3~47_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[121][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[120][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[120][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[56][4]~q\ : std_logic;
SIGNAL \ram|Mux3~44_combout\ : std_logic;
SIGNAL \ram|Mux3~45_combout\ : std_logic;
SIGNAL \ram|Mux3~48_combout\ : std_logic;
SIGNAL \ram|Mux3~51_combout\ : std_logic;
SIGNAL \ram|Mux3~83_combout\ : std_logic;
SIGNAL \ram|Mux3~126_combout\ : std_logic;
SIGNAL \ram|s_Memoria[239][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[239][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[254][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[238][4]~q\ : std_logic;
SIGNAL \ram|Mux3~165_combout\ : std_logic;
SIGNAL \ram|s_Memoria[255][4]~q\ : std_logic;
SIGNAL \ram|Mux3~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[127][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[110][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[126][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][4]~q\ : std_logic;
SIGNAL \ram|Mux3~158_combout\ : std_logic;
SIGNAL \ram|Mux3~159_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[253][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[252][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[236][4]~q\ : std_logic;
SIGNAL \ram|Mux3~160_combout\ : std_logic;
SIGNAL \ram|Mux3~161_combout\ : std_logic;
SIGNAL \ram|s_Memoria[109][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[125][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[124][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[108][4]~q\ : std_logic;
SIGNAL \ram|Mux3~162_combout\ : std_logic;
SIGNAL \ram|Mux3~163_combout\ : std_logic;
SIGNAL \ram|Mux3~164_combout\ : std_logic;
SIGNAL \ram|Mux3~167_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[191][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[190][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[174][4]~q\ : std_logic;
SIGNAL \ram|Mux3~134_combout\ : std_logic;
SIGNAL \ram|Mux3~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[61][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[60][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[44][4]~q\ : std_logic;
SIGNAL \ram|Mux3~131_combout\ : std_logic;
SIGNAL \ram|Mux3~132_combout\ : std_logic;
SIGNAL \ram|s_Memoria[173][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[173][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[189][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[188][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[172][4]~q\ : std_logic;
SIGNAL \ram|Mux3~129_combout\ : std_logic;
SIGNAL \ram|Mux3~130_combout\ : std_logic;
SIGNAL \ram|Mux3~133_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[47][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[62][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[62][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][4]~q\ : std_logic;
SIGNAL \ram|Mux3~127_combout\ : std_logic;
SIGNAL \ram|Mux3~128_combout\ : std_logic;
SIGNAL \ram|Mux3~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[31][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[28][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[30][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[30][4]~q\ : std_logic;
SIGNAL \ram|Mux3~147_combout\ : std_logic;
SIGNAL \ram|Mux3~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[159][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[156][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[158][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][4]~q\ : std_logic;
SIGNAL \ram|Mux3~154_combout\ : std_logic;
SIGNAL \ram|Mux3~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[143][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[140][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[142][4]~q\ : std_logic;
SIGNAL \ram|Mux3~149_combout\ : std_logic;
SIGNAL \ram|Mux3~150_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[15][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[14][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[14][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[12][4]~q\ : std_logic;
SIGNAL \ram|Mux3~151_combout\ : std_logic;
SIGNAL \ram|Mux3~152_combout\ : std_logic;
SIGNAL \ram|Mux3~153_combout\ : std_logic;
SIGNAL \ram|Mux3~156_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[93][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[95][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[94][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[94][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[92][4]~q\ : std_logic;
SIGNAL \ram|Mux3~137_combout\ : std_logic;
SIGNAL \ram|Mux3~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[223][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[223][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[221][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[222][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[222][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[220][4]~q\ : std_logic;
SIGNAL \ram|Mux3~144_combout\ : std_logic;
SIGNAL \ram|Mux3~145_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[207][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[206][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[206][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[204][4]~q\ : std_logic;
SIGNAL \ram|Mux3~139_combout\ : std_logic;
SIGNAL \ram|Mux3~140_combout\ : std_logic;
SIGNAL \ram|s_Memoria[77][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[77][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[79][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[78][4]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][4]~q\ : std_logic;
SIGNAL \ram|s_Memoria[76][4]~q\ : std_logic;
SIGNAL \ram|Mux3~141_combout\ : std_logic;
SIGNAL \ram|Mux3~142_combout\ : std_logic;
SIGNAL \ram|Mux3~143_combout\ : std_logic;
SIGNAL \ram|Mux3~146_combout\ : std_logic;
SIGNAL \ram|Mux3~157_combout\ : std_logic;
SIGNAL \ram|Mux3~168_combout\ : std_logic;
SIGNAL \ram|Mux3~169_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~10_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~28_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~29_combout\ : std_logic;
SIGNAL \ram|s_Memoria[253][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[253][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[245][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[213][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[221][3]~q\ : std_logic;
SIGNAL \ram|Mux4~134_combout\ : std_logic;
SIGNAL \ram|Mux4~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[125][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[125][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[117][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[93][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[85][3]~q\ : std_logic;
SIGNAL \ram|Mux4~127_combout\ : std_logic;
SIGNAL \ram|Mux4~128_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[181][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[189][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[157][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[149][3]~q\ : std_logic;
SIGNAL \ram|Mux4~129_combout\ : std_logic;
SIGNAL \ram|Mux4~130_combout\ : std_logic;
SIGNAL \ram|s_Memoria[53][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[53][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[61][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[29][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[21][3]~q\ : std_logic;
SIGNAL \ram|Mux4~131_combout\ : std_logic;
SIGNAL \ram|Mux4~132_combout\ : std_logic;
SIGNAL \ram|Mux4~133_combout\ : std_logic;
SIGNAL \ram|Mux4~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[229][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[237][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[109][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[109][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[101][3]~q\ : std_logic;
SIGNAL \ram|Mux4~154_combout\ : std_logic;
SIGNAL \ram|Mux4~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[165][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[173][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[45][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[37][3]~q\ : std_logic;
SIGNAL \ram|Mux4~147_combout\ : std_logic;
SIGNAL \ram|Mux4~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[197][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[205][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[77][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[77][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[69][3]~q\ : std_logic;
SIGNAL \ram|Mux4~149_combout\ : std_logic;
SIGNAL \ram|Mux4~150_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[133][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[13][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[5][3]~q\ : std_logic;
SIGNAL \ram|Mux4~151_combout\ : std_logic;
SIGNAL \ram|Mux4~152_combout\ : std_logic;
SIGNAL \ram|Mux4~153_combout\ : std_logic;
SIGNAL \ram|Mux4~156_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[231][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[239][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[111][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[103][3]~q\ : std_logic;
SIGNAL \ram|Mux4~144_combout\ : std_logic;
SIGNAL \ram|Mux4~145_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[39][3]~q\ : std_logic;
SIGNAL \ram|Mux4~137_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[167][3]~q\ : std_logic;
SIGNAL \ram|Mux4~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[199][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[207][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[79][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[71][3]~q\ : std_logic;
SIGNAL \ram|Mux4~139_combout\ : std_logic;
SIGNAL \ram|Mux4~140_combout\ : std_logic;
SIGNAL \ram|s_Memoria[135][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[135][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[143][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[7][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[15][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][3]~q\ : std_logic;
SIGNAL \ram|Mux4~141_combout\ : std_logic;
SIGNAL \ram|Mux4~142_combout\ : std_logic;
SIGNAL \ram|Mux4~143_combout\ : std_logic;
SIGNAL \ram|Mux4~146_combout\ : std_logic;
SIGNAL \ram|Mux4~157_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[255][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[223][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[223][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[215][3]~q\ : std_logic;
SIGNAL \ram|Mux4~165_combout\ : std_logic;
SIGNAL \ram|Mux4~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[191][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[191][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[159][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[159][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[151][3]~q\ : std_logic;
SIGNAL \ram|Mux4~160_combout\ : std_logic;
SIGNAL \ram|Mux4~161_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[55][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[63][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[23][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[31][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][3]~q\ : std_logic;
SIGNAL \ram|Mux4~162_combout\ : std_logic;
SIGNAL \ram|Mux4~163_combout\ : std_logic;
SIGNAL \ram|Mux4~164_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[127][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[95][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[95][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][3]~q\ : std_logic;
SIGNAL \ram|Mux4~158_combout\ : std_logic;
SIGNAL \ram|Mux4~159_combout\ : std_logic;
SIGNAL \ram|Mux4~167_combout\ : std_logic;
SIGNAL \ram|Mux4~168_combout\ : std_logic;
SIGNAL \ram|s_Memoria[56][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[56][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[120][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[112][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[48][3]~q\ : std_logic;
SIGNAL \ram|Mux4~111_combout\ : std_logic;
SIGNAL \ram|Mux4~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[40][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[104][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[32][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[96][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[96][3]~q\ : std_logic;
SIGNAL \ram|Mux4~104_combout\ : std_logic;
SIGNAL \ram|Mux4~105_combout\ : std_logic;
SIGNAL \ram|s_Memoria[8][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[72][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[64][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[64][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][3]~q\ : std_logic;
SIGNAL \ram|Mux4~108_combout\ : std_logic;
SIGNAL \ram|Mux4~109_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[24][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[88][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[80][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[80][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][3]~q\ : std_logic;
SIGNAL \ram|Mux4~106_combout\ : std_logic;
SIGNAL \ram|Mux4~107_combout\ : std_logic;
SIGNAL \ram|Mux4~110_combout\ : std_logic;
SIGNAL \ram|Mux4~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[74][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[98][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[98][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[66][3]~q\ : std_logic;
SIGNAL \ram|Mux4~94_combout\ : std_logic;
SIGNAL \ram|Mux4~95_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[90][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[122][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[114][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][3]~q\ : std_logic;
SIGNAL \ram|Mux4~101_combout\ : std_logic;
SIGNAL \ram|Mux4~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[26][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[58][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[50][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[50][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[18][3]~q\ : std_logic;
SIGNAL \ram|Mux4~96_combout\ : std_logic;
SIGNAL \ram|Mux4~97_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[10][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[42][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[34][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[34][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[2][3]~q\ : std_logic;
SIGNAL \ram|Mux4~98_combout\ : std_logic;
SIGNAL \ram|Mux4~99_combout\ : std_logic;
SIGNAL \ram|Mux4~100_combout\ : std_logic;
SIGNAL \ram|Mux4~103_combout\ : std_logic;
SIGNAL \ram|Mux4~114_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[218][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[250][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[242][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[210][3]~q\ : std_logic;
SIGNAL \ram|Mux4~122_combout\ : std_logic;
SIGNAL \ram|Mux4~123_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[186][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[154][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[154][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[146][3]~q\ : std_logic;
SIGNAL \ram|Mux4~115_combout\ : std_logic;
SIGNAL \ram|Mux4~116_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[162][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[170][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[138][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[138][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[130][3]~q\ : std_logic;
SIGNAL \ram|Mux4~119_combout\ : std_logic;
SIGNAL \ram|Mux4~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[226][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[234][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[194][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[202][3]~q\ : std_logic;
SIGNAL \ram|Mux4~117_combout\ : std_logic;
SIGNAL \ram|Mux4~118_combout\ : std_logic;
SIGNAL \ram|Mux4~121_combout\ : std_logic;
SIGNAL \ram|Mux4~124_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[184][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[248][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[240][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[176][3]~q\ : std_logic;
SIGNAL \ram|Mux4~91_combout\ : std_logic;
SIGNAL \ram|Mux4~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[136][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[192][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[192][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[128][3]~q\ : std_logic;
SIGNAL \ram|Mux4~88_combout\ : std_logic;
SIGNAL \ram|Mux4~89_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[168][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[224][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[224][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[160][3]~q\ : std_logic;
SIGNAL \ram|Mux4~86_combout\ : std_logic;
SIGNAL \ram|Mux4~87_combout\ : std_logic;
SIGNAL \ram|Mux4~90_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[208][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[152][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[144][3]~q\ : std_logic;
SIGNAL \ram|Mux4~84_combout\ : std_logic;
SIGNAL \ram|Mux4~85_combout\ : std_logic;
SIGNAL \ram|Mux4~93_combout\ : std_logic;
SIGNAL \ram|Mux4~125_combout\ : std_logic;
SIGNAL \ram|s_Memoria[243][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[251][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[123][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[123][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[115][3]~q\ : std_logic;
SIGNAL \ram|Mux4~80_combout\ : std_logic;
SIGNAL \ram|Mux4~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[211][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[219][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[219][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[91][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[91][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[83][3]~q\ : std_logic;
SIGNAL \ram|Mux4~75_combout\ : std_logic;
SIGNAL \ram|Mux4~76_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[217][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[89][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[89][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[81][3]~q\ : std_logic;
SIGNAL \ram|Mux4~77_combout\ : std_logic;
SIGNAL \ram|Mux4~78_combout\ : std_logic;
SIGNAL \ram|Mux4~79_combout\ : std_logic;
SIGNAL \ram|s_Memoria[241][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[241][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[121][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[121][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[113][3]~q\ : std_logic;
SIGNAL \ram|Mux4~73_combout\ : std_logic;
SIGNAL \ram|Mux4~74_combout\ : std_logic;
SIGNAL \ram|Mux4~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[35][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[43][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[41][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[41][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[33][3]~q\ : std_logic;
SIGNAL \ram|Mux4~64_combout\ : std_logic;
SIGNAL \ram|Mux4~65_combout\ : std_logic;
SIGNAL \ram|s_Memoria[3][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[3][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[11][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[9][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[1][3]~q\ : std_logic;
SIGNAL \ram|Mux4~66_combout\ : std_logic;
SIGNAL \ram|Mux4~67_combout\ : std_logic;
SIGNAL \ram|Mux4~68_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[131][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[139][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[137][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[129][3]~q\ : std_logic;
SIGNAL \ram|Mux4~62_combout\ : std_logic;
SIGNAL \ram|Mux4~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[171][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[169][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[161][3]~q\ : std_logic;
SIGNAL \ram|Mux4~69_combout\ : std_logic;
SIGNAL \ram|Mux4~70_combout\ : std_logic;
SIGNAL \ram|Mux4~71_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[99][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][3]~q\ : std_logic;
SIGNAL \ram|Mux4~59_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[235][3]~q\ : std_logic;
SIGNAL \ram|Mux4~60_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[195][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[203][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[67][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[75][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[75][3]~q\ : std_logic;
SIGNAL \ram|Mux4~52_combout\ : std_logic;
SIGNAL \ram|Mux4~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[201][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[73][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[73][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[65][3]~q\ : std_logic;
SIGNAL \ram|Mux4~56_combout\ : std_logic;
SIGNAL \ram|Mux4~57_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[233][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[105][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[105][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[97][3]~q\ : std_logic;
SIGNAL \ram|Mux4~54_combout\ : std_logic;
SIGNAL \ram|Mux4~55_combout\ : std_logic;
SIGNAL \ram|Mux4~58_combout\ : std_logic;
SIGNAL \ram|Mux4~61_combout\ : std_logic;
SIGNAL \ram|Mux4~72_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[179][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[187][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[185][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[177][3]~q\ : std_logic;
SIGNAL \ram|Mux4~49_combout\ : std_logic;
SIGNAL \ram|Mux4~50_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[147][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[145][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[153][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][3]~q\ : std_logic;
SIGNAL \ram|Mux4~42_combout\ : std_logic;
SIGNAL \ram|Mux4~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[19][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[27][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[25][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[17][3]~q\ : std_logic;
SIGNAL \ram|Mux4~46_combout\ : std_logic;
SIGNAL \ram|Mux4~47_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[59][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[57][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[49][3]~q\ : std_logic;
SIGNAL \ram|Mux4~44_combout\ : std_logic;
SIGNAL \ram|Mux4~45_combout\ : std_logic;
SIGNAL \ram|Mux4~48_combout\ : std_logic;
SIGNAL \ram|Mux4~51_combout\ : std_logic;
SIGNAL \ram|Mux4~83_combout\ : std_logic;
SIGNAL \ram|Mux4~126_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[116][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[124][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[60][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[60][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][3]~q\ : std_logic;
SIGNAL \ram|Mux4~0_combout\ : std_logic;
SIGNAL \ram|Mux4~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[118][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[54][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[62][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[62][3]~q\ : std_logic;
SIGNAL \ram|Mux4~7_combout\ : std_logic;
SIGNAL \ram|Mux4~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[100][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[100][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[108][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[36][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[44][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[44][3]~q\ : std_logic;
SIGNAL \ram|Mux4~4_combout\ : std_logic;
SIGNAL \ram|Mux4~5_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[102][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[110][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[46][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[38][3]~q\ : std_logic;
SIGNAL \ram|Mux4~2_combout\ : std_logic;
SIGNAL \ram|Mux4~3_combout\ : std_logic;
SIGNAL \ram|Mux4~6_combout\ : std_logic;
SIGNAL \ram|Mux4~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[254][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[238][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[238][3]~q\ : std_logic;
SIGNAL \ram|Mux4~38_combout\ : std_logic;
SIGNAL \ram|Mux4~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[244][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[244][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[252][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[236][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[236][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[228][3]~q\ : std_logic;
SIGNAL \ram|Mux4~33_combout\ : std_logic;
SIGNAL \ram|Mux4~34_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[180][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[180][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[172][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[172][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[164][3]~q\ : std_logic;
SIGNAL \ram|Mux4~35_combout\ : std_logic;
SIGNAL \ram|Mux4~36_combout\ : std_logic;
SIGNAL \ram|Mux4~37_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[182][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[174][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[174][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[166][3]~q\ : std_logic;
SIGNAL \ram|Mux4~31_combout\ : std_logic;
SIGNAL \ram|Mux4~32_combout\ : std_logic;
SIGNAL \ram|Mux4~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[86][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[94][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[30][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[30][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[22][3]~q\ : std_logic;
SIGNAL \ram|Mux4~27_combout\ : std_logic;
SIGNAL \ram|Mux4~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[84][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[92][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[28][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[28][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[20][3]~q\ : std_logic;
SIGNAL \ram|Mux4~20_combout\ : std_logic;
SIGNAL \ram|Mux4~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[68][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[68][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[76][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[4][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[12][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[12][3]~q\ : std_logic;
SIGNAL \ram|Mux4~24_combout\ : std_logic;
SIGNAL \ram|Mux4~25_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[70][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[78][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[14][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[14][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[6][3]~q\ : std_logic;
SIGNAL \ram|Mux4~22_combout\ : std_logic;
SIGNAL \ram|Mux4~23_combout\ : std_logic;
SIGNAL \ram|Mux4~26_combout\ : std_logic;
SIGNAL \ram|Mux4~29_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[220][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[204][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[204][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[196][3]~q\ : std_logic;
SIGNAL \ram|Mux4~10_combout\ : std_logic;
SIGNAL \ram|Mux4~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[222][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[206][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[206][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[198][3]~q\ : std_logic;
SIGNAL \ram|Mux4~17_combout\ : std_logic;
SIGNAL \ram|Mux4~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[150][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[158][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[142][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[134][3]~q\ : std_logic;
SIGNAL \ram|Mux4~12_combout\ : std_logic;
SIGNAL \ram|Mux4~13_combout\ : std_logic;
SIGNAL \ram|s_Memoria[148][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[148][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[156][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[140][3]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[140][3]~q\ : std_logic;
SIGNAL \ram|s_Memoria[132][3]~q\ : std_logic;
SIGNAL \ram|Mux4~14_combout\ : std_logic;
SIGNAL \ram|Mux4~15_combout\ : std_logic;
SIGNAL \ram|Mux4~16_combout\ : std_logic;
SIGNAL \ram|Mux4~19_combout\ : std_logic;
SIGNAL \ram|Mux4~30_combout\ : std_logic;
SIGNAL \ram|Mux4~41_combout\ : std_logic;
SIGNAL \ram|Mux4~169_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~8_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~30_combout\ : std_logic;
SIGNAL \aritmeticunit|Add0~31_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[119][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[246][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[246][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[118][2]~q\ : std_logic;
SIGNAL \ram|Mux5~38_combout\ : std_logic;
SIGNAL \ram|s_Memoria[247][2]~q\ : std_logic;
SIGNAL \ram|Mux5~39_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[215][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[87][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[86][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[214][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[214][2]~q\ : std_logic;
SIGNAL \ram|Mux5~31_combout\ : std_logic;
SIGNAL \ram|Mux5~32_combout\ : std_logic;
SIGNAL \ram|s_Memoria[212][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[84][2]~q\ : std_logic;
SIGNAL \ram|Mux5~35_combout\ : std_logic;
SIGNAL \ram|s_Memoria[213][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[85][2]~q\ : std_logic;
SIGNAL \ram|Mux5~36_combout\ : std_logic;
SIGNAL \ram|s_Memoria[117][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[245][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[244][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[244][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[116][2]~q\ : std_logic;
SIGNAL \ram|Mux5~33_combout\ : std_logic;
SIGNAL \ram|Mux5~34_combout\ : std_logic;
SIGNAL \ram|Mux5~37_combout\ : std_logic;
SIGNAL \ram|Mux5~40_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[183][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[181][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[182][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[182][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[180][2]~q\ : std_logic;
SIGNAL \ram|Mux5~7_combout\ : std_logic;
SIGNAL \ram|Mux5~8_combout\ : std_logic;
SIGNAL \ram|s_Memoria[151][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[149][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[150][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[148][2]~q\ : std_logic;
SIGNAL \ram|Mux5~0_combout\ : std_logic;
SIGNAL \ram|Mux5~1_combout\ : std_logic;
SIGNAL \ram|s_Memoria[53][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[53][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[55][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[52][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[54][2]~q\ : std_logic;
SIGNAL \ram|Mux5~2_combout\ : std_logic;
SIGNAL \ram|Mux5~3_combout\ : std_logic;
SIGNAL \ram|s_Memoria[20][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[22][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[22][2]~q\ : std_logic;
SIGNAL \ram|Mux5~4_combout\ : std_logic;
SIGNAL \ram|s_Memoria[23][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[21][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[21][2]~q\ : std_logic;
SIGNAL \ram|Mux5~5_combout\ : std_logic;
SIGNAL \ram|Mux5~6_combout\ : std_logic;
SIGNAL \ram|Mux5~9_combout\ : std_logic;
SIGNAL \ram|s_Memoria[103][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[231][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[230][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[230][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[102][2]~q\ : std_logic;
SIGNAL \ram|Mux5~17_combout\ : std_logic;
SIGNAL \ram|Mux5~18_combout\ : std_logic;
SIGNAL \ram|s_Memoria[71][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[71][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[199][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[198][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[198][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[70][2]~q\ : std_logic;
SIGNAL \ram|Mux5~10_combout\ : std_logic;
SIGNAL \ram|Mux5~11_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[101][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[229][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[228][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[228][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[100][2]~q\ : std_logic;
SIGNAL \ram|Mux5~12_combout\ : std_logic;
SIGNAL \ram|Mux5~13_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[69][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[197][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[196][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[196][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[68][2]~q\ : std_logic;
SIGNAL \ram|Mux5~14_combout\ : std_logic;
SIGNAL \ram|Mux5~15_combout\ : std_logic;
SIGNAL \ram|Mux5~16_combout\ : std_logic;
SIGNAL \ram|Mux5~19_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[166][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[164][2]~q\ : std_logic;
SIGNAL \ram|Mux5~27_combout\ : std_logic;
SIGNAL \ram|s_Memoria[167][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[165][2]~q\ : std_logic;
SIGNAL \ram|Mux5~28_combout\ : std_logic;
SIGNAL \ram|s_Memoria[133][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[135][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[132][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[134][2]~q\ : std_logic;
SIGNAL \ram|Mux5~20_combout\ : std_logic;
SIGNAL \ram|Mux5~21_combout\ : std_logic;
SIGNAL \ram|s_Memoria[37][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[37][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[39][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[36][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[38][2]~q\ : std_logic;
SIGNAL \ram|Mux5~22_combout\ : std_logic;
SIGNAL \ram|Mux5~23_combout\ : std_logic;
SIGNAL \ram|s_Memoria[5][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[5][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[7][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[4][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[6][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[6][2]~q\ : std_logic;
SIGNAL \ram|Mux5~24_combout\ : std_logic;
SIGNAL \ram|Mux5~25_combout\ : std_logic;
SIGNAL \ram|Mux5~26_combout\ : std_logic;
SIGNAL \ram|Mux5~29_combout\ : std_logic;
SIGNAL \ram|Mux5~30_combout\ : std_logic;
SIGNAL \ram|Mux5~41_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[111][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[110][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[47][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[47][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[46][2]~q\ : std_logic;
SIGNAL \ram|Mux5~127_combout\ : std_logic;
SIGNAL \ram|Mux5~128_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[126][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[127][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[63][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[63][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[62][2]~q\ : std_logic;
SIGNAL \ram|Mux5~134_combout\ : std_logic;
SIGNAL \ram|Mux5~135_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[124][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[125][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[61][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[61][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[60][2]~q\ : std_logic;
SIGNAL \ram|Mux5~129_combout\ : std_logic;
SIGNAL \ram|Mux5~130_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[108][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[109][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[45][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[45][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[44][2]~q\ : std_logic;
SIGNAL \ram|Mux5~131_combout\ : std_logic;
SIGNAL \ram|Mux5~132_combout\ : std_logic;
SIGNAL \ram|Mux5~133_combout\ : std_logic;
SIGNAL \ram|Mux5~136_combout\ : std_logic;
SIGNAL \ram|s_Memoria[94][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[95][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[30][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[31][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[31][2]~q\ : std_logic;
SIGNAL \ram|Mux5~154_combout\ : std_logic;
SIGNAL \ram|Mux5~155_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[92][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[93][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[29][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[29][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[28][2]~q\ : std_logic;
SIGNAL \ram|Mux5~147_combout\ : std_logic;
SIGNAL \ram|Mux5~148_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[76][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[77][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[12][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[13][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[13][2]~q\ : std_logic;
SIGNAL \ram|Mux5~151_combout\ : std_logic;
SIGNAL \ram|Mux5~152_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[78][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[79][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[79][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[15][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[15][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[14][2]~q\ : std_logic;
SIGNAL \ram|Mux5~149_combout\ : std_logic;
SIGNAL \ram|Mux5~150_combout\ : std_logic;
SIGNAL \ram|Mux5~153_combout\ : std_logic;
SIGNAL \ram|Mux5~156_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[158][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[159][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[142][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[143][2]~q\ : std_logic;
SIGNAL \ram|Mux5~137_combout\ : std_logic;
SIGNAL \ram|Mux5~138_combout\ : std_logic;
SIGNAL \ram|s_Memoria[222][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[222][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[223][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[207][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[207][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[206][2]~q\ : std_logic;
SIGNAL \ram|Mux5~144_combout\ : std_logic;
SIGNAL \ram|Mux5~145_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[156][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[157][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[157][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[141][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[141][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[140][2]~q\ : std_logic;
SIGNAL \ram|Mux5~141_combout\ : std_logic;
SIGNAL \ram|Mux5~142_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[220][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[221][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[205][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[205][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[204][2]~q\ : std_logic;
SIGNAL \ram|Mux5~139_combout\ : std_logic;
SIGNAL \ram|Mux5~140_combout\ : std_logic;
SIGNAL \ram|Mux5~143_combout\ : std_logic;
SIGNAL \ram|Mux5~146_combout\ : std_logic;
SIGNAL \ram|Mux5~157_combout\ : std_logic;
SIGNAL \ram|s_Memoria[239][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[239][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[238][2]~q\ : std_logic;
SIGNAL \ram|Mux5~165_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[254][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[255][2]~q\ : std_logic;
SIGNAL \ram|Mux5~166_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[190][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[191][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[175][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[175][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[174][2]~q\ : std_logic;
SIGNAL \ram|Mux5~158_combout\ : std_logic;
SIGNAL \ram|Mux5~159_combout\ : std_logic;
SIGNAL \ram|s_Memoria[252][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[253][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[237][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[237][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[236][2]~q\ : std_logic;
SIGNAL \ram|Mux5~160_combout\ : std_logic;
SIGNAL \ram|Mux5~161_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[188][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[189][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[173][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[173][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[172][2]~q\ : std_logic;
SIGNAL \ram|Mux5~162_combout\ : std_logic;
SIGNAL \ram|Mux5~163_combout\ : std_logic;
SIGNAL \ram|Mux5~164_combout\ : std_logic;
SIGNAL \ram|Mux5~167_combout\ : std_logic;
SIGNAL \ram|Mux5~168_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[155][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[187][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[186][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[186][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[154][2]~q\ : std_logic;
SIGNAL \ram|Mux5~73_combout\ : std_logic;
SIGNAL \ram|Mux5~74_combout\ : std_logic;
SIGNAL \ram|s_Memoria[219][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[251][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[218][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[250][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[250][2]~q\ : std_logic;
SIGNAL \ram|Mux5~80_combout\ : std_logic;
SIGNAL \ram|Mux5~81_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[139][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[171][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[170][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[170][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[138][2]~q\ : std_logic;
SIGNAL \ram|Mux5~77_combout\ : std_logic;
SIGNAL \ram|Mux5~78_combout\ : std_logic;
SIGNAL \ram|s_Memoria[203][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[235][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[234][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[234][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[202][2]~q\ : std_logic;
SIGNAL \ram|Mux5~75_combout\ : std_logic;
SIGNAL \ram|Mux5~76_combout\ : std_logic;
SIGNAL \ram|Mux5~79_combout\ : std_logic;
SIGNAL \ram|Mux5~82_combout\ : std_logic;
SIGNAL \ram|s_Memoria[27][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[59][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[58][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[58][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[26][2]~q\ : std_logic;
SIGNAL \ram|Mux5~44_combout\ : std_logic;
SIGNAL \ram|Mux5~45_combout\ : std_logic;
SIGNAL \ram|s_Memoria[11][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[11][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[43][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[42][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[42][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[10][2]~q\ : std_logic;
SIGNAL \ram|Mux5~46_combout\ : std_logic;
SIGNAL \ram|Mux5~47_combout\ : std_logic;
SIGNAL \ram|Mux5~48_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[107][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[75][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[106][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[106][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[74][2]~q\ : std_logic;
SIGNAL \ram|Mux5~42_combout\ : std_logic;
SIGNAL \ram|Mux5~43_combout\ : std_logic;
SIGNAL \ram|s_Memoria[91][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[123][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[122][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[122][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[90][2]~q\ : std_logic;
SIGNAL \ram|Mux5~49_combout\ : std_logic;
SIGNAL \ram|Mux5~50_combout\ : std_logic;
SIGNAL \ram|Mux5~51_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[216][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[152][2]~q\ : std_logic;
SIGNAL \ram|Mux5~52_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[153][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[217][2]~q\ : std_logic;
SIGNAL \ram|Mux5~53_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[185][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[249][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[248][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[248][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[184][2]~q\ : std_logic;
SIGNAL \ram|Mux5~59_combout\ : std_logic;
SIGNAL \ram|Mux5~60_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[169][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[233][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[232][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[232][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[168][2]~q\ : std_logic;
SIGNAL \ram|Mux5~54_combout\ : std_logic;
SIGNAL \ram|Mux5~55_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[137][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[201][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[200][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[200][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[136][2]~q\ : std_logic;
SIGNAL \ram|Mux5~56_combout\ : std_logic;
SIGNAL \ram|Mux5~57_combout\ : std_logic;
SIGNAL \ram|Mux5~58_combout\ : std_logic;
SIGNAL \ram|Mux5~61_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[25][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[89][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[88][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[88][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[24][2]~q\ : std_logic;
SIGNAL \ram|Mux5~64_combout\ : std_logic;
SIGNAL \ram|Mux5~65_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[9][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[73][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[72][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[72][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[8][2]~q\ : std_logic;
SIGNAL \ram|Mux5~66_combout\ : std_logic;
SIGNAL \ram|Mux5~67_combout\ : std_logic;
SIGNAL \ram|Mux5~68_combout\ : std_logic;
SIGNAL \ram|s_Memoria[41][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[41][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[105][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[104][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[104][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[40][2]~q\ : std_logic;
SIGNAL \ram|Mux5~62_combout\ : std_logic;
SIGNAL \ram|Mux5~63_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[57][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[121][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[120][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[120][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[56][2]~q\ : std_logic;
SIGNAL \ram|Mux5~69_combout\ : std_logic;
SIGNAL \ram|Mux5~70_combout\ : std_logic;
SIGNAL \ram|Mux5~71_combout\ : std_logic;
SIGNAL \ram|Mux5~72_combout\ : std_logic;
SIGNAL \ram|Mux5~83_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[163][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[179][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[162][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[178][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[178][2]~q\ : std_logic;
SIGNAL \ram|Mux5~91_combout\ : std_logic;
SIGNAL \ram|Mux5~92_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[51][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[35][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[50][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[34][2]~q\ : std_logic;
SIGNAL \ram|Mux5~84_combout\ : std_logic;
SIGNAL \ram|Mux5~85_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[177][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[161][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[161][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[176][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[176][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[160][2]~q\ : std_logic;
SIGNAL \ram|Mux5~86_combout\ : std_logic;
SIGNAL \ram|Mux5~87_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[33][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[49][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[48][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[48][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[32][2]~q\ : std_logic;
SIGNAL \ram|Mux5~88_combout\ : std_logic;
SIGNAL \ram|Mux5~89_combout\ : std_logic;
SIGNAL \ram|Mux5~90_combout\ : std_logic;
SIGNAL \ram|Mux5~93_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[145][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[147][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[146][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[146][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[144][2]~q\ : std_logic;
SIGNAL \ram|Mux5~111_combout\ : std_logic;
SIGNAL \ram|Mux5~112_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[1][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[3][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[2][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[2][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[0][2]~q\ : std_logic;
SIGNAL \ram|Mux5~108_combout\ : std_logic;
SIGNAL \ram|Mux5~109_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[129][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[131][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[128][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[130][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[130][2]~q\ : std_logic;
SIGNAL \ram|Mux5~106_combout\ : std_logic;
SIGNAL \ram|Mux5~107_combout\ : std_logic;
SIGNAL \ram|Mux5~110_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[17][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[19][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[18][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[18][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[16][2]~q\ : std_logic;
SIGNAL \ram|Mux5~104_combout\ : std_logic;
SIGNAL \ram|Mux5~105_combout\ : std_logic;
SIGNAL \ram|Mux5~113_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[209][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[211][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[210][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[210][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[208][2]~q\ : std_logic;
SIGNAL \ram|Mux5~101_combout\ : std_logic;
SIGNAL \ram|Mux5~102_combout\ : std_logic;
SIGNAL \ram|s_Memoria[64][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[66][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[66][2]~q\ : std_logic;
SIGNAL \ram|Mux5~98_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[65][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[67][2]~q\ : std_logic;
SIGNAL \ram|Mux5~99_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[193][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[195][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[194][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[194][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[192][2]~q\ : std_logic;
SIGNAL \ram|Mux5~96_combout\ : std_logic;
SIGNAL \ram|Mux5~97_combout\ : std_logic;
SIGNAL \ram|Mux5~100_combout\ : std_logic;
SIGNAL \ram|s_Memoria[81][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[81][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[83][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[82][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[82][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[80][2]~q\ : std_logic;
SIGNAL \ram|Mux5~94_combout\ : std_logic;
SIGNAL \ram|Mux5~95_combout\ : std_logic;
SIGNAL \ram|Mux5~103_combout\ : std_logic;
SIGNAL \ram|Mux5~114_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[227][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[243][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[242][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[242][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[226][2]~q\ : std_logic;
SIGNAL \ram|Mux5~122_combout\ : std_logic;
SIGNAL \ram|Mux5~123_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[113][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[97][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[97][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[112][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[112][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[96][2]~q\ : std_logic;
SIGNAL \ram|Mux5~119_combout\ : std_logic;
SIGNAL \ram|Mux5~120_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[225][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[241][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[240][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[240][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[224][2]~q\ : std_logic;
SIGNAL \ram|Mux5~117_combout\ : std_logic;
SIGNAL \ram|Mux5~118_combout\ : std_logic;
SIGNAL \ram|Mux5~121_combout\ : std_logic;
SIGNAL \ram|s_Memoria[99][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[115][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[114][2]~feeder_combout\ : std_logic;
SIGNAL \ram|s_Memoria[114][2]~q\ : std_logic;
SIGNAL \ram|s_Memoria[98][2]~q\ : std_logic;
SIGNAL \ram|Mux5~115_combout\ : std_logic;
SIGNAL \ram|Mux5~116_combout\ : std_logic;
SIGNAL \ram|Mux5~124_combout\ : std_logic;
SIGNAL \ram|Mux5~125_combout\ : std_logic;
SIGNAL \ram|Mux5~126_combout\ : std_logic;
SIGNAL \ram|Mux5~169_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~7\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~9\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~11\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~13\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~14_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~16_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~12_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~17_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~10_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~18_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~8_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Add0~19_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n4[0]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n4[1]~1_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|Equal35~0_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n4[3]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n4[4]~3_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n4[5]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n4[6]~5_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n3[0]~0_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n3[1]~1_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|Equal26~0_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n3[3]~2_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n3[4]~3_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n3[5]~4_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n3[6]~5_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplayram|Decoder7Led|decOut_n2[6]~0_combout\ : std_logic;
SIGNAL \addresscounter|adder|s_cntValue\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \timer|s_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ram|DataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \geradordepulso2hz|s_cnt\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \bcddisplayram|Decoder7Led|ALT_INV_decOut_n2[6]~0_combout\ : std_logic;
SIGNAL \ram|ALT_INV_DataOut\ : std_logic_vector(7 DOWNTO 7);
SIGNAL \bcddisplay|Decoder7Led|ALT_INV_decOut_n2[6]~0_combout\ : std_logic;
SIGNAL \rom|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\registerdecoder|WE~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \registerdecoder|WE~q\);
\bcddisplayram|Decoder7Led|ALT_INV_decOut_n2[6]~0_combout\ <= NOT \bcddisplayram|Decoder7Led|decOut_n2[6]~0_combout\;
\ram|ALT_INV_DataOut\(7) <= NOT \ram|DataOut\(7);
\bcddisplay|Decoder7Led|ALT_INV_decOut_n2[6]~0_combout\ <= NOT \bcddisplay|Decoder7Led|decOut_n2[6]~0_combout\;
\rom|ALT_INV_Mux0~5_combout\ <= NOT \rom|Mux0~5_combout\;
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\ <= NOT \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\;
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\ <= NOT \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n4[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n4[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|Equal35~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n4[3]~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n4[4]~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n4[5]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n4[6]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n3[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n3[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|Equal26~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n3[3]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n3[4]~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n3[5]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|decOut_n3[6]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|Decoder7Led|ALT_INV_decOut_n2[6]~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rom|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rom|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rom|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rom|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rom|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rom|Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rom|ALT_INV_Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n4[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n4[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|Equal35~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n4[3]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n4[4]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n4[5]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n4[6]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n3[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n3[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|Equal26~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n3[3]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n3[4]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n3[5]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|decOut_n3[6]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|Decoder7Led|ALT_INV_decOut_n2[6]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|ALT_INV_add_sub_7_result_int[8]~14_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ram|DataOut\(7),
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ram|DataOut\(7),
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ram|DataOut\(7),
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ram|DataOut\(7),
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ram|DataOut\(7),
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ram|DataOut\(7),
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ram|ALT_INV_DataOut\(7),
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X112_Y39_N8
\geradordepulso2hz|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~0_combout\ = \geradordepulso2hz|s_cnt\(0) $ (VCC)
-- \geradordepulso2hz|Add0~1\ = CARRY(\geradordepulso2hz|s_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(0),
	datad => VCC,
	combout => \geradordepulso2hz|Add0~0_combout\,
	cout => \geradordepulso2hz|Add0~1\);

-- Location: FF_X112_Y39_N9
\geradordepulso2hz|s_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~0_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(0));

-- Location: LCCOMB_X112_Y39_N10
\geradordepulso2hz|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~2_combout\ = (\geradordepulso2hz|s_cnt\(1) & (!\geradordepulso2hz|Add0~1\)) # (!\geradordepulso2hz|s_cnt\(1) & ((\geradordepulso2hz|Add0~1\) # (GND)))
-- \geradordepulso2hz|Add0~3\ = CARRY((!\geradordepulso2hz|Add0~1\) # (!\geradordepulso2hz|s_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(1),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~1\,
	combout => \geradordepulso2hz|Add0~2_combout\,
	cout => \geradordepulso2hz|Add0~3\);

-- Location: FF_X112_Y39_N11
\geradordepulso2hz|s_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~2_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(1));

-- Location: LCCOMB_X112_Y39_N12
\geradordepulso2hz|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~4_combout\ = (\geradordepulso2hz|s_cnt\(2) & (\geradordepulso2hz|Add0~3\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(2) & (!\geradordepulso2hz|Add0~3\ & VCC))
-- \geradordepulso2hz|Add0~5\ = CARRY((\geradordepulso2hz|s_cnt\(2) & !\geradordepulso2hz|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(2),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~3\,
	combout => \geradordepulso2hz|Add0~4_combout\,
	cout => \geradordepulso2hz|Add0~5\);

-- Location: FF_X112_Y39_N13
\geradordepulso2hz|s_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~4_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(2));

-- Location: LCCOMB_X112_Y39_N14
\geradordepulso2hz|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~6_combout\ = (\geradordepulso2hz|s_cnt\(3) & (!\geradordepulso2hz|Add0~5\)) # (!\geradordepulso2hz|s_cnt\(3) & ((\geradordepulso2hz|Add0~5\) # (GND)))
-- \geradordepulso2hz|Add0~7\ = CARRY((!\geradordepulso2hz|Add0~5\) # (!\geradordepulso2hz|s_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(3),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~5\,
	combout => \geradordepulso2hz|Add0~6_combout\,
	cout => \geradordepulso2hz|Add0~7\);

-- Location: FF_X112_Y39_N15
\geradordepulso2hz|s_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~6_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(3));

-- Location: LCCOMB_X112_Y39_N16
\geradordepulso2hz|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~8_combout\ = (\geradordepulso2hz|s_cnt\(4) & (\geradordepulso2hz|Add0~7\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(4) & (!\geradordepulso2hz|Add0~7\ & VCC))
-- \geradordepulso2hz|Add0~9\ = CARRY((\geradordepulso2hz|s_cnt\(4) & !\geradordepulso2hz|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(4),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~7\,
	combout => \geradordepulso2hz|Add0~8_combout\,
	cout => \geradordepulso2hz|Add0~9\);

-- Location: FF_X112_Y39_N17
\geradordepulso2hz|s_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~8_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(4));

-- Location: LCCOMB_X112_Y39_N18
\geradordepulso2hz|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~10_combout\ = (\geradordepulso2hz|s_cnt\(5) & (!\geradordepulso2hz|Add0~9\)) # (!\geradordepulso2hz|s_cnt\(5) & ((\geradordepulso2hz|Add0~9\) # (GND)))
-- \geradordepulso2hz|Add0~11\ = CARRY((!\geradordepulso2hz|Add0~9\) # (!\geradordepulso2hz|s_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(5),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~9\,
	combout => \geradordepulso2hz|Add0~10_combout\,
	cout => \geradordepulso2hz|Add0~11\);

-- Location: FF_X112_Y39_N19
\geradordepulso2hz|s_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~10_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(5));

-- Location: LCCOMB_X112_Y39_N20
\geradordepulso2hz|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~12_combout\ = (\geradordepulso2hz|s_cnt\(6) & (\geradordepulso2hz|Add0~11\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(6) & (!\geradordepulso2hz|Add0~11\ & VCC))
-- \geradordepulso2hz|Add0~13\ = CARRY((\geradordepulso2hz|s_cnt\(6) & !\geradordepulso2hz|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(6),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~11\,
	combout => \geradordepulso2hz|Add0~12_combout\,
	cout => \geradordepulso2hz|Add0~13\);

-- Location: LCCOMB_X111_Y39_N16
\geradordepulso2hz|s_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~0_combout\ = (\geradordepulso2hz|Add0~12_combout\ & !\geradordepulso2hz|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \geradordepulso2hz|Add0~12_combout\,
	datad => \geradordepulso2hz|Equal0~7_combout\,
	combout => \geradordepulso2hz|s_cnt~0_combout\);

-- Location: FF_X111_Y39_N17
\geradordepulso2hz|s_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~0_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(6));

-- Location: LCCOMB_X112_Y39_N22
\geradordepulso2hz|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~14_combout\ = (\geradordepulso2hz|s_cnt\(7) & (!\geradordepulso2hz|Add0~13\)) # (!\geradordepulso2hz|s_cnt\(7) & ((\geradordepulso2hz|Add0~13\) # (GND)))
-- \geradordepulso2hz|Add0~15\ = CARRY((!\geradordepulso2hz|Add0~13\) # (!\geradordepulso2hz|s_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(7),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~13\,
	combout => \geradordepulso2hz|Add0~14_combout\,
	cout => \geradordepulso2hz|Add0~15\);

-- Location: FF_X112_Y39_N23
\geradordepulso2hz|s_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~14_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(7));

-- Location: LCCOMB_X112_Y39_N24
\geradordepulso2hz|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~16_combout\ = (\geradordepulso2hz|s_cnt\(8) & (\geradordepulso2hz|Add0~15\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(8) & (!\geradordepulso2hz|Add0~15\ & VCC))
-- \geradordepulso2hz|Add0~17\ = CARRY((\geradordepulso2hz|s_cnt\(8) & !\geradordepulso2hz|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(8),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~15\,
	combout => \geradordepulso2hz|Add0~16_combout\,
	cout => \geradordepulso2hz|Add0~17\);

-- Location: FF_X112_Y39_N25
\geradordepulso2hz|s_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~16_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(8));

-- Location: LCCOMB_X112_Y39_N26
\geradordepulso2hz|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~18_combout\ = (\geradordepulso2hz|s_cnt\(9) & (!\geradordepulso2hz|Add0~17\)) # (!\geradordepulso2hz|s_cnt\(9) & ((\geradordepulso2hz|Add0~17\) # (GND)))
-- \geradordepulso2hz|Add0~19\ = CARRY((!\geradordepulso2hz|Add0~17\) # (!\geradordepulso2hz|s_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(9),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~17\,
	combout => \geradordepulso2hz|Add0~18_combout\,
	cout => \geradordepulso2hz|Add0~19\);

-- Location: FF_X112_Y39_N27
\geradordepulso2hz|s_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~18_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(9));

-- Location: LCCOMB_X112_Y39_N28
\geradordepulso2hz|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~20_combout\ = (\geradordepulso2hz|s_cnt\(10) & (\geradordepulso2hz|Add0~19\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(10) & (!\geradordepulso2hz|Add0~19\ & VCC))
-- \geradordepulso2hz|Add0~21\ = CARRY((\geradordepulso2hz|s_cnt\(10) & !\geradordepulso2hz|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(10),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~19\,
	combout => \geradordepulso2hz|Add0~20_combout\,
	cout => \geradordepulso2hz|Add0~21\);

-- Location: FF_X112_Y39_N29
\geradordepulso2hz|s_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~20_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(10));

-- Location: LCCOMB_X112_Y39_N30
\geradordepulso2hz|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~22_combout\ = (\geradordepulso2hz|s_cnt\(11) & (!\geradordepulso2hz|Add0~21\)) # (!\geradordepulso2hz|s_cnt\(11) & ((\geradordepulso2hz|Add0~21\) # (GND)))
-- \geradordepulso2hz|Add0~23\ = CARRY((!\geradordepulso2hz|Add0~21\) # (!\geradordepulso2hz|s_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(11),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~21\,
	combout => \geradordepulso2hz|Add0~22_combout\,
	cout => \geradordepulso2hz|Add0~23\);

-- Location: LCCOMB_X111_Y39_N6
\geradordepulso2hz|s_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~1_combout\ = (\geradordepulso2hz|Add0~22_combout\ & !\geradordepulso2hz|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \geradordepulso2hz|Add0~22_combout\,
	datad => \geradordepulso2hz|Equal0~7_combout\,
	combout => \geradordepulso2hz|s_cnt~1_combout\);

-- Location: FF_X111_Y39_N7
\geradordepulso2hz|s_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~1_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(11));

-- Location: LCCOMB_X112_Y38_N0
\geradordepulso2hz|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~24_combout\ = (\geradordepulso2hz|s_cnt\(12) & (\geradordepulso2hz|Add0~23\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(12) & (!\geradordepulso2hz|Add0~23\ & VCC))
-- \geradordepulso2hz|Add0~25\ = CARRY((\geradordepulso2hz|s_cnt\(12) & !\geradordepulso2hz|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(12),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~23\,
	combout => \geradordepulso2hz|Add0~24_combout\,
	cout => \geradordepulso2hz|Add0~25\);

-- Location: LCCOMB_X112_Y38_N30
\geradordepulso2hz|s_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~2_combout\ = (!\geradordepulso2hz|Equal0~7_combout\ & \geradordepulso2hz|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|Equal0~7_combout\,
	datad => \geradordepulso2hz|Add0~24_combout\,
	combout => \geradordepulso2hz|s_cnt~2_combout\);

-- Location: FF_X112_Y38_N31
\geradordepulso2hz|s_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~2_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(12));

-- Location: LCCOMB_X112_Y38_N2
\geradordepulso2hz|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~26_combout\ = (\geradordepulso2hz|s_cnt\(13) & (!\geradordepulso2hz|Add0~25\)) # (!\geradordepulso2hz|s_cnt\(13) & ((\geradordepulso2hz|Add0~25\) # (GND)))
-- \geradordepulso2hz|Add0~27\ = CARRY((!\geradordepulso2hz|Add0~25\) # (!\geradordepulso2hz|s_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(13),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~25\,
	combout => \geradordepulso2hz|Add0~26_combout\,
	cout => \geradordepulso2hz|Add0~27\);

-- Location: LCCOMB_X112_Y38_N28
\geradordepulso2hz|s_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~3_combout\ = (!\geradordepulso2hz|Equal0~7_combout\ & \geradordepulso2hz|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|Equal0~7_combout\,
	datad => \geradordepulso2hz|Add0~26_combout\,
	combout => \geradordepulso2hz|s_cnt~3_combout\);

-- Location: FF_X112_Y38_N29
\geradordepulso2hz|s_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~3_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(13));

-- Location: LCCOMB_X112_Y38_N4
\geradordepulso2hz|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~28_combout\ = (\geradordepulso2hz|s_cnt\(14) & (\geradordepulso2hz|Add0~27\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(14) & (!\geradordepulso2hz|Add0~27\ & VCC))
-- \geradordepulso2hz|Add0~29\ = CARRY((\geradordepulso2hz|s_cnt\(14) & !\geradordepulso2hz|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(14),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~27\,
	combout => \geradordepulso2hz|Add0~28_combout\,
	cout => \geradordepulso2hz|Add0~29\);

-- Location: LCCOMB_X111_Y38_N6
\geradordepulso2hz|s_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~4_combout\ = (!\geradordepulso2hz|Equal0~7_combout\ & \geradordepulso2hz|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|Equal0~7_combout\,
	datad => \geradordepulso2hz|Add0~28_combout\,
	combout => \geradordepulso2hz|s_cnt~4_combout\);

-- Location: FF_X111_Y38_N7
\geradordepulso2hz|s_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~4_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(14));

-- Location: LCCOMB_X112_Y38_N6
\geradordepulso2hz|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~30_combout\ = (\geradordepulso2hz|s_cnt\(15) & (!\geradordepulso2hz|Add0~29\)) # (!\geradordepulso2hz|s_cnt\(15) & ((\geradordepulso2hz|Add0~29\) # (GND)))
-- \geradordepulso2hz|Add0~31\ = CARRY((!\geradordepulso2hz|Add0~29\) # (!\geradordepulso2hz|s_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(15),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~29\,
	combout => \geradordepulso2hz|Add0~30_combout\,
	cout => \geradordepulso2hz|Add0~31\);

-- Location: FF_X112_Y38_N7
\geradordepulso2hz|s_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~30_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(15));

-- Location: LCCOMB_X112_Y38_N8
\geradordepulso2hz|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~32_combout\ = (\geradordepulso2hz|s_cnt\(16) & (\geradordepulso2hz|Add0~31\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(16) & (!\geradordepulso2hz|Add0~31\ & VCC))
-- \geradordepulso2hz|Add0~33\ = CARRY((\geradordepulso2hz|s_cnt\(16) & !\geradordepulso2hz|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(16),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~31\,
	combout => \geradordepulso2hz|Add0~32_combout\,
	cout => \geradordepulso2hz|Add0~33\);

-- Location: LCCOMB_X111_Y38_N16
\geradordepulso2hz|s_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~5_combout\ = (\geradordepulso2hz|Add0~32_combout\ & !\geradordepulso2hz|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \geradordepulso2hz|Add0~32_combout\,
	datad => \geradordepulso2hz|Equal0~7_combout\,
	combout => \geradordepulso2hz|s_cnt~5_combout\);

-- Location: FF_X111_Y38_N17
\geradordepulso2hz|s_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~5_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(16));

-- Location: LCCOMB_X112_Y38_N10
\geradordepulso2hz|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~34_combout\ = (\geradordepulso2hz|s_cnt\(17) & (!\geradordepulso2hz|Add0~33\)) # (!\geradordepulso2hz|s_cnt\(17) & ((\geradordepulso2hz|Add0~33\) # (GND)))
-- \geradordepulso2hz|Add0~35\ = CARRY((!\geradordepulso2hz|Add0~33\) # (!\geradordepulso2hz|s_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(17),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~33\,
	combout => \geradordepulso2hz|Add0~34_combout\,
	cout => \geradordepulso2hz|Add0~35\);

-- Location: FF_X112_Y38_N11
\geradordepulso2hz|s_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~34_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(17));

-- Location: LCCOMB_X112_Y38_N12
\geradordepulso2hz|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~36_combout\ = (\geradordepulso2hz|s_cnt\(18) & (\geradordepulso2hz|Add0~35\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(18) & (!\geradordepulso2hz|Add0~35\ & VCC))
-- \geradordepulso2hz|Add0~37\ = CARRY((\geradordepulso2hz|s_cnt\(18) & !\geradordepulso2hz|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(18),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~35\,
	combout => \geradordepulso2hz|Add0~36_combout\,
	cout => \geradordepulso2hz|Add0~37\);

-- Location: LCCOMB_X111_Y38_N10
\geradordepulso2hz|s_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~6_combout\ = (\geradordepulso2hz|Add0~36_combout\ & !\geradordepulso2hz|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \geradordepulso2hz|Add0~36_combout\,
	datad => \geradordepulso2hz|Equal0~7_combout\,
	combout => \geradordepulso2hz|s_cnt~6_combout\);

-- Location: FF_X111_Y38_N11
\geradordepulso2hz|s_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~6_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(18));

-- Location: LCCOMB_X112_Y38_N14
\geradordepulso2hz|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~38_combout\ = (\geradordepulso2hz|s_cnt\(19) & (!\geradordepulso2hz|Add0~37\)) # (!\geradordepulso2hz|s_cnt\(19) & ((\geradordepulso2hz|Add0~37\) # (GND)))
-- \geradordepulso2hz|Add0~39\ = CARRY((!\geradordepulso2hz|Add0~37\) # (!\geradordepulso2hz|s_cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(19),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~37\,
	combout => \geradordepulso2hz|Add0~38_combout\,
	cout => \geradordepulso2hz|Add0~39\);

-- Location: LCCOMB_X111_Y38_N0
\geradordepulso2hz|s_cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~7_combout\ = (\geradordepulso2hz|Add0~38_combout\ & !\geradordepulso2hz|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \geradordepulso2hz|Add0~38_combout\,
	datad => \geradordepulso2hz|Equal0~7_combout\,
	combout => \geradordepulso2hz|s_cnt~7_combout\);

-- Location: FF_X111_Y38_N1
\geradordepulso2hz|s_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~7_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(19));

-- Location: LCCOMB_X112_Y38_N16
\geradordepulso2hz|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~40_combout\ = (\geradordepulso2hz|s_cnt\(20) & (\geradordepulso2hz|Add0~39\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(20) & (!\geradordepulso2hz|Add0~39\ & VCC))
-- \geradordepulso2hz|Add0~41\ = CARRY((\geradordepulso2hz|s_cnt\(20) & !\geradordepulso2hz|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|s_cnt\(20),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~39\,
	combout => \geradordepulso2hz|Add0~40_combout\,
	cout => \geradordepulso2hz|Add0~41\);

-- Location: LCCOMB_X111_Y38_N22
\geradordepulso2hz|s_cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~9_combout\ = (!\geradordepulso2hz|Equal0~7_combout\ & \geradordepulso2hz|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|Equal0~7_combout\,
	datad => \geradordepulso2hz|Add0~40_combout\,
	combout => \geradordepulso2hz|s_cnt~9_combout\);

-- Location: FF_X111_Y38_N23
\geradordepulso2hz|s_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~9_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(20));

-- Location: LCCOMB_X112_Y38_N18
\geradordepulso2hz|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~42_combout\ = (\geradordepulso2hz|s_cnt\(21) & (!\geradordepulso2hz|Add0~41\)) # (!\geradordepulso2hz|s_cnt\(21) & ((\geradordepulso2hz|Add0~41\) # (GND)))
-- \geradordepulso2hz|Add0~43\ = CARRY((!\geradordepulso2hz|Add0~41\) # (!\geradordepulso2hz|s_cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(21),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~41\,
	combout => \geradordepulso2hz|Add0~42_combout\,
	cout => \geradordepulso2hz|Add0~43\);

-- Location: LCCOMB_X111_Y38_N8
\geradordepulso2hz|s_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~10_combout\ = (!\geradordepulso2hz|Equal0~7_combout\ & \geradordepulso2hz|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|Equal0~7_combout\,
	datad => \geradordepulso2hz|Add0~42_combout\,
	combout => \geradordepulso2hz|s_cnt~10_combout\);

-- Location: FF_X111_Y38_N9
\geradordepulso2hz|s_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~10_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(21));

-- Location: LCCOMB_X112_Y38_N20
\geradordepulso2hz|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~44_combout\ = (\geradordepulso2hz|s_cnt\(22) & (\geradordepulso2hz|Add0~43\ $ (GND))) # (!\geradordepulso2hz|s_cnt\(22) & (!\geradordepulso2hz|Add0~43\ & VCC))
-- \geradordepulso2hz|Add0~45\ = CARRY((\geradordepulso2hz|s_cnt\(22) & !\geradordepulso2hz|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(22),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~43\,
	combout => \geradordepulso2hz|Add0~44_combout\,
	cout => \geradordepulso2hz|Add0~45\);

-- Location: LCCOMB_X111_Y38_N26
\geradordepulso2hz|s_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~11_combout\ = (\geradordepulso2hz|Add0~44_combout\ & !\geradordepulso2hz|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \geradordepulso2hz|Add0~44_combout\,
	datad => \geradordepulso2hz|Equal0~7_combout\,
	combout => \geradordepulso2hz|s_cnt~11_combout\);

-- Location: FF_X111_Y38_N27
\geradordepulso2hz|s_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~11_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(22));

-- Location: LCCOMB_X112_Y38_N22
\geradordepulso2hz|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~46_combout\ = (\geradordepulso2hz|s_cnt\(23) & (!\geradordepulso2hz|Add0~45\)) # (!\geradordepulso2hz|s_cnt\(23) & ((\geradordepulso2hz|Add0~45\) # (GND)))
-- \geradordepulso2hz|Add0~47\ = CARRY((!\geradordepulso2hz|Add0~45\) # (!\geradordepulso2hz|s_cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(23),
	datad => VCC,
	cin => \geradordepulso2hz|Add0~45\,
	combout => \geradordepulso2hz|Add0~46_combout\,
	cout => \geradordepulso2hz|Add0~47\);

-- Location: FF_X112_Y38_N23
\geradordepulso2hz|s_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|Add0~46_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(23));

-- Location: LCCOMB_X111_Y38_N12
\geradordepulso2hz|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~6_combout\ = (\geradordepulso2hz|s_cnt\(20) & (\geradordepulso2hz|s_cnt\(21) & (\geradordepulso2hz|s_cnt\(22) & !\geradordepulso2hz|s_cnt\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(20),
	datab => \geradordepulso2hz|s_cnt\(21),
	datac => \geradordepulso2hz|s_cnt\(22),
	datad => \geradordepulso2hz|s_cnt\(23),
	combout => \geradordepulso2hz|Equal0~6_combout\);

-- Location: LCCOMB_X111_Y38_N18
\geradordepulso2hz|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~5_combout\ = (\geradordepulso2hz|s_cnt\(18) & (\geradordepulso2hz|s_cnt\(19) & (!\geradordepulso2hz|s_cnt\(17) & \geradordepulso2hz|s_cnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(18),
	datab => \geradordepulso2hz|s_cnt\(19),
	datac => \geradordepulso2hz|s_cnt\(17),
	datad => \geradordepulso2hz|s_cnt\(16),
	combout => \geradordepulso2hz|Equal0~5_combout\);

-- Location: LCCOMB_X112_Y39_N6
\geradordepulso2hz|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~1_combout\ = (!\geradordepulso2hz|s_cnt\(6) & (\geradordepulso2hz|s_cnt\(0) & (!\geradordepulso2hz|s_cnt\(7) & \geradordepulso2hz|s_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(6),
	datab => \geradordepulso2hz|s_cnt\(0),
	datac => \geradordepulso2hz|s_cnt\(7),
	datad => \geradordepulso2hz|s_cnt\(5),
	combout => \geradordepulso2hz|Equal0~1_combout\);

-- Location: LCCOMB_X112_Y39_N4
\geradordepulso2hz|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~2_combout\ = (!\geradordepulso2hz|s_cnt\(9) & (!\geradordepulso2hz|s_cnt\(8) & (\geradordepulso2hz|s_cnt\(11) & !\geradordepulso2hz|s_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(9),
	datab => \geradordepulso2hz|s_cnt\(8),
	datac => \geradordepulso2hz|s_cnt\(11),
	datad => \geradordepulso2hz|s_cnt\(10),
	combout => \geradordepulso2hz|Equal0~2_combout\);

-- Location: LCCOMB_X112_Y38_N26
\geradordepulso2hz|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~3_combout\ = (!\geradordepulso2hz|s_cnt\(15) & (\geradordepulso2hz|s_cnt\(14) & (\geradordepulso2hz|s_cnt\(12) & \geradordepulso2hz|s_cnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(15),
	datab => \geradordepulso2hz|s_cnt\(14),
	datac => \geradordepulso2hz|s_cnt\(12),
	datad => \geradordepulso2hz|s_cnt\(13),
	combout => \geradordepulso2hz|Equal0~3_combout\);

-- Location: LCCOMB_X112_Y39_N0
\geradordepulso2hz|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~0_combout\ = (\geradordepulso2hz|s_cnt\(1) & (\geradordepulso2hz|s_cnt\(4) & (\geradordepulso2hz|s_cnt\(3) & \geradordepulso2hz|s_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|s_cnt\(1),
	datab => \geradordepulso2hz|s_cnt\(4),
	datac => \geradordepulso2hz|s_cnt\(3),
	datad => \geradordepulso2hz|s_cnt\(2),
	combout => \geradordepulso2hz|Equal0~0_combout\);

-- Location: LCCOMB_X112_Y39_N2
\geradordepulso2hz|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~4_combout\ = (\geradordepulso2hz|Equal0~1_combout\ & (\geradordepulso2hz|Equal0~2_combout\ & (\geradordepulso2hz|Equal0~3_combout\ & \geradordepulso2hz|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|Equal0~1_combout\,
	datab => \geradordepulso2hz|Equal0~2_combout\,
	datac => \geradordepulso2hz|Equal0~3_combout\,
	datad => \geradordepulso2hz|Equal0~0_combout\,
	combout => \geradordepulso2hz|Equal0~4_combout\);

-- Location: LCCOMB_X112_Y38_N24
\geradordepulso2hz|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Add0~48_combout\ = \geradordepulso2hz|Add0~47\ $ (!\geradordepulso2hz|s_cnt\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \geradordepulso2hz|s_cnt\(24),
	cin => \geradordepulso2hz|Add0~47\,
	combout => \geradordepulso2hz|Add0~48_combout\);

-- Location: LCCOMB_X111_Y38_N24
\geradordepulso2hz|s_cnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|s_cnt~8_combout\ = (!\geradordepulso2hz|Equal0~7_combout\ & \geradordepulso2hz|Add0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \geradordepulso2hz|Equal0~7_combout\,
	datad => \geradordepulso2hz|Add0~48_combout\,
	combout => \geradordepulso2hz|s_cnt~8_combout\);

-- Location: FF_X111_Y38_N25
\geradordepulso2hz|s_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|s_cnt~8_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|s_cnt\(24));

-- Location: LCCOMB_X111_Y38_N2
\geradordepulso2hz|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|Equal0~7_combout\ = (\geradordepulso2hz|Equal0~6_combout\ & (\geradordepulso2hz|Equal0~5_combout\ & (\geradordepulso2hz|Equal0~4_combout\ & \geradordepulso2hz|s_cnt\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|Equal0~6_combout\,
	datab => \geradordepulso2hz|Equal0~5_combout\,
	datac => \geradordepulso2hz|Equal0~4_combout\,
	datad => \geradordepulso2hz|s_cnt\(24),
	combout => \geradordepulso2hz|Equal0~7_combout\);

-- Location: LCCOMB_X111_Y38_N4
\geradordepulso2hz|pulse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \geradordepulso2hz|pulse~0_combout\ = (!\KEY[0]~input_o\ & \geradordepulso2hz|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datad => \geradordepulso2hz|Equal0~7_combout\,
	combout => \geradordepulso2hz|pulse~0_combout\);

-- Location: FF_X111_Y38_N5
\geradordepulso2hz|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \geradordepulso2hz|pulse~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \geradordepulso2hz|pulse~q\);

-- Location: LCCOMB_X59_Y37_N12
\addresscounter|adder|s_cntValue[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[0]~8_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\geradordepulso2hz|pulse~q\ $ (VCC))) # (!\addresscounter|adder|s_cntValue\(0) & (\geradordepulso2hz|pulse~q\ & VCC))
-- \addresscounter|adder|s_cntValue[0]~9\ = CARRY((\addresscounter|adder|s_cntValue\(0) & \geradordepulso2hz|pulse~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \geradordepulso2hz|pulse~q\,
	datad => VCC,
	combout => \addresscounter|adder|s_cntValue[0]~8_combout\,
	cout => \addresscounter|adder|s_cntValue[0]~9\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: FF_X59_Y37_N13
\addresscounter|adder|s_cntValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[0]~8_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(0));

-- Location: LCCOMB_X59_Y37_N14
\addresscounter|adder|s_cntValue[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[1]~10_combout\ = (\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue[0]~9\)) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue[0]~9\) # (GND)))
-- \addresscounter|adder|s_cntValue[1]~11\ = CARRY((!\addresscounter|adder|s_cntValue[0]~9\) # (!\addresscounter|adder|s_cntValue\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \addresscounter|adder|s_cntValue\(1),
	datad => VCC,
	cin => \addresscounter|adder|s_cntValue[0]~9\,
	combout => \addresscounter|adder|s_cntValue[1]~10_combout\,
	cout => \addresscounter|adder|s_cntValue[1]~11\);

-- Location: FF_X59_Y37_N15
\addresscounter|adder|s_cntValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[1]~10_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(1));

-- Location: LCCOMB_X59_Y37_N16
\addresscounter|adder|s_cntValue[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[2]~12_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue[1]~11\ $ (GND))) # (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue[1]~11\ & VCC))
-- \addresscounter|adder|s_cntValue[2]~13\ = CARRY((\addresscounter|adder|s_cntValue\(2) & !\addresscounter|adder|s_cntValue[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \addresscounter|adder|s_cntValue\(2),
	datad => VCC,
	cin => \addresscounter|adder|s_cntValue[1]~11\,
	combout => \addresscounter|adder|s_cntValue[2]~12_combout\,
	cout => \addresscounter|adder|s_cntValue[2]~13\);

-- Location: FF_X59_Y37_N17
\addresscounter|adder|s_cntValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[2]~12_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(2));

-- Location: LCCOMB_X59_Y37_N18
\addresscounter|adder|s_cntValue[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[3]~14_combout\ = (\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue[2]~13\)) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue[2]~13\) # (GND)))
-- \addresscounter|adder|s_cntValue[3]~15\ = CARRY((!\addresscounter|adder|s_cntValue[2]~13\) # (!\addresscounter|adder|s_cntValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \addresscounter|adder|s_cntValue\(3),
	datad => VCC,
	cin => \addresscounter|adder|s_cntValue[2]~13\,
	combout => \addresscounter|adder|s_cntValue[3]~14_combout\,
	cout => \addresscounter|adder|s_cntValue[3]~15\);

-- Location: FF_X59_Y37_N19
\addresscounter|adder|s_cntValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[3]~14_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(3));

-- Location: LCCOMB_X59_Y37_N20
\addresscounter|adder|s_cntValue[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[4]~16_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue[3]~15\ $ (GND))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue[3]~15\ & VCC))
-- \addresscounter|adder|s_cntValue[4]~17\ = CARRY((\addresscounter|adder|s_cntValue\(4) & !\addresscounter|adder|s_cntValue[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \addresscounter|adder|s_cntValue\(4),
	datad => VCC,
	cin => \addresscounter|adder|s_cntValue[3]~15\,
	combout => \addresscounter|adder|s_cntValue[4]~16_combout\,
	cout => \addresscounter|adder|s_cntValue[4]~17\);

-- Location: FF_X59_Y37_N21
\addresscounter|adder|s_cntValue[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[4]~16_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(4));

-- Location: LCCOMB_X59_Y37_N22
\addresscounter|adder|s_cntValue[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[5]~18_combout\ = (\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue[4]~17\)) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue[4]~17\) # (GND)))
-- \addresscounter|adder|s_cntValue[5]~19\ = CARRY((!\addresscounter|adder|s_cntValue[4]~17\) # (!\addresscounter|adder|s_cntValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datad => VCC,
	cin => \addresscounter|adder|s_cntValue[4]~17\,
	combout => \addresscounter|adder|s_cntValue[5]~18_combout\,
	cout => \addresscounter|adder|s_cntValue[5]~19\);

-- Location: FF_X59_Y37_N23
\addresscounter|adder|s_cntValue[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[5]~18_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(5));

-- Location: LCCOMB_X59_Y37_N24
\addresscounter|adder|s_cntValue[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[6]~20_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue[5]~19\ $ (GND))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue[5]~19\ & VCC))
-- \addresscounter|adder|s_cntValue[6]~21\ = CARRY((\addresscounter|adder|s_cntValue\(6) & !\addresscounter|adder|s_cntValue[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \addresscounter|adder|s_cntValue\(6),
	datad => VCC,
	cin => \addresscounter|adder|s_cntValue[5]~19\,
	combout => \addresscounter|adder|s_cntValue[6]~20_combout\,
	cout => \addresscounter|adder|s_cntValue[6]~21\);

-- Location: FF_X59_Y37_N25
\addresscounter|adder|s_cntValue[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[6]~20_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(6));

-- Location: LCCOMB_X59_Y37_N26
\addresscounter|adder|s_cntValue[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \addresscounter|adder|s_cntValue[7]~22_combout\ = \addresscounter|adder|s_cntValue\(7) $ (\addresscounter|adder|s_cntValue[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	cin => \addresscounter|adder|s_cntValue[6]~21\,
	combout => \addresscounter|adder|s_cntValue[7]~22_combout\);

-- Location: FF_X59_Y37_N27
\addresscounter|adder|s_cntValue[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \addresscounter|adder|s_cntValue[7]~22_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \addresscounter|adder|s_cntValue\(7));

-- Location: LCCOMB_X59_Y34_N10
\rom|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~19_combout\ = (\addresscounter|adder|s_cntValue\(4)) # ((\addresscounter|adder|s_cntValue\(7)) # ((!\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~19_combout\);

-- Location: LCCOMB_X60_Y34_N10
\rom|Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~23_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) $ (((\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(4)))))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7)) # (!\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux6~23_combout\);

-- Location: LCCOMB_X59_Y34_N16
\rom|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~20_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4)))) # (!\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(2))))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) $ (((\addresscounter|adder|s_cntValue\(4)) # (\addresscounter|adder|s_cntValue\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~20_combout\);

-- Location: LCCOMB_X59_Y34_N2
\rom|Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~21_combout\ = (\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(2) & ((!\addresscounter|adder|s_cntValue\(7)) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & 
-- (((\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~21_combout\);

-- Location: LCCOMB_X59_Y34_N12
\rom|Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~22_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\rom|Mux6~20_combout\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((!\rom|Mux6~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \rom|Mux6~20_combout\,
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \rom|Mux6~21_combout\,
	combout => \rom|Mux6~22_combout\);

-- Location: LCCOMB_X59_Y34_N6
\rom|Mux6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~24_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\rom|Mux6~22_combout\ & ((!\rom|Mux6~23_combout\))) # (!\rom|Mux6~22_combout\ & (\rom|Mux6~19_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\rom|Mux6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux6~19_combout\,
	datab => \rom|Mux6~23_combout\,
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \rom|Mux6~22_combout\,
	combout => \rom|Mux6~24_combout\);

-- Location: LCCOMB_X58_Y34_N18
\rom|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~0_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(6) $ (((\addresscounter|adder|s_cntValue\(4) & !\addresscounter|adder|s_cntValue\(0)))))) # (!\addresscounter|adder|s_cntValue\(3) & 
-- (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux6~0_combout\);

-- Location: LCCOMB_X58_Y34_N26
\rom|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~4_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(3) $ (((\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(0)))))) # (!\addresscounter|adder|s_cntValue\(4) & 
-- (\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux6~4_combout\);

-- Location: LCCOMB_X58_Y34_N4
\rom|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~1_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3)) # (\addresscounter|adder|s_cntValue\(6) $ (\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & 
-- ((\addresscounter|adder|s_cntValue\(0)) # ((\addresscounter|adder|s_cntValue\(6) & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux6~1_combout\);

-- Location: LCCOMB_X58_Y34_N6
\rom|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~2_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4) $ (((!\addresscounter|adder|s_cntValue\(6) & !\addresscounter|adder|s_cntValue\(3)))))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4)) # (\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux6~2_combout\);

-- Location: LCCOMB_X58_Y34_N0
\rom|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~3_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(7) & (!\rom|Mux6~1_combout\)) # (!\addresscounter|adder|s_cntValue\(7) & 
-- ((!\rom|Mux6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux6~1_combout\,
	datad => \rom|Mux6~2_combout\,
	combout => \rom|Mux6~3_combout\);

-- Location: LCCOMB_X58_Y34_N16
\rom|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~5_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\rom|Mux6~3_combout\ & ((\rom|Mux6~4_combout\))) # (!\rom|Mux6~3_combout\ & (\rom|Mux6~0_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (((\rom|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \rom|Mux6~0_combout\,
	datac => \rom|Mux6~4_combout\,
	datad => \rom|Mux6~3_combout\,
	combout => \rom|Mux6~5_combout\);

-- Location: LCCOMB_X59_Y34_N28
\rom|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~16_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3) $ (\addresscounter|adder|s_cntValue\(7)))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (\addresscounter|adder|s_cntValue\(3) & \addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~16_combout\);

-- Location: LCCOMB_X59_Y34_N26
\rom|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~13_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2) & ((!\addresscounter|adder|s_cntValue\(7)))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3))))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(3) & \addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~13_combout\);

-- Location: LCCOMB_X59_Y34_N0
\rom|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~14_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & ((!\addresscounter|adder|s_cntValue\(7)))) # (!\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(2))))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(7)))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~14_combout\);

-- Location: LCCOMB_X59_Y34_N22
\rom|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~15_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (!\rom|Mux6~13_combout\)) # (!\addresscounter|adder|s_cntValue\(4) 
-- & ((\rom|Mux6~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \rom|Mux6~13_combout\,
	datad => \rom|Mux6~14_combout\,
	combout => \rom|Mux6~15_combout\);

-- Location: LCCOMB_X60_Y34_N16
\rom|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~12_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((!\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(7)))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (\addresscounter|adder|s_cntValue\(7) $ (((!\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~12_combout\);

-- Location: LCCOMB_X59_Y34_N30
\rom|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~17_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\rom|Mux6~15_combout\ & (\rom|Mux6~16_combout\)) # (!\rom|Mux6~15_combout\ & ((\rom|Mux6~12_combout\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\rom|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \rom|Mux6~16_combout\,
	datac => \rom|Mux6~15_combout\,
	datad => \rom|Mux6~12_combout\,
	combout => \rom|Mux6~17_combout\);

-- Location: LCCOMB_X59_Y34_N18
\rom|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~10_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(4) $ (((!\addresscounter|adder|s_cntValue\(0) & !\addresscounter|adder|s_cntValue\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~10_combout\);

-- Location: LCCOMB_X59_Y34_N4
\rom|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~6_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & 
-- (\addresscounter|adder|s_cntValue\(6) $ (\addresscounter|adder|s_cntValue\(7)))))) # (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6) $ (\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~6_combout\);

-- Location: LCCOMB_X58_Y34_N14
\rom|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~7_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4) $ (((\addresscounter|adder|s_cntValue\(7)))))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & 
-- (\addresscounter|adder|s_cntValue\(0) & !\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~7_combout\);

-- Location: LCCOMB_X58_Y34_N20
\rom|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~8_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6) $ (!\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- (!\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4) $ (\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux6~8_combout\);

-- Location: LCCOMB_X58_Y34_N2
\rom|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~9_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3) & (\rom|Mux6~7_combout\)) # (!\addresscounter|adder|s_cntValue\(3) & 
-- ((\rom|Mux6~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \rom|Mux6~7_combout\,
	datad => \rom|Mux6~8_combout\,
	combout => \rom|Mux6~9_combout\);

-- Location: LCCOMB_X59_Y34_N20
\rom|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~11_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\rom|Mux6~9_combout\ & (\rom|Mux6~10_combout\)) # (!\rom|Mux6~9_combout\ & ((!\rom|Mux6~6_combout\))))) # (!\addresscounter|adder|s_cntValue\(2) & (((\rom|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \rom|Mux6~10_combout\,
	datac => \rom|Mux6~6_combout\,
	datad => \rom|Mux6~9_combout\,
	combout => \rom|Mux6~11_combout\);

-- Location: LCCOMB_X59_Y34_N24
\rom|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~18_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(1)) # ((\rom|Mux6~11_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(1) & (\rom|Mux6~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \rom|Mux6~17_combout\,
	datad => \rom|Mux6~11_combout\,
	combout => \rom|Mux6~18_combout\);

-- Location: LCCOMB_X59_Y34_N8
\rom|Mux6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux6~25_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\rom|Mux6~18_combout\ & (\rom|Mux6~24_combout\)) # (!\rom|Mux6~18_combout\ & ((\rom|Mux6~5_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\rom|Mux6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux6~24_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \rom|Mux6~5_combout\,
	datad => \rom|Mux6~18_combout\,
	combout => \rom|Mux6~25_combout\);

-- Location: LCCOMB_X54_Y36_N12
\rom|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~0_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(0) & ((!\addresscounter|adder|s_cntValue\(2)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(6))))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux7~0_combout\);

-- Location: LCCOMB_X54_Y36_N8
\rom|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~4_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \rom|Mux7~4_combout\);

-- Location: LCCOMB_X54_Y36_N22
\rom|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~1_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(6) $ (((!\addresscounter|adder|s_cntValue\(3) & 
-- \addresscounter|adder|s_cntValue\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux7~1_combout\);

-- Location: LCCOMB_X54_Y36_N0
\rom|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~2_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(2) $ (((!\addresscounter|adder|s_cntValue\(0)) # (!\addresscounter|adder|s_cntValue\(3)))))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\addresscounter|adder|s_cntValue\(3)) # ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux7~2_combout\);

-- Location: LCCOMB_X54_Y36_N6
\rom|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~3_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\rom|Mux7~1_combout\)) # (!\addresscounter|adder|s_cntValue\(5) & 
-- ((!\rom|Mux7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux7~1_combout\,
	datad => \rom|Mux7~2_combout\,
	combout => \rom|Mux7~3_combout\);

-- Location: LCCOMB_X54_Y36_N14
\rom|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~5_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\rom|Mux7~3_combout\ & ((!\rom|Mux7~4_combout\))) # (!\rom|Mux7~3_combout\ & (\rom|Mux7~0_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\rom|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux7~0_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \rom|Mux7~4_combout\,
	datad => \rom|Mux7~3_combout\,
	combout => \rom|Mux7~5_combout\);

-- Location: LCCOMB_X54_Y37_N4
\rom|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~10_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(6)))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(5) $ 
-- (((\addresscounter|adder|s_cntValue\(6)) # (\addresscounter|adder|s_cntValue\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~10_combout\);

-- Location: LCCOMB_X54_Y37_N22
\rom|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~7_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(3) $ (((\addresscounter|adder|s_cntValue\(2) & !\addresscounter|adder|s_cntValue\(6)))))) # (!\addresscounter|adder|s_cntValue\(5) & 
-- (((\addresscounter|adder|s_cntValue\(6) & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~7_combout\);

-- Location: LCCOMB_X54_Y37_N0
\rom|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~8_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(3) $ (((!\addresscounter|adder|s_cntValue\(6)) # (!\addresscounter|adder|s_cntValue\(2)))))) # (!\addresscounter|adder|s_cntValue\(5) & 
-- (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~8_combout\);

-- Location: LCCOMB_X54_Y37_N14
\rom|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~9_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((!\rom|Mux7~7_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & ((!\rom|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \rom|Mux7~7_combout\,
	datad => \rom|Mux7~8_combout\,
	combout => \rom|Mux7~9_combout\);

-- Location: LCCOMB_X54_Y37_N28
\rom|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~6_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(5)) # ((!\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(6)) # 
-- ((\addresscounter|adder|s_cntValue\(5) & \addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~6_combout\);

-- Location: LCCOMB_X54_Y37_N30
\rom|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~11_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\rom|Mux7~9_combout\ & (\rom|Mux7~10_combout\)) # (!\rom|Mux7~9_combout\ & ((\rom|Mux7~6_combout\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\rom|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \rom|Mux7~10_combout\,
	datac => \rom|Mux7~9_combout\,
	datad => \rom|Mux7~6_combout\,
	combout => \rom|Mux7~11_combout\);

-- Location: LCCOMB_X54_Y37_N12
\rom|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~12_combout\ = (\addresscounter|adder|s_cntValue\(3)) # (\addresscounter|adder|s_cntValue\(2) $ (((\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~12_combout\);

-- Location: LCCOMB_X54_Y37_N8
\rom|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~16_combout\ = (\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & 
-- (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) $ (\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~16_combout\);

-- Location: LCCOMB_X54_Y37_N26
\rom|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~13_combout\ = (\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(0) $ (\addresscounter|adder|s_cntValue\(2))))) # (!\addresscounter|adder|s_cntValue\(3) & 
-- (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) $ (!\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \rom|Mux7~13_combout\);

-- Location: LCCOMB_X54_Y37_N16
\rom|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~14_combout\ = (\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(2)) # (!\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(0) & !\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~14_combout\);

-- Location: LCCOMB_X54_Y37_N18
\rom|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~15_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5)) # ((!\rom|Mux7~13_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & ((!\rom|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux7~13_combout\,
	datad => \rom|Mux7~14_combout\,
	combout => \rom|Mux7~15_combout\);

-- Location: LCCOMB_X54_Y37_N6
\rom|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~17_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\rom|Mux7~15_combout\ & ((!\rom|Mux7~16_combout\))) # (!\rom|Mux7~15_combout\ & (!\rom|Mux7~12_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\rom|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux7~12_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux7~16_combout\,
	datad => \rom|Mux7~15_combout\,
	combout => \rom|Mux7~17_combout\);

-- Location: LCCOMB_X54_Y37_N20
\rom|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~18_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7)) # ((\rom|Mux7~11_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(7) & ((\rom|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux7~11_combout\,
	datad => \rom|Mux7~17_combout\,
	combout => \rom|Mux7~18_combout\);

-- Location: LCCOMB_X61_Y37_N28
\rom|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~19_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((!\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (((\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~19_combout\);

-- Location: LCCOMB_X61_Y37_N14
\rom|Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~20_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(2))))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(2) & ((!\addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~20_combout\);

-- Location: LCCOMB_X61_Y37_N24
\rom|Mux7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~21_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(2))) # (!\addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(1)) # (\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~21_combout\);

-- Location: LCCOMB_X61_Y37_N26
\rom|Mux7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~22_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (!\rom|Mux7~20_combout\)) # (!\addresscounter|adder|s_cntValue\(5) 
-- & ((\rom|Mux7~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux7~20_combout\,
	datad => \rom|Mux7~21_combout\,
	combout => \rom|Mux7~22_combout\);

-- Location: LCCOMB_X61_Y37_N12
\rom|Mux7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~23_combout\ = (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(0)) # (!\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux7~23_combout\);

-- Location: LCCOMB_X61_Y37_N22
\rom|Mux7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~24_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\rom|Mux7~22_combout\ & ((\rom|Mux7~23_combout\))) # (!\rom|Mux7~22_combout\ & (!\rom|Mux7~19_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\rom|Mux7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \rom|Mux7~19_combout\,
	datac => \rom|Mux7~22_combout\,
	datad => \rom|Mux7~23_combout\,
	combout => \rom|Mux7~24_combout\);

-- Location: LCCOMB_X55_Y36_N2
\rom|Mux7~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux7~25_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\rom|Mux7~18_combout\ & ((\rom|Mux7~24_combout\))) # (!\rom|Mux7~18_combout\ & (\rom|Mux7~5_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\rom|Mux7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux7~5_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux7~18_combout\,
	datad => \rom|Mux7~24_combout\,
	combout => \rom|Mux7~25_combout\);

-- Location: LCCOMB_X74_Y36_N8
\bcddisplay|bin2bcd|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~1_cout\ = CARRY(!\rom|Mux7~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux7~25_combout\,
	datad => VCC,
	cout => \bcddisplay|bin2bcd|Add0~1_cout\);

-- Location: LCCOMB_X74_Y36_N10
\bcddisplay|bin2bcd|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~2_combout\ = (\rom|Mux6~25_combout\ & ((\bcddisplay|bin2bcd|Add0~1_cout\) # (GND))) # (!\rom|Mux6~25_combout\ & (!\bcddisplay|bin2bcd|Add0~1_cout\))
-- \bcddisplay|bin2bcd|Add0~3\ = CARRY((\rom|Mux6~25_combout\) # (!\bcddisplay|bin2bcd|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux6~25_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Add0~1_cout\,
	combout => \bcddisplay|bin2bcd|Add0~2_combout\,
	cout => \bcddisplay|bin2bcd|Add0~3\);

-- Location: LCCOMB_X58_Y38_N28
\rom|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux0~0_combout\ = (\addresscounter|adder|s_cntValue\(1)) # ((\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux0~0_combout\);

-- Location: LCCOMB_X58_Y38_N8
\rom|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux0~2_combout\ = (\addresscounter|adder|s_cntValue\(7)) # ((\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(0)) # (\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux0~2_combout\);

-- Location: LCCOMB_X58_Y38_N26
\rom|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux0~1_combout\ = (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux0~1_combout\);

-- Location: LCCOMB_X58_Y38_N6
\rom|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux0~3_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & (\rom|Mux0~2_combout\)) # (!\addresscounter|adder|s_cntValue\(3) 
-- & ((\rom|Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \rom|Mux0~2_combout\,
	datac => \rom|Mux0~1_combout\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux0~3_combout\);

-- Location: LCCOMB_X58_Y38_N16
\rom|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux0~4_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\rom|Mux0~0_combout\ & ((\addresscounter|adder|s_cntValue\(7)) # (\rom|Mux0~3_combout\))) # (!\rom|Mux0~0_combout\ & (\addresscounter|adder|s_cntValue\(7) & \rom|Mux0~3_combout\)))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (((\rom|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \rom|Mux0~0_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \rom|Mux0~3_combout\,
	combout => \rom|Mux0~4_combout\);

-- Location: LCCOMB_X58_Y38_N22
\rom|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux0~5_combout\ = \addresscounter|adder|s_cntValue\(6) $ (((!\addresscounter|adder|s_cntValue\(5) & ((!\addresscounter|adder|s_cntValue\(4)) # (!\rom|Mux0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \rom|Mux0~4_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux0~5_combout\);

-- Location: LCCOMB_X58_Y37_N6
\rom|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~16_combout\ = (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux1~16_combout\);

-- Location: LCCOMB_X58_Y37_N8
\rom|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~13_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((!\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0) $ 
-- (!\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux1~13_combout\);

-- Location: LCCOMB_X58_Y37_N30
\rom|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~14_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((!\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(1) & ((!\addresscounter|adder|s_cntValue\(5)))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux1~14_combout\);

-- Location: LCCOMB_X58_Y37_N24
\rom|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~15_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(3) & (\rom|Mux1~14_combout\ & (\addresscounter|adder|s_cntValue\(7) $ (\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \rom|Mux1~14_combout\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux1~15_combout\);

-- Location: LCCOMB_X58_Y37_N0
\rom|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~17_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\rom|Mux1~15_combout\ & (!\rom|Mux1~16_combout\)) # (!\rom|Mux1~15_combout\ & ((\rom|Mux1~13_combout\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\rom|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux1~16_combout\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \rom|Mux1~13_combout\,
	datad => \rom|Mux1~15_combout\,
	combout => \rom|Mux1~17_combout\);

-- Location: LCCOMB_X58_Y38_N20
\rom|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~3_combout\ = (\addresscounter|adder|s_cntValue\(3)) # ((\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- (\addresscounter|adder|s_cntValue\(2) & !\addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux1~3_combout\);

-- Location: LCCOMB_X59_Y37_N0
\rom|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~1_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(0) $ (\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux1~1_combout\);

-- Location: LCCOMB_X58_Y38_N0
\rom|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~0_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((\addresscounter|adder|s_cntValue\(1)) # (\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3) & 
-- ((\addresscounter|adder|s_cntValue\(0)) # (\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux1~0_combout\);

-- Location: LCCOMB_X58_Y38_N18
\rom|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~2_combout\ = (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & (!\rom|Mux1~1_combout\)) # (!\addresscounter|adder|s_cntValue\(5) & ((!\rom|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \rom|Mux1~1_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \rom|Mux1~0_combout\,
	combout => \rom|Mux1~2_combout\);

-- Location: LCCOMB_X58_Y38_N30
\rom|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~4_combout\ = (\rom|Mux1~2_combout\) # ((\addresscounter|adder|s_cntValue\(5) & (!\rom|Mux1~3_combout\ & \addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \rom|Mux1~3_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \rom|Mux1~2_combout\,
	combout => \rom|Mux1~4_combout\);

-- Location: LCCOMB_X58_Y37_N12
\rom|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~8_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(2) $ (!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & 
-- (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux1~8_combout\);

-- Location: LCCOMB_X58_Y37_N4
\rom|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~10_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & 
-- (!\addresscounter|adder|s_cntValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux1~10_combout\);

-- Location: LCCOMB_X58_Y37_N18
\rom|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~9_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3)) # 
-- (\addresscounter|adder|s_cntValue\(1) $ (!\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux1~9_combout\);

-- Location: LCCOMB_X58_Y37_N10
\rom|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~11_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\rom|Mux1~10_combout\) # (\rom|Mux1~9_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (\rom|Mux1~8_combout\ & (\rom|Mux1~10_combout\ $ (\rom|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux1~8_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux1~10_combout\,
	datad => \rom|Mux1~9_combout\,
	combout => \rom|Mux1~11_combout\);

-- Location: LCCOMB_X58_Y38_N12
\rom|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~5_combout\ = (\addresscounter|adder|s_cntValue\(7)) # ((\addresscounter|adder|s_cntValue\(2)) # (\addresscounter|adder|s_cntValue\(0) $ (\addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux1~5_combout\);

-- Location: LCCOMB_X58_Y38_N2
\rom|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~6_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5)) # ((!\rom|Mux0~2_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(5) & ((\rom|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux0~2_combout\,
	datad => \rom|Mux1~5_combout\,
	combout => \rom|Mux1~6_combout\);

-- Location: LCCOMB_X58_Y38_N4
\rom|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~7_combout\ = (\rom|Mux1~6_combout\) # ((!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(5) & !\rom|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux0~1_combout\,
	datad => \rom|Mux1~6_combout\,
	combout => \rom|Mux1~7_combout\);

-- Location: LCCOMB_X58_Y38_N10
\rom|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~12_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & ((\rom|Mux1~7_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\rom|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \rom|Mux1~11_combout\,
	datac => \rom|Mux1~7_combout\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux1~12_combout\);

-- Location: LCCOMB_X58_Y38_N24
\rom|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux1~18_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\rom|Mux1~12_combout\ & (\rom|Mux1~17_combout\)) # (!\rom|Mux1~12_combout\ & ((\rom|Mux1~4_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\rom|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \rom|Mux1~17_combout\,
	datac => \rom|Mux1~4_combout\,
	datad => \rom|Mux1~12_combout\,
	combout => \rom|Mux1~18_combout\);

-- Location: LCCOMB_X58_Y36_N0
\rom|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~23_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(7) $ (((\addresscounter|adder|s_cntValue\(3)))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & 
-- ((!\addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~23_combout\);

-- Location: LCCOMB_X60_Y36_N30
\rom|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~19_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3) & ((!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(7) & 
-- ((\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \rom|Mux2~19_combout\);

-- Location: LCCOMB_X60_Y36_N22
\rom|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~21_combout\ = (\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(1) $ (\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- ((\addresscounter|adder|s_cntValue\(7) $ (\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~21_combout\);

-- Location: LCCOMB_X60_Y36_N16
\rom|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~20_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(0) & 
-- ((\addresscounter|adder|s_cntValue\(7)) # (!\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~20_combout\);

-- Location: LCCOMB_X60_Y36_N28
\rom|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~22_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(4) & ((!\rom|Mux2~20_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (!\rom|Mux2~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux2~21_combout\,
	datab => \rom|Mux2~20_combout\,
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux2~22_combout\);

-- Location: LCCOMB_X60_Y36_N2
\rom|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~24_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\rom|Mux2~22_combout\ & (\rom|Mux2~23_combout\)) # (!\rom|Mux2~22_combout\ & ((\rom|Mux2~19_combout\))))) # (!\addresscounter|adder|s_cntValue\(2) & (((\rom|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux2~23_combout\,
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \rom|Mux2~19_combout\,
	datad => \rom|Mux2~22_combout\,
	combout => \rom|Mux2~24_combout\);

-- Location: LCCOMB_X60_Y36_N20
\rom|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~4_combout\ = (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \rom|Mux2~4_combout\);

-- Location: LCCOMB_X60_Y36_N8
\rom|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~2_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(7) $ (\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3)) # 
-- ((\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~2_combout\);

-- Location: LCCOMB_X60_Y36_N10
\rom|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~1_combout\ = (\addresscounter|adder|s_cntValue\(3)) # (\addresscounter|adder|s_cntValue\(7) $ (((\addresscounter|adder|s_cntValue\(0)) # (\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~1_combout\);

-- Location: LCCOMB_X60_Y36_N14
\rom|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~3_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(1)) # (!\rom|Mux2~1_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (\rom|Mux2~2_combout\ & (!\addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \rom|Mux2~2_combout\,
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \rom|Mux2~1_combout\,
	combout => \rom|Mux2~3_combout\);

-- Location: LCCOMB_X60_Y36_N0
\rom|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~0_combout\ = (\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(2) $ (\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(3) & 
-- ((\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7)))) # (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \rom|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y36_N26
\rom|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~5_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\rom|Mux2~3_combout\ & (\rom|Mux2~4_combout\)) # (!\rom|Mux2~3_combout\ & ((\rom|Mux2~0_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\rom|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \rom|Mux2~4_combout\,
	datac => \rom|Mux2~3_combout\,
	datad => \rom|Mux2~0_combout\,
	combout => \rom|Mux2~5_combout\);

-- Location: LCCOMB_X61_Y37_N20
\rom|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~10_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((!\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(2))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # 
-- ((\addresscounter|adder|s_cntValue\(2)) # (\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~10_combout\);

-- Location: LCCOMB_X61_Y37_N8
\rom|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~6_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(2) & 
-- !\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~6_combout\);

-- Location: LCCOMB_X61_Y37_N4
\rom|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~8_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(2) & ((!\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- ((\addresscounter|adder|s_cntValue\(3)))))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(0)) # (\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~8_combout\);

-- Location: LCCOMB_X61_Y37_N10
\rom|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~7_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3)) # 
-- (\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \rom|Mux2~7_combout\);

-- Location: LCCOMB_X61_Y37_N6
\rom|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~9_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & ((!\rom|Mux2~7_combout\))) # (!\addresscounter|adder|s_cntValue\(7) 
-- & (\rom|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux2~8_combout\,
	datad => \rom|Mux2~7_combout\,
	combout => \rom|Mux2~9_combout\);

-- Location: LCCOMB_X61_Y37_N30
\rom|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~11_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\rom|Mux2~9_combout\ & (\rom|Mux2~10_combout\)) # (!\rom|Mux2~9_combout\ & ((\rom|Mux2~6_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\rom|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \rom|Mux2~10_combout\,
	datac => \rom|Mux2~6_combout\,
	datad => \rom|Mux2~9_combout\,
	combout => \rom|Mux2~11_combout\);

-- Location: LCCOMB_X57_Y37_N16
\rom|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~16_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((!\addresscounter|adder|s_cntValue\(4) & !\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3) $ 
-- (((\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~16_combout\);

-- Location: LCCOMB_X57_Y37_N8
\rom|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~12_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(2))) # (!\addresscounter|adder|s_cntValue\(3) & (((!\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~12_combout\);

-- Location: LCCOMB_X57_Y37_N22
\rom|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~13_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((!\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(2) & 
-- ((\addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~13_combout\);

-- Location: LCCOMB_X57_Y37_N20
\rom|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~14_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(1)) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(3) & 
-- ((\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(2))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux2~14_combout\);

-- Location: LCCOMB_X57_Y37_N10
\rom|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~15_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0)) # ((\rom|Mux2~13_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(0) & ((!\rom|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \rom|Mux2~13_combout\,
	datad => \rom|Mux2~14_combout\,
	combout => \rom|Mux2~15_combout\);

-- Location: LCCOMB_X57_Y37_N2
\rom|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~17_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\rom|Mux2~15_combout\ & (!\rom|Mux2~16_combout\)) # (!\rom|Mux2~15_combout\ & ((!\rom|Mux2~12_combout\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\rom|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \rom|Mux2~16_combout\,
	datac => \rom|Mux2~12_combout\,
	datad => \rom|Mux2~15_combout\,
	combout => \rom|Mux2~17_combout\);

-- Location: LCCOMB_X60_Y36_N24
\rom|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~18_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5)) # ((\rom|Mux2~11_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & ((\rom|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux2~11_combout\,
	datad => \rom|Mux2~17_combout\,
	combout => \rom|Mux2~18_combout\);

-- Location: LCCOMB_X60_Y36_N4
\rom|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux2~25_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\rom|Mux2~18_combout\ & (\rom|Mux2~24_combout\)) # (!\rom|Mux2~18_combout\ & ((\rom|Mux2~5_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\rom|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \rom|Mux2~24_combout\,
	datac => \rom|Mux2~5_combout\,
	datad => \rom|Mux2~18_combout\,
	combout => \rom|Mux2~25_combout\);

-- Location: LCCOMB_X59_Y33_N2
\rom|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~23_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(2) & !\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(5) & 
-- (\addresscounter|adder|s_cntValue\(2) $ (!\addresscounter|adder|s_cntValue\(7)))))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(5) $ (!\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux3~23_combout\);

-- Location: LCCOMB_X58_Y33_N16
\rom|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~19_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(2)) # (\addresscounter|adder|s_cntValue\(1) $ (!\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & 
-- (\addresscounter|adder|s_cntValue\(2) $ (((!\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux3~19_combout\);

-- Location: LCCOMB_X58_Y33_N22
\rom|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~20_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(7) $ (((\addresscounter|adder|s_cntValue\(5)) # (!\addresscounter|adder|s_cntValue\(1)))))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux3~20_combout\);

-- Location: LCCOMB_X58_Y33_N0
\rom|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~21_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (!\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux3~21_combout\);

-- Location: LCCOMB_X58_Y33_N18
\rom|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~22_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\rom|Mux3~20_combout\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((!\addresscounter|adder|s_cntValue\(0) & !\rom|Mux3~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux3~20_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \rom|Mux3~21_combout\,
	combout => \rom|Mux3~22_combout\);

-- Location: LCCOMB_X58_Y33_N20
\rom|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~24_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\rom|Mux3~22_combout\ & (\rom|Mux3~23_combout\)) # (!\rom|Mux3~22_combout\ & ((!\rom|Mux3~19_combout\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\rom|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux3~23_combout\,
	datab => \rom|Mux3~19_combout\,
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \rom|Mux3~22_combout\,
	combout => \rom|Mux3~24_combout\);

-- Location: LCCOMB_X59_Y33_N6
\rom|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~4_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(5) $ (\addresscounter|adder|s_cntValue\(0) $ (!\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(0) & !\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux3~4_combout\);

-- Location: LCCOMB_X58_Y33_N8
\rom|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~0_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(7) $ ((\addresscounter|adder|s_cntValue\(2))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5)) # 
-- ((\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux3~0_combout\);

-- Location: LCCOMB_X58_Y33_N10
\rom|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~1_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5)))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(2)) # 
-- (!\addresscounter|adder|s_cntValue\(5)))))) # (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) $ (((!\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux3~1_combout\);

-- Location: LCCOMB_X59_Y33_N16
\rom|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~2_combout\ = (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(7) $ (!\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux3~2_combout\);

-- Location: LCCOMB_X58_Y33_N24
\rom|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~3_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\rom|Mux3~1_combout\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(6) & (((!\addresscounter|adder|s_cntValue\(1) & \rom|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux3~1_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \rom|Mux3~2_combout\,
	combout => \rom|Mux3~3_combout\);

-- Location: LCCOMB_X58_Y33_N30
\rom|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~5_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\rom|Mux3~3_combout\ & (!\rom|Mux3~4_combout\)) # (!\rom|Mux3~3_combout\ & ((!\rom|Mux3~0_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\rom|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux3~4_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \rom|Mux3~0_combout\,
	datad => \rom|Mux3~3_combout\,
	combout => \rom|Mux3~5_combout\);

-- Location: LCCOMB_X58_Y33_N12
\rom|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~12_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(7) $ (((!\addresscounter|adder|s_cntValue\(6)))))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(0)) # 
-- ((!\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux3~12_combout\);

-- Location: LCCOMB_X58_Y33_N14
\rom|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~16_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(2))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(2) & 
-- !\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2) $ (\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux3~16_combout\);

-- Location: LCCOMB_X58_Y33_N26
\rom|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~13_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- ((!\addresscounter|adder|s_cntValue\(6)))))) # (!\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux3~13_combout\);

-- Location: LCCOMB_X59_Y33_N4
\rom|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~14_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(7)))) # (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(0))))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux3~14_combout\);

-- Location: LCCOMB_X58_Y33_N28
\rom|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~15_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\rom|Mux3~13_combout\)) # (!\addresscounter|adder|s_cntValue\(5) & 
-- ((\rom|Mux3~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux3~13_combout\,
	datad => \rom|Mux3~14_combout\,
	combout => \rom|Mux3~15_combout\);

-- Location: LCCOMB_X58_Y33_N4
\rom|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~17_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\rom|Mux3~15_combout\ & ((!\rom|Mux3~16_combout\))) # (!\rom|Mux3~15_combout\ & (!\rom|Mux3~12_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\rom|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux3~12_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \rom|Mux3~16_combout\,
	datad => \rom|Mux3~15_combout\,
	combout => \rom|Mux3~17_combout\);

-- Location: LCCOMB_X57_Y37_N12
\rom|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~6_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(0) & ((!\addresscounter|adder|s_cntValue\(2)) # (!\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(5) & 
-- (\addresscounter|adder|s_cntValue\(1) $ (((!\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \rom|Mux3~6_combout\);

-- Location: LCCOMB_X57_Y37_N4
\rom|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~10_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5)) # (\addresscounter|adder|s_cntValue\(2) $ (!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & 
-- (((\addresscounter|adder|s_cntValue\(2)) # (\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \rom|Mux3~10_combout\);

-- Location: LCCOMB_X57_Y37_N30
\rom|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~7_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((!\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(2))))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5) & 
-- ((\addresscounter|adder|s_cntValue\(0)) # (\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux3~7_combout\);

-- Location: LCCOMB_X57_Y37_N28
\rom|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~8_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1) $ ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & 
-- (\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(2))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux3~8_combout\);

-- Location: LCCOMB_X57_Y37_N18
\rom|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~9_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6)) # ((!\rom|Mux3~7_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(6) & ((!\rom|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \rom|Mux3~7_combout\,
	datad => \rom|Mux3~8_combout\,
	combout => \rom|Mux3~9_combout\);

-- Location: LCCOMB_X57_Y37_N14
\rom|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~11_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\rom|Mux3~9_combout\ & ((\rom|Mux3~10_combout\))) # (!\rom|Mux3~9_combout\ & (!\rom|Mux3~6_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\rom|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux3~6_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \rom|Mux3~10_combout\,
	datad => \rom|Mux3~9_combout\,
	combout => \rom|Mux3~11_combout\);

-- Location: LCCOMB_X58_Y33_N6
\rom|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~18_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4) & ((\rom|Mux3~11_combout\))) # (!\addresscounter|adder|s_cntValue\(4) 
-- & (\rom|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \rom|Mux3~17_combout\,
	datad => \rom|Mux3~11_combout\,
	combout => \rom|Mux3~18_combout\);

-- Location: LCCOMB_X58_Y33_N2
\rom|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux3~25_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\rom|Mux3~18_combout\ & (\rom|Mux3~24_combout\)) # (!\rom|Mux3~18_combout\ & ((\rom|Mux3~5_combout\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\rom|Mux3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \rom|Mux3~24_combout\,
	datac => \rom|Mux3~5_combout\,
	datad => \rom|Mux3~18_combout\,
	combout => \rom|Mux3~25_combout\);

-- Location: LCCOMB_X57_Y34_N26
\rom|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~23_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- ((\addresscounter|adder|s_cntValue\(6) & ((!\addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~23_combout\);

-- Location: LCCOMB_X58_Y34_N12
\rom|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~19_combout\ = (\addresscounter|adder|s_cntValue\(3)) # ((\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2)) # (\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~19_combout\);

-- Location: LCCOMB_X57_Y34_N8
\rom|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~20_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(5) $ (((!\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(2)))))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5)) # (\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~20_combout\);

-- Location: LCCOMB_X57_Y34_N18
\rom|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~21_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6) $ (((!\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(3)))))) # (!\addresscounter|adder|s_cntValue\(5) & 
-- (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(2) $ (\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~21_combout\);

-- Location: LCCOMB_X57_Y34_N28
\rom|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~22_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & (!\rom|Mux4~20_combout\)) # (!\addresscounter|adder|s_cntValue\(7) 
-- & ((!\rom|Mux4~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux4~20_combout\,
	datad => \rom|Mux4~21_combout\,
	combout => \rom|Mux4~22_combout\);

-- Location: LCCOMB_X57_Y34_N4
\rom|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~24_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\rom|Mux4~22_combout\ & (\rom|Mux4~23_combout\)) # (!\rom|Mux4~22_combout\ & ((\rom|Mux4~19_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\rom|Mux4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux4~23_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \rom|Mux4~19_combout\,
	datad => \rom|Mux4~22_combout\,
	combout => \rom|Mux4~24_combout\);

-- Location: LCCOMB_X57_Y34_N12
\rom|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~10_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((!\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(2) & 
-- !\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux4~10_combout\);

-- Location: LCCOMB_X58_Y34_N28
\rom|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~6_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & 
-- ((!\addresscounter|adder|s_cntValue\(6)))) # (!\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux4~6_combout\);

-- Location: LCCOMB_X59_Y37_N2
\rom|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~7_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(5) $ (!\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6)))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- ((\addresscounter|adder|s_cntValue\(6)) # ((\addresscounter|adder|s_cntValue\(5) & \addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux4~7_combout\);

-- Location: LCCOMB_X57_Y34_N24
\rom|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~8_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(2) $ (((!\addresscounter|adder|s_cntValue\(6) & !\addresscounter|adder|s_cntValue\(4)))))) # (!\addresscounter|adder|s_cntValue\(5) & 
-- ((\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux4~8_combout\);

-- Location: LCCOMB_X57_Y34_N10
\rom|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~9_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7) & (!\rom|Mux4~7_combout\)) # (!\addresscounter|adder|s_cntValue\(7) & 
-- ((\rom|Mux4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux4~7_combout\,
	datad => \rom|Mux4~8_combout\,
	combout => \rom|Mux4~9_combout\);

-- Location: LCCOMB_X57_Y34_N14
\rom|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~11_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\rom|Mux4~9_combout\ & (\rom|Mux4~10_combout\)) # (!\rom|Mux4~9_combout\ & ((!\rom|Mux4~6_combout\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\rom|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux4~10_combout\,
	datab => \rom|Mux4~6_combout\,
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \rom|Mux4~9_combout\,
	combout => \rom|Mux4~11_combout\);

-- Location: LCCOMB_X57_Y34_N2
\rom|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~16_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3)) # ((\addresscounter|adder|s_cntValue\(4) & \addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\addresscounter|adder|s_cntValue\(4) & ((!\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~16_combout\);

-- Location: LCCOMB_X58_Y34_N10
\rom|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~12_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((!\addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & \addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~12_combout\);

-- Location: LCCOMB_X57_Y34_N30
\rom|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~14_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3)) # ((\addresscounter|adder|s_cntValue\(5)) # (!\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & 
-- ((\addresscounter|adder|s_cntValue\(6) $ (\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \rom|Mux4~14_combout\);

-- Location: LCCOMB_X57_Y34_N0
\rom|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~13_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((!\addresscounter|adder|s_cntValue\(5) & \addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- (\addresscounter|adder|s_cntValue\(3) $ (((\addresscounter|adder|s_cntValue\(5)) # (\addresscounter|adder|s_cntValue\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~13_combout\);

-- Location: LCCOMB_X57_Y34_N20
\rom|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~15_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(7) & ((!\rom|Mux4~13_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (!\rom|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux4~14_combout\,
	datad => \rom|Mux4~13_combout\,
	combout => \rom|Mux4~15_combout\);

-- Location: LCCOMB_X57_Y34_N16
\rom|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~17_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\rom|Mux4~15_combout\ & (\rom|Mux4~16_combout\)) # (!\rom|Mux4~15_combout\ & ((\rom|Mux4~12_combout\))))) # (!\addresscounter|adder|s_cntValue\(2) & (((\rom|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \rom|Mux4~16_combout\,
	datac => \rom|Mux4~12_combout\,
	datad => \rom|Mux4~15_combout\,
	combout => \rom|Mux4~17_combout\);

-- Location: LCCOMB_X57_Y34_N22
\rom|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~18_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\rom|Mux4~11_combout\)) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\rom|Mux4~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \rom|Mux4~11_combout\,
	datad => \rom|Mux4~17_combout\,
	combout => \rom|Mux4~18_combout\);

-- Location: LCCOMB_X58_Y37_N2
\rom|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~4_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(3) $ (((\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(7)))))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- (\addresscounter|adder|s_cntValue\(7) $ (((\addresscounter|adder|s_cntValue\(3)) # (\addresscounter|adder|s_cntValue\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \rom|Mux4~4_combout\);

-- Location: LCCOMB_X58_Y37_N22
\rom|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~0_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) $ (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(2)))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\addresscounter|adder|s_cntValue\(7)) # ((\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~0_combout\);

-- Location: LCCOMB_X58_Y37_N26
\rom|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~2_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2)) # ((!\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux4~2_combout\);

-- Location: LCCOMB_X58_Y37_N28
\rom|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~1_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(6)) # (\addresscounter|adder|s_cntValue\(7) $ (!\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7)) # (!\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux4~1_combout\);

-- Location: LCCOMB_X58_Y37_N20
\rom|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~3_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\rom|Mux4~1_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & (!\rom|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \rom|Mux4~2_combout\,
	datad => \rom|Mux4~1_combout\,
	combout => \rom|Mux4~3_combout\);

-- Location: LCCOMB_X58_Y37_N16
\rom|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~5_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\rom|Mux4~3_combout\ & (\rom|Mux4~4_combout\)) # (!\rom|Mux4~3_combout\ & ((!\rom|Mux4~0_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\rom|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \rom|Mux4~4_combout\,
	datac => \rom|Mux4~0_combout\,
	datad => \rom|Mux4~3_combout\,
	combout => \rom|Mux4~5_combout\);

-- Location: LCCOMB_X57_Y34_N6
\rom|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux4~25_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\rom|Mux4~18_combout\ & (\rom|Mux4~24_combout\)) # (!\rom|Mux4~18_combout\ & ((\rom|Mux4~5_combout\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\rom|Mux4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \rom|Mux4~24_combout\,
	datac => \rom|Mux4~18_combout\,
	datad => \rom|Mux4~5_combout\,
	combout => \rom|Mux4~25_combout\);

-- Location: LCCOMB_X55_Y37_N30
\rom|Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~20_combout\ = (\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(3) & \addresscounter|adder|s_cntValue\(4)))) # (!\addresscounter|adder|s_cntValue\(1) & 
-- (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(3) $ (\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux5~20_combout\);

-- Location: LCCOMB_X55_Y37_N28
\rom|Mux5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~21_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) $ (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(4)))) # (!\addresscounter|adder|s_cntValue\(1) & 
-- (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(3)) # (\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux5~21_combout\);

-- Location: LCCOMB_X55_Y37_N14
\rom|Mux5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~22_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(2)) # ((\rom|Mux5~20_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(2) & ((!\rom|Mux5~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \rom|Mux5~20_combout\,
	datad => \rom|Mux5~21_combout\,
	combout => \rom|Mux5~22_combout\);

-- Location: LCCOMB_X56_Y37_N4
\rom|Mux5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~23_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(4) & \addresscounter|adder|s_cntValue\(3)))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- ((\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3)) # (!\addresscounter|adder|s_cntValue\(4)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(4) & \addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux5~23_combout\);

-- Location: LCCOMB_X60_Y37_N30
\rom|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~19_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3) $ (((!\addresscounter|adder|s_cntValue\(4)) # (!\addresscounter|adder|s_cntValue\(0)))))) # (!\addresscounter|adder|s_cntValue\(1) & 
-- (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4)) # (!\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \rom|Mux5~19_combout\);

-- Location: LCCOMB_X56_Y37_N10
\rom|Mux5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~24_combout\ = (\rom|Mux5~22_combout\ & (((\rom|Mux5~23_combout\)) # (!\addresscounter|adder|s_cntValue\(2)))) # (!\rom|Mux5~22_combout\ & (\addresscounter|adder|s_cntValue\(2) & ((\rom|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux5~22_combout\,
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \rom|Mux5~23_combout\,
	datad => \rom|Mux5~19_combout\,
	combout => \rom|Mux5~24_combout\);

-- Location: LCCOMB_X55_Y37_N12
\rom|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~0_combout\ = (\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(1) $ (\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (\addresscounter|adder|s_cntValue\(6) $ (((!\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux5~0_combout\);

-- Location: LCCOMB_X56_Y37_N28
\rom|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~4_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(6) $ (\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(6) $ (\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \rom|Mux5~4_combout\);

-- Location: LCCOMB_X60_Y37_N22
\rom|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~2_combout\ = (\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(1) $ (!\addresscounter|adder|s_cntValue\(2))))) # (!\addresscounter|adder|s_cntValue\(3) & 
-- (\addresscounter|adder|s_cntValue\(6) $ (((\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux5~2_combout\);

-- Location: LCCOMB_X60_Y37_N28
\rom|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~1_combout\ = (\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(6)))) # 
-- (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux5~1_combout\);

-- Location: LCCOMB_X60_Y37_N8
\rom|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~3_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & ((\rom|Mux5~1_combout\))) # (!\addresscounter|adder|s_cntValue\(4) & 
-- (\rom|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \rom|Mux5~2_combout\,
	datad => \rom|Mux5~1_combout\,
	combout => \rom|Mux5~3_combout\);

-- Location: LCCOMB_X56_Y37_N14
\rom|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~5_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\rom|Mux5~3_combout\ & ((!\rom|Mux5~4_combout\))) # (!\rom|Mux5~3_combout\ & (!\rom|Mux5~0_combout\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\rom|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux5~0_combout\,
	datab => \rom|Mux5~4_combout\,
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \rom|Mux5~3_combout\,
	combout => \rom|Mux5~5_combout\);

-- Location: LCCOMB_X55_Y37_N10
\rom|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~6_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(4)))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(2) & 
-- ((\addresscounter|adder|s_cntValue\(4)))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux5~6_combout\);

-- Location: LCCOMB_X56_Y37_N8
\rom|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~10_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(0)) # ((!\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(4)) # 
-- ((\addresscounter|adder|s_cntValue\(0) & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux5~10_combout\);

-- Location: LCCOMB_X57_Y37_N0
\rom|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~7_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(1)) # ((!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(4) & 
-- ((\addresscounter|adder|s_cntValue\(1)) # (\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \rom|Mux5~7_combout\);

-- Location: LCCOMB_X56_Y37_N0
\rom|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~8_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(4) $ (!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & 
-- (\addresscounter|adder|s_cntValue\(4) $ ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux5~8_combout\);

-- Location: LCCOMB_X56_Y37_N6
\rom|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~9_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3)) # ((\rom|Mux5~7_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(3) & ((!\rom|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \rom|Mux5~7_combout\,
	datad => \rom|Mux5~8_combout\,
	combout => \rom|Mux5~9_combout\);

-- Location: LCCOMB_X56_Y37_N22
\rom|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~11_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\rom|Mux5~9_combout\ & ((!\rom|Mux5~10_combout\))) # (!\rom|Mux5~9_combout\ & (!\rom|Mux5~6_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\rom|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux5~6_combout\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \rom|Mux5~10_combout\,
	datad => \rom|Mux5~9_combout\,
	combout => \rom|Mux5~11_combout\);

-- Location: LCCOMB_X56_Y37_N26
\rom|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~16_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1) $ (!\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- ((\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(6)))) # (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \rom|Mux5~16_combout\);

-- Location: LCCOMB_X55_Y37_N16
\rom|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~12_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1)) # (!\addresscounter|adder|s_cntValue\(2))) # (!\addresscounter|adder|s_cntValue\(6)))) # (!\addresscounter|adder|s_cntValue\(0) & 
-- (\addresscounter|adder|s_cntValue\(2) $ (((!\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux5~12_combout\);

-- Location: LCCOMB_X56_Y37_N30
\rom|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~14_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(1)) # (\addresscounter|adder|s_cntValue\(6) $ (!\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(2) & 
-- ((\addresscounter|adder|s_cntValue\(0) & ((!\addresscounter|adder|s_cntValue\(1)))) # (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux5~14_combout\);

-- Location: LCCOMB_X56_Y37_N16
\rom|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~13_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0)) # ((\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(2))))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\addresscounter|adder|s_cntValue\(1)) # ((!\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \rom|Mux5~13_combout\);

-- Location: LCCOMB_X56_Y37_N24
\rom|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~15_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3)) # ((!\rom|Mux5~13_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(3) & (\rom|Mux5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \rom|Mux5~14_combout\,
	datad => \rom|Mux5~13_combout\,
	combout => \rom|Mux5~15_combout\);

-- Location: LCCOMB_X56_Y37_N20
\rom|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~17_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\rom|Mux5~15_combout\ & (!\rom|Mux5~16_combout\)) # (!\rom|Mux5~15_combout\ & ((\rom|Mux5~12_combout\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\rom|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux5~16_combout\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \rom|Mux5~12_combout\,
	datad => \rom|Mux5~15_combout\,
	combout => \rom|Mux5~17_combout\);

-- Location: LCCOMB_X56_Y37_N18
\rom|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~18_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\rom|Mux5~11_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & ((\rom|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux5~11_combout\,
	datad => \rom|Mux5~17_combout\,
	combout => \rom|Mux5~18_combout\);

-- Location: LCCOMB_X56_Y37_N12
\rom|Mux5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \rom|Mux5~25_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\rom|Mux5~18_combout\ & (\rom|Mux5~24_combout\)) # (!\rom|Mux5~18_combout\ & ((\rom|Mux5~5_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\rom|Mux5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux5~24_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \rom|Mux5~5_combout\,
	datad => \rom|Mux5~18_combout\,
	combout => \rom|Mux5~25_combout\);

-- Location: LCCOMB_X74_Y36_N12
\bcddisplay|bin2bcd|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~4_combout\ = (\rom|Mux5~25_combout\ & (!\bcddisplay|bin2bcd|Add0~3\ & VCC)) # (!\rom|Mux5~25_combout\ & (\bcddisplay|bin2bcd|Add0~3\ $ (GND)))
-- \bcddisplay|bin2bcd|Add0~5\ = CARRY((!\rom|Mux5~25_combout\ & !\bcddisplay|bin2bcd|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rom|Mux5~25_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Add0~3\,
	combout => \bcddisplay|bin2bcd|Add0~4_combout\,
	cout => \bcddisplay|bin2bcd|Add0~5\);

-- Location: LCCOMB_X74_Y36_N14
\bcddisplay|bin2bcd|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~6_combout\ = (\rom|Mux4~25_combout\ & ((\bcddisplay|bin2bcd|Add0~5\) # (GND))) # (!\rom|Mux4~25_combout\ & (!\bcddisplay|bin2bcd|Add0~5\))
-- \bcddisplay|bin2bcd|Add0~7\ = CARRY((\rom|Mux4~25_combout\) # (!\bcddisplay|bin2bcd|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rom|Mux4~25_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Add0~5\,
	combout => \bcddisplay|bin2bcd|Add0~6_combout\,
	cout => \bcddisplay|bin2bcd|Add0~7\);

-- Location: LCCOMB_X74_Y36_N16
\bcddisplay|bin2bcd|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~8_combout\ = (\rom|Mux3~25_combout\ & (!\bcddisplay|bin2bcd|Add0~7\ & VCC)) # (!\rom|Mux3~25_combout\ & (\bcddisplay|bin2bcd|Add0~7\ $ (GND)))
-- \bcddisplay|bin2bcd|Add0~9\ = CARRY((!\rom|Mux3~25_combout\ & !\bcddisplay|bin2bcd|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux3~25_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Add0~7\,
	combout => \bcddisplay|bin2bcd|Add0~8_combout\,
	cout => \bcddisplay|bin2bcd|Add0~9\);

-- Location: LCCOMB_X74_Y36_N18
\bcddisplay|bin2bcd|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~10_combout\ = (\rom|Mux2~25_combout\ & ((\bcddisplay|bin2bcd|Add0~9\) # (GND))) # (!\rom|Mux2~25_combout\ & (!\bcddisplay|bin2bcd|Add0~9\))
-- \bcddisplay|bin2bcd|Add0~11\ = CARRY((\rom|Mux2~25_combout\) # (!\bcddisplay|bin2bcd|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux2~25_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Add0~9\,
	combout => \bcddisplay|bin2bcd|Add0~10_combout\,
	cout => \bcddisplay|bin2bcd|Add0~11\);

-- Location: LCCOMB_X74_Y36_N20
\bcddisplay|bin2bcd|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~12_combout\ = (\rom|Mux1~18_combout\ & (!\bcddisplay|bin2bcd|Add0~11\ & VCC)) # (!\rom|Mux1~18_combout\ & (\bcddisplay|bin2bcd|Add0~11\ $ (GND)))
-- \bcddisplay|bin2bcd|Add0~13\ = CARRY((!\rom|Mux1~18_combout\ & !\bcddisplay|bin2bcd|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \rom|Mux1~18_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Add0~11\,
	combout => \bcddisplay|bin2bcd|Add0~12_combout\,
	cout => \bcddisplay|bin2bcd|Add0~13\);

-- Location: LCCOMB_X74_Y36_N22
\bcddisplay|bin2bcd|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~14_combout\ = \bcddisplay|bin2bcd|Add0~13\ $ (!\rom|Mux0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \rom|Mux0~5_combout\,
	cin => \bcddisplay|bin2bcd|Add0~13\,
	combout => \bcddisplay|bin2bcd|Add0~14_combout\);

-- Location: LCCOMB_X73_Y35_N20
\bcddisplay|bin2bcd|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~16_combout\ = (\bcddisplay|bin2bcd|Add0~14_combout\ & \rom|Mux0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Add0~14_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Add0~16_combout\);

-- Location: LCCOMB_X74_Y36_N28
\bcddisplay|bin2bcd|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~17_combout\ = (\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~12_combout\))) # (!\rom|Mux0~5_combout\ & (\rom|Mux1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \rom|Mux1~18_combout\,
	datad => \bcddisplay|bin2bcd|Add0~12_combout\,
	combout => \bcddisplay|bin2bcd|Add0~17_combout\);

-- Location: LCCOMB_X74_Y36_N26
\bcddisplay|bin2bcd|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~18_combout\ = (\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~10_combout\)) # (!\rom|Mux0~5_combout\ & ((\rom|Mux2~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Add0~10_combout\,
	datac => \rom|Mux2~25_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Add0~18_combout\);

-- Location: LCCOMB_X73_Y35_N12
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \bcddisplay|bin2bcd|Add0~18_combout\ $ (VCC)
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\bcddisplay|bin2bcd|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Add0~18_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X73_Y35_N14
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Add0~17_combout\ & (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\bcddisplay|bin2bcd|Add0~17_combout\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Add0~17_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Add0~17_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X73_Y35_N16
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Add0~16_combout\ & (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\bcddisplay|bin2bcd|Add0~16_combout\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\bcddisplay|bin2bcd|Add0~16_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Add0~16_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X73_Y35_N18
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X74_Y35_N12
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\);

-- Location: LCCOMB_X73_Y35_N22
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\ = (\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~14_combout\ & \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datac => \bcddisplay|bin2bcd|Add0~14_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\);

-- Location: LCCOMB_X74_Y36_N0
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~12_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \bcddisplay|bin2bcd|Add0~12_combout\,
	datac => \rom|Mux1~18_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\);

-- Location: LCCOMB_X74_Y35_N2
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\);

-- Location: LCCOMB_X74_Y36_N6
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~10_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux2~25_combout\,
	datab => \bcddisplay|bin2bcd|Add0~10_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\);

-- Location: LCCOMB_X74_Y35_N28
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\);

-- Location: LCCOMB_X74_Y36_N30
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~8_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux3~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \bcddisplay|bin2bcd|Add0~8_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \rom|Mux3~25_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X74_Y36_N24
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~8_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux3~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \bcddisplay|bin2bcd|Add0~8_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \rom|Mux3~25_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\);

-- Location: LCCOMB_X74_Y35_N14
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X74_Y35_N16
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X74_Y35_N18
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\)))))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X74_Y35_N20
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X74_Y35_N22
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y35_N12
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\);

-- Location: LCCOMB_X74_Y35_N6
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\);

-- Location: LCCOMB_X75_Y35_N10
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\);

-- Location: LCCOMB_X74_Y35_N24
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\);

-- Location: LCCOMB_X74_Y35_N10
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\);

-- Location: LCCOMB_X75_Y35_N8
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\);

-- Location: LCCOMB_X75_Y35_N6
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LCCOMB_X75_Y36_N28
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~8_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux3~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~8_combout\,
	datab => \rom|Mux3~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\);

-- Location: LCCOMB_X75_Y36_N30
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~6_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~6_combout\,
	datab => \rom|Mux4~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\);

-- Location: LCCOMB_X74_Y32_N12
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~6_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~6_combout\,
	datab => \rom|Mux4~25_combout\,
	datac => \rom|Mux0~5_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X75_Y35_N20
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X75_Y35_N22
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X75_Y35_N24
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\)))))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X75_Y35_N26
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X75_Y35_N28
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\))))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\) # 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\) # (GND))))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\) # 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\) # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X75_Y35_N30
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X75_Y35_N0
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\);

-- Location: LCCOMB_X75_Y39_N20
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\);

-- Location: LCCOMB_X75_Y39_N30
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\);

-- Location: LCCOMB_X75_Y35_N18
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\);

-- Location: LCCOMB_X75_Y35_N4
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\);

-- Location: LCCOMB_X75_Y39_N2
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\);

-- Location: LCCOMB_X75_Y35_N2
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\);

-- Location: LCCOMB_X75_Y39_N24
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\);

-- Location: LCCOMB_X75_Y39_N26
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\);

-- Location: LCCOMB_X75_Y36_N12
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~6_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~6_combout\,
	datab => \rom|Mux4~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\);

-- Location: LCCOMB_X75_Y36_N16
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~4_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux5~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~4_combout\,
	datab => \rom|Mux5~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\);

-- Location: LCCOMB_X75_Y36_N14
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~4_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux5~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~4_combout\,
	datab => \rom|Mux5~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\);

-- Location: LCCOMB_X75_Y39_N4
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X75_Y39_N6
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X75_Y39_N8
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\)))))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X75_Y39_N10
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X75_Y39_N12
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\))))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\) # 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\) # (GND))))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\) # 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\) # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X75_Y39_N14
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X75_Y39_N16
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X75_Y36_N2
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~2_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux6~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~2_combout\,
	datab => \rom|Mux6~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\);

-- Location: LCCOMB_X75_Y36_N24
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~2_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux6~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~2_combout\,
	datab => \rom|Mux6~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\);

-- Location: LCCOMB_X76_Y39_N10
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X75_Y36_N0
\bcddisplay|bin2bcd|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Add0~19_combout\ = (\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~2_combout\))) # (!\rom|Mux0~5_combout\ & (\rom|Mux6~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \rom|Mux6~25_combout\,
	datad => \bcddisplay|bin2bcd|Add0~2_combout\,
	combout => \bcddisplay|bin2bcd|Add0~19_combout\);

-- Location: LCCOMB_X76_Y39_N26
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\);

-- Location: LCCOMB_X75_Y36_N26
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\);

-- Location: LCCOMB_X75_Y39_N0
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\) # ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\);

-- Location: LCCOMB_X76_Y39_N4
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\);

-- Location: LCCOMB_X76_Y39_N6
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\);

-- Location: LCCOMB_X75_Y39_N18
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\) # ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\);

-- Location: LCCOMB_X75_Y39_N28
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\) # ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\);

-- Location: LCCOMB_X76_Y39_N8
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\);

-- Location: LCCOMB_X76_Y39_N30
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\);

-- Location: LCCOMB_X75_Y39_N22
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\) # ((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\);

-- Location: LCCOMB_X75_Y36_N22
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~4_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux5~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~4_combout\,
	datab => \rom|Mux5~25_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\);

-- Location: LCCOMB_X76_Y39_N28
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\);

-- Location: LCCOMB_X76_Y39_N12
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\)))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X76_Y39_N14
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\) # 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\)))))
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X76_Y39_N16
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y39_N18
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\) # 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\) # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X76_Y39_N20
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\ & !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X76_Y39_N22
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\) # 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\) # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X76_Y39_N24
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X76_Y36_N16
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bcddisplay|bin2bcd|Add0~19_combout\))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \bcddisplay|bin2bcd|Add0~19_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X76_Y39_N2
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\) # ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\);

-- Location: LCCOMB_X76_Y39_N0
\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\) # (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\,
	combout => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\);

-- Location: LCCOMB_X84_Y54_N4
\bcddisplay|Decoder7Led|decOut_n4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n4[0]~0_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (\rom|Mux7~25_combout\ $ 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \rom|Mux7~25_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n4[0]~0_combout\);

-- Location: LCCOMB_X84_Y54_N22
\bcddisplay|Decoder7Led|decOut_n4[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n4[1]~1_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ $ (\rom|Mux7~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \rom|Mux7~25_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n4[1]~1_combout\);

-- Location: LCCOMB_X84_Y54_N0
\bcddisplay|Decoder7Led|Equal35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|Equal35~0_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (!\rom|Mux7~25_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \rom|Mux7~25_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	combout => \bcddisplay|Decoder7Led|Equal35~0_combout\);

-- Location: LCCOMB_X84_Y54_N18
\bcddisplay|Decoder7Led|decOut_n4[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n4[3]~2_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (\rom|Mux7~25_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\)) # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (\rom|Mux7~25_combout\ $ 
-- (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \rom|Mux7~25_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n4[3]~2_combout\);

-- Location: LCCOMB_X84_Y54_N12
\bcddisplay|Decoder7Led|decOut_n4[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n4[4]~3_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (\rom|Mux7~25_combout\))) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\)) 
-- # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & ((\rom|Mux7~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \rom|Mux7~25_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n4[4]~3_combout\);

-- Location: LCCOMB_X84_Y54_N14
\bcddisplay|Decoder7Led|decOut_n4[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n4[5]~4_combout\ = (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & ((\rom|Mux7~25_combout\) # 
-- (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\))) # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (\rom|Mux7~25_combout\ & 
-- !\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \rom|Mux7~25_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n4[5]~4_combout\);

-- Location: LCCOMB_X84_Y54_N24
\bcddisplay|Decoder7Led|decOut_n4[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n4[6]~5_combout\ = (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & ((\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\) # ((\rom|Mux7~25_combout\ & 
-- \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\)))) # (!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ $ 
-- (((!\bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \rom|Mux7~25_combout\,
	datad => \bcddisplay|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n4[6]~5_combout\);

-- Location: LCCOMB_X73_Y35_N4
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \bcddisplay|bin2bcd|Add0~18_combout\ $ (VCC)
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\bcddisplay|bin2bcd|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Add0~18_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X73_Y35_N6
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Add0~17_combout\ & (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\bcddisplay|bin2bcd|Add0~17_combout\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Add0~17_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Add0~17_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X73_Y35_N8
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Add0~16_combout\ & (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\bcddisplay|bin2bcd|Add0~16_combout\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\bcddisplay|bin2bcd|Add0~16_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Add0~16_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X73_Y35_N10
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X73_Y35_N24
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ = (\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~14_combout\ & \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datac => \bcddisplay|bin2bcd|Add0~14_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\);

-- Location: LCCOMB_X74_Y33_N0
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\);

-- Location: LCCOMB_X74_Y36_N4
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~12_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \rom|Mux1~18_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplay|bin2bcd|Add0~12_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\);

-- Location: LCCOMB_X74_Y33_N2
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\);

-- Location: LCCOMB_X74_Y33_N24
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\);

-- Location: LCCOMB_X74_Y36_N2
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~10_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux2~25_combout\,
	datab => \bcddisplay|bin2bcd|Add0~10_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \rom|Mux0~5_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\);

-- Location: LCCOMB_X74_Y33_N26
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~8_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \rom|Mux3~25_combout\,
	datac => \bcddisplay|bin2bcd|Add0~8_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\);

-- Location: LCCOMB_X74_Y33_N8
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~8_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \rom|Mux3~25_combout\,
	datac => \bcddisplay|bin2bcd|Add0~8_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X74_Y33_N10
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X74_Y33_N12
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X74_Y33_N14
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\)))))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X74_Y33_N16
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X74_Y33_N18
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y33_N20
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\) # ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\);

-- Location: LCCOMB_X70_Y33_N24
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\);

-- Location: LCCOMB_X70_Y33_N6
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\);

-- Location: LCCOMB_X74_Y33_N30
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\) # ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\);

-- Location: LCCOMB_X74_Y33_N4
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\);

-- Location: LCCOMB_X74_Y33_N28
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\) # ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\);

-- Location: LCCOMB_X70_Y33_N28
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LCCOMB_X74_Y33_N22
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~8_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \rom|Mux3~25_combout\,
	datac => \bcddisplay|bin2bcd|Add0~8_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\);

-- Location: LCCOMB_X74_Y32_N0
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~6_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~6_combout\,
	datab => \rom|Mux4~25_combout\,
	datac => \rom|Mux0~5_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X74_Y32_N30
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~6_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~6_combout\,
	datab => \rom|Mux4~25_combout\,
	datac => \rom|Mux0~5_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\);

-- Location: LCCOMB_X70_Y33_N10
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X70_Y33_N12
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X70_Y33_N14
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\)))))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X70_Y33_N16
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X70_Y33_N18
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\))))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\) # 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\) # (GND))))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\) # 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\) # (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X70_Y33_N20
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X70_Y33_N2
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\) # ((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\);

-- Location: LCCOMB_X70_Y33_N22
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\);

-- Location: LCCOMB_X70_Y33_N4
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\) # ((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\);

-- Location: LCCOMB_X70_Y33_N8
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\);

-- Location: LCCOMB_X74_Y33_N6
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\) # ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\);

-- Location: LCCOMB_X69_Y33_N0
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\);

-- Location: LCCOMB_X69_Y33_N6
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\);

-- Location: LCCOMB_X70_Y33_N26
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\) # ((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\);

-- Location: LCCOMB_X69_Y33_N12
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\);

-- Location: LCCOMB_X74_Y32_N26
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~6_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom|Mux0~5_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \rom|Mux4~25_combout\,
	datad => \bcddisplay|bin2bcd|Add0~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\);

-- Location: LCCOMB_X69_Y33_N10
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~4_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux5~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~4_combout\,
	datab => \rom|Mux0~5_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \rom|Mux5~25_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\);

-- Location: LCCOMB_X69_Y33_N28
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~4_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux5~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~4_combout\,
	datab => \rom|Mux0~5_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \rom|Mux5~25_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\);

-- Location: LCCOMB_X69_Y33_N14
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X69_Y33_N16
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X69_Y33_N18
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\)))))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X69_Y33_N20
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X69_Y33_N22
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\))))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\) # 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\) # (GND))))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\) # 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\) # (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X69_Y33_N24
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\)))) # 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\)))
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X69_Y33_N26
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X112_Y28_N16
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ $ (GND)
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY(!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => VCC,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X112_Y28_N18
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)) # (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & VCC))
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- !\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X112_Y28_N20
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ $ (GND)))
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X112_Y28_N22
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY(!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X112_Y28_N24
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY(!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X112_Y28_N26
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY(!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X112_Y28_N28
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY(!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X112_Y28_N30
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X112_Y28_N8
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ = (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\);

-- Location: LCCOMB_X112_Y28_N6
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ = (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\);

-- Location: LCCOMB_X112_Y28_N12
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ = (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\);

-- Location: LCCOMB_X68_Y33_N24
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\);

-- Location: LCCOMB_X70_Y33_N0
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\) # ((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\);

-- Location: LCCOMB_X68_Y33_N22
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\);

-- Location: LCCOMB_X70_Y33_N30
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\) # ((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\);

-- Location: LCCOMB_X69_Y33_N4
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\) # ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\);

-- Location: LCCOMB_X68_Y33_N16
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\);

-- Location: LCCOMB_X68_Y33_N26
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\);

-- Location: LCCOMB_X69_Y33_N8
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\) # ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\);

-- Location: LCCOMB_X69_Y33_N30
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\) # ((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\);

-- Location: LCCOMB_X68_Y33_N20
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\);

-- Location: LCCOMB_X69_Y33_N2
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\rom|Mux0~5_combout\ & (\bcddisplay|bin2bcd|Add0~4_combout\)) # 
-- (!\rom|Mux0~5_combout\ & ((\rom|Mux5~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Add0~4_combout\,
	datab => \rom|Mux0~5_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \rom|Mux5~25_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\);

-- Location: LCCOMB_X68_Y33_N18
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\);

-- Location: LCCOMB_X68_Y33_N30
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\ = (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~2_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \rom|Mux0~5_combout\,
	datac => \rom|Mux6~25_combout\,
	datad => \bcddisplay|bin2bcd|Add0~2_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X68_Y33_N28
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\rom|Mux0~5_combout\ & ((\bcddisplay|bin2bcd|Add0~2_combout\))) # 
-- (!\rom|Mux0~5_combout\ & (\rom|Mux6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \rom|Mux0~5_combout\,
	datac => \rom|Mux6~25_combout\,
	datad => \bcddisplay|bin2bcd|Add0~2_combout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\);

-- Location: LCCOMB_X68_Y33_N0
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\) # 
-- (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\,
	datad => VCC,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X68_Y33_N2
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X68_Y33_N4
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\) # (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X68_Y33_N6
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y33_N8
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\) # 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\) # (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y33_N10
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\ & 
-- (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\ & !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X68_Y33_N12
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\) # 
-- ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\) # (!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X68_Y33_N14
\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X114_Y28_N4
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X114_Y28_N18
\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ = (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\);

-- Location: LCCOMB_X114_Y28_N12
\bcddisplay|Decoder7Led|decOut_n3[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n3[0]~0_combout\ = (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ $ (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n3[0]~0_combout\);

-- Location: LCCOMB_X114_Y28_N22
\bcddisplay|Decoder7Led|decOut_n3[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n3[1]~1_combout\ = (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ $ (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n3[1]~1_combout\);

-- Location: LCCOMB_X114_Y28_N28
\bcddisplay|Decoder7Led|Equal26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|Equal26~0_combout\ = (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & !\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	combout => \bcddisplay|Decoder7Led|Equal26~0_combout\);

-- Location: LCCOMB_X114_Y28_N10
\bcddisplay|Decoder7Led|decOut_n3[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n3[3]~2_combout\ = (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\)) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ $ (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n3[3]~2_combout\);

-- Location: LCCOMB_X114_Y28_N8
\bcddisplay|Decoder7Led|decOut_n3[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n3[4]~3_combout\ = (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\)))) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\)) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n3[4]~3_combout\);

-- Location: LCCOMB_X114_Y28_N6
\bcddisplay|Decoder7Led|decOut_n3[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n3[5]~4_combout\ = (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\))) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n3[5]~4_combout\);

-- Location: LCCOMB_X114_Y28_N16
\bcddisplay|Decoder7Led|decOut_n3[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n3[6]~5_combout\ = (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\) # 
-- ((\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\)))) # (!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- (\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ $ ((!\bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datab => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	datac => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplay|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n3[6]~5_combout\);

-- Location: LCCOMB_X114_Y19_N0
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY(!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => VCC,
	cout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X114_Y19_N2
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- !\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X114_Y19_N4
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X114_Y19_N6
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY(!\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X114_Y19_N8
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY(!\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X114_Y19_N10
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY(!\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X114_Y19_N12
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY(!\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X114_Y19_N14
\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplay|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X114_Y19_N28
\bcddisplay|Decoder7Led|decOut_n2[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplay|Decoder7Led|decOut_n2[6]~0_combout\ = (\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # ((\bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplay|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplay|Decoder7Led|decOut_n2[6]~0_combout\);

-- Location: LCCOMB_X80_Y38_N0
\timer|s_count[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[0]~32_combout\ = \timer|s_count\(0) $ (VCC)
-- \timer|s_count[0]~33\ = CARRY(\timer|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(0),
	datad => VCC,
	combout => \timer|s_count[0]~32_combout\,
	cout => \timer|s_count[0]~33\);

-- Location: LCCOMB_X79_Y38_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X80_Y38_N2
\timer|s_count[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[1]~35_combout\ = (\timer|s_count\(1) & (!\timer|s_count[0]~33\)) # (!\timer|s_count\(1) & ((\timer|s_count[0]~33\) # (GND)))
-- \timer|s_count[1]~36\ = CARRY((!\timer|s_count[0]~33\) # (!\timer|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(1),
	datad => VCC,
	cin => \timer|s_count[0]~33\,
	combout => \timer|s_count[1]~35_combout\,
	cout => \timer|s_count[1]~36\);

-- Location: FF_X80_Y38_N3
\timer|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[1]~35_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(1));

-- Location: LCCOMB_X80_Y38_N4
\timer|s_count[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[2]~37_combout\ = (\timer|s_count\(2) & (\timer|s_count[1]~36\ $ (GND))) # (!\timer|s_count\(2) & (!\timer|s_count[1]~36\ & VCC))
-- \timer|s_count[2]~38\ = CARRY((\timer|s_count\(2) & !\timer|s_count[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(2),
	datad => VCC,
	cin => \timer|s_count[1]~36\,
	combout => \timer|s_count[2]~37_combout\,
	cout => \timer|s_count[2]~38\);

-- Location: FF_X80_Y38_N5
\timer|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[2]~37_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(2));

-- Location: LCCOMB_X80_Y38_N6
\timer|s_count[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[3]~39_combout\ = (\timer|s_count\(3) & (!\timer|s_count[2]~38\)) # (!\timer|s_count\(3) & ((\timer|s_count[2]~38\) # (GND)))
-- \timer|s_count[3]~40\ = CARRY((!\timer|s_count[2]~38\) # (!\timer|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(3),
	datad => VCC,
	cin => \timer|s_count[2]~38\,
	combout => \timer|s_count[3]~39_combout\,
	cout => \timer|s_count[3]~40\);

-- Location: FF_X80_Y38_N7
\timer|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[3]~39_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(3));

-- Location: LCCOMB_X80_Y38_N8
\timer|s_count[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[4]~41_combout\ = (\timer|s_count\(4) & (\timer|s_count[3]~40\ $ (GND))) # (!\timer|s_count\(4) & (!\timer|s_count[3]~40\ & VCC))
-- \timer|s_count[4]~42\ = CARRY((\timer|s_count\(4) & !\timer|s_count[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(4),
	datad => VCC,
	cin => \timer|s_count[3]~40\,
	combout => \timer|s_count[4]~41_combout\,
	cout => \timer|s_count[4]~42\);

-- Location: FF_X80_Y38_N9
\timer|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[4]~41_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(4));

-- Location: LCCOMB_X80_Y38_N10
\timer|s_count[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[5]~43_combout\ = (\timer|s_count\(5) & (!\timer|s_count[4]~42\)) # (!\timer|s_count\(5) & ((\timer|s_count[4]~42\) # (GND)))
-- \timer|s_count[5]~44\ = CARRY((!\timer|s_count[4]~42\) # (!\timer|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(5),
	datad => VCC,
	cin => \timer|s_count[4]~42\,
	combout => \timer|s_count[5]~43_combout\,
	cout => \timer|s_count[5]~44\);

-- Location: FF_X80_Y38_N11
\timer|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[5]~43_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(5));

-- Location: LCCOMB_X80_Y38_N12
\timer|s_count[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[6]~45_combout\ = (\timer|s_count\(6) & (\timer|s_count[5]~44\ $ (GND))) # (!\timer|s_count\(6) & (!\timer|s_count[5]~44\ & VCC))
-- \timer|s_count[6]~46\ = CARRY((\timer|s_count\(6) & !\timer|s_count[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(6),
	datad => VCC,
	cin => \timer|s_count[5]~44\,
	combout => \timer|s_count[6]~45_combout\,
	cout => \timer|s_count[6]~46\);

-- Location: FF_X80_Y38_N13
\timer|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[6]~45_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(6));

-- Location: LCCOMB_X80_Y38_N14
\timer|s_count[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[7]~47_combout\ = (\timer|s_count\(7) & (!\timer|s_count[6]~46\)) # (!\timer|s_count\(7) & ((\timer|s_count[6]~46\) # (GND)))
-- \timer|s_count[7]~48\ = CARRY((!\timer|s_count[6]~46\) # (!\timer|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(7),
	datad => VCC,
	cin => \timer|s_count[6]~46\,
	combout => \timer|s_count[7]~47_combout\,
	cout => \timer|s_count[7]~48\);

-- Location: FF_X80_Y38_N15
\timer|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[7]~47_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(7));

-- Location: LCCOMB_X80_Y38_N16
\timer|s_count[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[8]~49_combout\ = (\timer|s_count\(8) & (\timer|s_count[7]~48\ $ (GND))) # (!\timer|s_count\(8) & (!\timer|s_count[7]~48\ & VCC))
-- \timer|s_count[8]~50\ = CARRY((\timer|s_count\(8) & !\timer|s_count[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(8),
	datad => VCC,
	cin => \timer|s_count[7]~48\,
	combout => \timer|s_count[8]~49_combout\,
	cout => \timer|s_count[8]~50\);

-- Location: FF_X80_Y38_N17
\timer|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[8]~49_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(8));

-- Location: LCCOMB_X80_Y38_N18
\timer|s_count[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[9]~51_combout\ = (\timer|s_count\(9) & (!\timer|s_count[8]~50\)) # (!\timer|s_count\(9) & ((\timer|s_count[8]~50\) # (GND)))
-- \timer|s_count[9]~52\ = CARRY((!\timer|s_count[8]~50\) # (!\timer|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(9),
	datad => VCC,
	cin => \timer|s_count[8]~50\,
	combout => \timer|s_count[9]~51_combout\,
	cout => \timer|s_count[9]~52\);

-- Location: FF_X80_Y38_N19
\timer|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[9]~51_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(9));

-- Location: LCCOMB_X80_Y38_N20
\timer|s_count[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[10]~53_combout\ = (\timer|s_count\(10) & (\timer|s_count[9]~52\ $ (GND))) # (!\timer|s_count\(10) & (!\timer|s_count[9]~52\ & VCC))
-- \timer|s_count[10]~54\ = CARRY((\timer|s_count\(10) & !\timer|s_count[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(10),
	datad => VCC,
	cin => \timer|s_count[9]~52\,
	combout => \timer|s_count[10]~53_combout\,
	cout => \timer|s_count[10]~54\);

-- Location: FF_X80_Y38_N21
\timer|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[10]~53_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(10));

-- Location: LCCOMB_X80_Y38_N22
\timer|s_count[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[11]~55_combout\ = (\timer|s_count\(11) & (!\timer|s_count[10]~54\)) # (!\timer|s_count\(11) & ((\timer|s_count[10]~54\) # (GND)))
-- \timer|s_count[11]~56\ = CARRY((!\timer|s_count[10]~54\) # (!\timer|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(11),
	datad => VCC,
	cin => \timer|s_count[10]~54\,
	combout => \timer|s_count[11]~55_combout\,
	cout => \timer|s_count[11]~56\);

-- Location: FF_X80_Y38_N23
\timer|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[11]~55_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(11));

-- Location: LCCOMB_X80_Y38_N24
\timer|s_count[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[12]~57_combout\ = (\timer|s_count\(12) & (\timer|s_count[11]~56\ $ (GND))) # (!\timer|s_count\(12) & (!\timer|s_count[11]~56\ & VCC))
-- \timer|s_count[12]~58\ = CARRY((\timer|s_count\(12) & !\timer|s_count[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(12),
	datad => VCC,
	cin => \timer|s_count[11]~56\,
	combout => \timer|s_count[12]~57_combout\,
	cout => \timer|s_count[12]~58\);

-- Location: FF_X80_Y38_N25
\timer|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[12]~57_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(12));

-- Location: LCCOMB_X79_Y38_N10
\timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~2_combout\ = (!\timer|s_count\(12) & (!\timer|s_count\(11) & (!\timer|s_count\(10) & !\timer|s_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(12),
	datab => \timer|s_count\(11),
	datac => \timer|s_count\(10),
	datad => \timer|s_count\(9),
	combout => \timer|Equal0~2_combout\);

-- Location: LCCOMB_X79_Y38_N24
\timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~1_combout\ = (!\timer|s_count\(7) & (!\timer|s_count\(6) & (!\timer|s_count\(5) & !\timer|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(7),
	datab => \timer|s_count\(6),
	datac => \timer|s_count\(5),
	datad => \timer|s_count\(8),
	combout => \timer|Equal0~1_combout\);

-- Location: LCCOMB_X80_Y38_N26
\timer|s_count[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[13]~59_combout\ = (\timer|s_count\(13) & (!\timer|s_count[12]~58\)) # (!\timer|s_count\(13) & ((\timer|s_count[12]~58\) # (GND)))
-- \timer|s_count[13]~60\ = CARRY((!\timer|s_count[12]~58\) # (!\timer|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(13),
	datad => VCC,
	cin => \timer|s_count[12]~58\,
	combout => \timer|s_count[13]~59_combout\,
	cout => \timer|s_count[13]~60\);

-- Location: FF_X80_Y38_N27
\timer|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[13]~59_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(13));

-- Location: LCCOMB_X80_Y38_N28
\timer|s_count[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[14]~61_combout\ = (\timer|s_count\(14) & (\timer|s_count[13]~60\ $ (GND))) # (!\timer|s_count\(14) & (!\timer|s_count[13]~60\ & VCC))
-- \timer|s_count[14]~62\ = CARRY((\timer|s_count\(14) & !\timer|s_count[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(14),
	datad => VCC,
	cin => \timer|s_count[13]~60\,
	combout => \timer|s_count[14]~61_combout\,
	cout => \timer|s_count[14]~62\);

-- Location: FF_X80_Y38_N29
\timer|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[14]~61_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(14));

-- Location: LCCOMB_X80_Y38_N30
\timer|s_count[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[15]~63_combout\ = (\timer|s_count\(15) & (!\timer|s_count[14]~62\)) # (!\timer|s_count\(15) & ((\timer|s_count[14]~62\) # (GND)))
-- \timer|s_count[15]~64\ = CARRY((!\timer|s_count[14]~62\) # (!\timer|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(15),
	datad => VCC,
	cin => \timer|s_count[14]~62\,
	combout => \timer|s_count[15]~63_combout\,
	cout => \timer|s_count[15]~64\);

-- Location: FF_X80_Y38_N31
\timer|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[15]~63_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(15));

-- Location: LCCOMB_X80_Y37_N0
\timer|s_count[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[16]~65_combout\ = (\timer|s_count\(16) & (\timer|s_count[15]~64\ $ (GND))) # (!\timer|s_count\(16) & (!\timer|s_count[15]~64\ & VCC))
-- \timer|s_count[16]~66\ = CARRY((\timer|s_count\(16) & !\timer|s_count[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(16),
	datad => VCC,
	cin => \timer|s_count[15]~64\,
	combout => \timer|s_count[16]~65_combout\,
	cout => \timer|s_count[16]~66\);

-- Location: FF_X80_Y37_N1
\timer|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[16]~65_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(16));

-- Location: LCCOMB_X79_Y38_N4
\timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~3_combout\ = (!\timer|s_count\(16) & (!\timer|s_count\(14) & (!\timer|s_count\(15) & !\timer|s_count\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(16),
	datab => \timer|s_count\(14),
	datac => \timer|s_count\(15),
	datad => \timer|s_count\(13),
	combout => \timer|Equal0~3_combout\);

-- Location: LCCOMB_X79_Y38_N18
\timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~0_combout\ = (!\timer|s_count\(2) & (!\timer|s_count\(3) & (!\timer|s_count\(4) & !\timer|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(2),
	datab => \timer|s_count\(3),
	datac => \timer|s_count\(4),
	datad => \timer|s_count\(1),
	combout => \timer|Equal0~0_combout\);

-- Location: LCCOMB_X79_Y38_N6
\timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~4_combout\ = (\timer|Equal0~2_combout\ & (\timer|Equal0~1_combout\ & (\timer|Equal0~3_combout\ & \timer|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|Equal0~2_combout\,
	datab => \timer|Equal0~1_combout\,
	datac => \timer|Equal0~3_combout\,
	datad => \timer|Equal0~0_combout\,
	combout => \timer|Equal0~4_combout\);

-- Location: LCCOMB_X80_Y37_N2
\timer|s_count[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[17]~67_combout\ = (\timer|s_count\(17) & (!\timer|s_count[16]~66\)) # (!\timer|s_count\(17) & ((\timer|s_count[16]~66\) # (GND)))
-- \timer|s_count[17]~68\ = CARRY((!\timer|s_count[16]~66\) # (!\timer|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(17),
	datad => VCC,
	cin => \timer|s_count[16]~66\,
	combout => \timer|s_count[17]~67_combout\,
	cout => \timer|s_count[17]~68\);

-- Location: FF_X80_Y37_N3
\timer|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[17]~67_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(17));

-- Location: LCCOMB_X80_Y37_N4
\timer|s_count[18]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[18]~69_combout\ = (\timer|s_count\(18) & (\timer|s_count[17]~68\ $ (GND))) # (!\timer|s_count\(18) & (!\timer|s_count[17]~68\ & VCC))
-- \timer|s_count[18]~70\ = CARRY((\timer|s_count\(18) & !\timer|s_count[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(18),
	datad => VCC,
	cin => \timer|s_count[17]~68\,
	combout => \timer|s_count[18]~69_combout\,
	cout => \timer|s_count[18]~70\);

-- Location: FF_X80_Y37_N5
\timer|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[18]~69_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(18));

-- Location: LCCOMB_X80_Y37_N6
\timer|s_count[19]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[19]~71_combout\ = (\timer|s_count\(19) & (!\timer|s_count[18]~70\)) # (!\timer|s_count\(19) & ((\timer|s_count[18]~70\) # (GND)))
-- \timer|s_count[19]~72\ = CARRY((!\timer|s_count[18]~70\) # (!\timer|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(19),
	datad => VCC,
	cin => \timer|s_count[18]~70\,
	combout => \timer|s_count[19]~71_combout\,
	cout => \timer|s_count[19]~72\);

-- Location: FF_X80_Y37_N7
\timer|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[19]~71_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(19));

-- Location: LCCOMB_X80_Y37_N8
\timer|s_count[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[20]~73_combout\ = (\timer|s_count\(20) & (\timer|s_count[19]~72\ $ (GND))) # (!\timer|s_count\(20) & (!\timer|s_count[19]~72\ & VCC))
-- \timer|s_count[20]~74\ = CARRY((\timer|s_count\(20) & !\timer|s_count[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(20),
	datad => VCC,
	cin => \timer|s_count[19]~72\,
	combout => \timer|s_count[20]~73_combout\,
	cout => \timer|s_count[20]~74\);

-- Location: FF_X80_Y37_N9
\timer|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[20]~73_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(20));

-- Location: LCCOMB_X80_Y37_N10
\timer|s_count[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[21]~75_combout\ = (\timer|s_count\(21) & (!\timer|s_count[20]~74\)) # (!\timer|s_count\(21) & ((\timer|s_count[20]~74\) # (GND)))
-- \timer|s_count[21]~76\ = CARRY((!\timer|s_count[20]~74\) # (!\timer|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(21),
	datad => VCC,
	cin => \timer|s_count[20]~74\,
	combout => \timer|s_count[21]~75_combout\,
	cout => \timer|s_count[21]~76\);

-- Location: FF_X80_Y37_N11
\timer|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[21]~75_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(21));

-- Location: LCCOMB_X80_Y37_N12
\timer|s_count[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[22]~77_combout\ = (\timer|s_count\(22) & (\timer|s_count[21]~76\ $ (GND))) # (!\timer|s_count\(22) & (!\timer|s_count[21]~76\ & VCC))
-- \timer|s_count[22]~78\ = CARRY((\timer|s_count\(22) & !\timer|s_count[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(22),
	datad => VCC,
	cin => \timer|s_count[21]~76\,
	combout => \timer|s_count[22]~77_combout\,
	cout => \timer|s_count[22]~78\);

-- Location: FF_X80_Y37_N13
\timer|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[22]~77_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(22));

-- Location: LCCOMB_X80_Y37_N14
\timer|s_count[23]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[23]~79_combout\ = (\timer|s_count\(23) & (!\timer|s_count[22]~78\)) # (!\timer|s_count\(23) & ((\timer|s_count[22]~78\) # (GND)))
-- \timer|s_count[23]~80\ = CARRY((!\timer|s_count[22]~78\) # (!\timer|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(23),
	datad => VCC,
	cin => \timer|s_count[22]~78\,
	combout => \timer|s_count[23]~79_combout\,
	cout => \timer|s_count[23]~80\);

-- Location: FF_X80_Y37_N15
\timer|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[23]~79_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(23));

-- Location: LCCOMB_X80_Y37_N16
\timer|s_count[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[24]~81_combout\ = (\timer|s_count\(24) & (\timer|s_count[23]~80\ $ (GND))) # (!\timer|s_count\(24) & (!\timer|s_count[23]~80\ & VCC))
-- \timer|s_count[24]~82\ = CARRY((\timer|s_count\(24) & !\timer|s_count[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(24),
	datad => VCC,
	cin => \timer|s_count[23]~80\,
	combout => \timer|s_count[24]~81_combout\,
	cout => \timer|s_count[24]~82\);

-- Location: FF_X80_Y37_N17
\timer|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[24]~81_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(24));

-- Location: LCCOMB_X80_Y37_N18
\timer|s_count[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[25]~83_combout\ = (\timer|s_count\(25) & (!\timer|s_count[24]~82\)) # (!\timer|s_count\(25) & ((\timer|s_count[24]~82\) # (GND)))
-- \timer|s_count[25]~84\ = CARRY((!\timer|s_count[24]~82\) # (!\timer|s_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(25),
	datad => VCC,
	cin => \timer|s_count[24]~82\,
	combout => \timer|s_count[25]~83_combout\,
	cout => \timer|s_count[25]~84\);

-- Location: FF_X80_Y37_N19
\timer|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[25]~83_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(25));

-- Location: LCCOMB_X80_Y37_N20
\timer|s_count[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[26]~85_combout\ = (\timer|s_count\(26) & (\timer|s_count[25]~84\ $ (GND))) # (!\timer|s_count\(26) & (!\timer|s_count[25]~84\ & VCC))
-- \timer|s_count[26]~86\ = CARRY((\timer|s_count\(26) & !\timer|s_count[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(26),
	datad => VCC,
	cin => \timer|s_count[25]~84\,
	combout => \timer|s_count[26]~85_combout\,
	cout => \timer|s_count[26]~86\);

-- Location: FF_X80_Y37_N21
\timer|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[26]~85_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(26));

-- Location: LCCOMB_X80_Y37_N22
\timer|s_count[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[27]~87_combout\ = (\timer|s_count\(27) & (!\timer|s_count[26]~86\)) # (!\timer|s_count\(27) & ((\timer|s_count[26]~86\) # (GND)))
-- \timer|s_count[27]~88\ = CARRY((!\timer|s_count[26]~86\) # (!\timer|s_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(27),
	datad => VCC,
	cin => \timer|s_count[26]~86\,
	combout => \timer|s_count[27]~87_combout\,
	cout => \timer|s_count[27]~88\);

-- Location: FF_X80_Y37_N23
\timer|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[27]~87_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(27));

-- Location: LCCOMB_X80_Y37_N24
\timer|s_count[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[28]~89_combout\ = (\timer|s_count\(28) & (\timer|s_count[27]~88\ $ (GND))) # (!\timer|s_count\(28) & (!\timer|s_count[27]~88\ & VCC))
-- \timer|s_count[28]~90\ = CARRY((\timer|s_count\(28) & !\timer|s_count[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(28),
	datad => VCC,
	cin => \timer|s_count[27]~88\,
	combout => \timer|s_count[28]~89_combout\,
	cout => \timer|s_count[28]~90\);

-- Location: FF_X80_Y37_N25
\timer|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[28]~89_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(28));

-- Location: LCCOMB_X80_Y37_N26
\timer|s_count[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[29]~91_combout\ = (\timer|s_count\(29) & (!\timer|s_count[28]~90\)) # (!\timer|s_count\(29) & ((\timer|s_count[28]~90\) # (GND)))
-- \timer|s_count[29]~92\ = CARRY((!\timer|s_count[28]~90\) # (!\timer|s_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(29),
	datad => VCC,
	cin => \timer|s_count[28]~90\,
	combout => \timer|s_count[29]~91_combout\,
	cout => \timer|s_count[29]~92\);

-- Location: FF_X80_Y37_N27
\timer|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[29]~91_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(29));

-- Location: LCCOMB_X80_Y37_N28
\timer|s_count[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[30]~93_combout\ = (\timer|s_count\(30) & (\timer|s_count[29]~92\ $ (GND))) # (!\timer|s_count\(30) & (!\timer|s_count[29]~92\ & VCC))
-- \timer|s_count[30]~94\ = CARRY((\timer|s_count\(30) & !\timer|s_count[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \timer|s_count\(30),
	datad => VCC,
	cin => \timer|s_count[29]~92\,
	combout => \timer|s_count[30]~93_combout\,
	cout => \timer|s_count[30]~94\);

-- Location: FF_X80_Y37_N29
\timer|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[30]~93_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(30));

-- Location: LCCOMB_X80_Y37_N30
\timer|s_count[31]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count[31]~95_combout\ = \timer|s_count\(31) $ (\timer|s_count[30]~94\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(31),
	cin => \timer|s_count[30]~94\,
	combout => \timer|s_count[31]~95_combout\);

-- Location: FF_X80_Y37_N31
\timer|s_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[31]~95_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(31));

-- Location: LCCOMB_X79_Y37_N28
\timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~7_combout\ = (!\timer|s_count\(28) & (!\timer|s_count\(27) & (!\timer|s_count\(26) & !\timer|s_count\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(28),
	datab => \timer|s_count\(27),
	datac => \timer|s_count\(26),
	datad => \timer|s_count\(25),
	combout => \timer|Equal0~7_combout\);

-- Location: LCCOMB_X79_Y37_N26
\timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~8_combout\ = (!\timer|s_count\(29) & (!\timer|s_count\(30) & (!\timer|s_count\(31) & \timer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(29),
	datab => \timer|s_count\(30),
	datac => \timer|s_count\(31),
	datad => \timer|Equal0~7_combout\,
	combout => \timer|Equal0~8_combout\);

-- Location: LCCOMB_X79_Y37_N2
\timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~6_combout\ = (!\timer|s_count\(23) & (!\timer|s_count\(22) & (!\timer|s_count\(21) & !\timer|s_count\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(23),
	datab => \timer|s_count\(22),
	datac => \timer|s_count\(21),
	datad => \timer|s_count\(24),
	combout => \timer|Equal0~6_combout\);

-- Location: LCCOMB_X79_Y37_N0
\timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~5_combout\ = (!\timer|s_count\(18) & (!\timer|s_count\(19) & (!\timer|s_count\(20) & !\timer|s_count\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|s_count\(18),
	datab => \timer|s_count\(19),
	datac => \timer|s_count\(20),
	datad => \timer|s_count\(17),
	combout => \timer|Equal0~5_combout\);

-- Location: LCCOMB_X79_Y38_N12
\timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|Equal0~9_combout\ = (\timer|Equal0~4_combout\ & (\timer|Equal0~8_combout\ & (\timer|Equal0~6_combout\ & \timer|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|Equal0~4_combout\,
	datab => \timer|Equal0~8_combout\,
	datac => \timer|Equal0~6_combout\,
	datad => \timer|Equal0~5_combout\,
	combout => \timer|Equal0~9_combout\);

-- Location: LCCOMB_X79_Y38_N30
\timer|s_count~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|s_count~34_combout\ = (\timer|Equal0~9_combout\ & ((\timer|s_count\(0)) # (!\geradordepulso2hz|pulse~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|pulse~q\,
	datac => \timer|s_count\(0),
	datad => \timer|Equal0~9_combout\,
	combout => \timer|s_count~34_combout\);

-- Location: FF_X80_Y38_N1
\timer|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|s_count[0]~32_combout\,
	asdata => \~GND~combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	sload => \timer|s_count~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|s_count\(0));

-- Location: LCCOMB_X79_Y38_N0
\timer|DelayP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer|DelayP~0_combout\ = ((\geradordepulso2hz|pulse~q\ & !\timer|s_count\(0))) # (!\timer|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \geradordepulso2hz|pulse~q\,
	datac => \timer|s_count\(0),
	datad => \timer|Equal0~9_combout\,
	combout => \timer|DelayP~0_combout\);

-- Location: FF_X79_Y38_N1
\timer|DelayP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer|DelayP~0_combout\,
	sclr => \ALT_INV_KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer|DelayP~q\);

-- Location: LCCOMB_X58_Y36_N8
\ram|s_Memoria~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria~0_combout\ = (\KEY[2]~input_o\ & \timer|DelayP~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X114_Y37_N2
\registerdecoder|WE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \registerdecoder|WE~feeder_combout\ = \geradordepulso2hz|pulse~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \geradordepulso2hz|pulse~q\,
	combout => \registerdecoder|WE~feeder_combout\);

-- Location: FF_X114_Y37_N3
\registerdecoder|WE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \registerdecoder|WE~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerdecoder|WE~q\);

-- Location: CLKCTRL_G6
\registerdecoder|WE~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \registerdecoder|WE~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \registerdecoder|WE~clkctrl_outclk\);

-- Location: FF_X55_Y36_N23
\registerbank|array1[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux7~25_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][0]~q\);

-- Location: FF_X56_Y36_N5
\registerbank|array1[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux5~25_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][2]~q\);

-- Location: FF_X55_Y36_N27
\registerbank|array1[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux6~25_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][1]~q\);

-- Location: FF_X57_Y36_N23
\registerbank|array1[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux4~25_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][3]~q\);

-- Location: LCCOMB_X54_Y36_N26
\aritmeticunit|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Equal1~1_combout\ = (!\registerbank|array1[0][0]~q\ & (!\registerbank|array1[0][2]~q\ & (!\registerbank|array1[0][1]~q\ & !\registerbank|array1[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][0]~q\,
	datab => \registerbank|array1[0][2]~q\,
	datac => \registerbank|array1[0][1]~q\,
	datad => \registerbank|array1[0][3]~q\,
	combout => \aritmeticunit|Equal1~1_combout\);

-- Location: FF_X57_Y36_N27
\registerbank|array1[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux2~25_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][5]~q\);

-- Location: FF_X58_Y36_N27
\registerbank|array1[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux1~18_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][6]~q\);

-- Location: FF_X57_Y36_N31
\registerbank|array1[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux3~25_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][4]~q\);

-- Location: FF_X58_Y36_N15
\registerbank|array1[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \rom|Mux0~5_combout\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[0][7]~q\);

-- Location: LCCOMB_X54_Y36_N28
\aritmeticunit|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Equal1~0_combout\ = (!\registerbank|array1[0][5]~q\ & (!\registerbank|array1[0][6]~q\ & (!\registerbank|array1[0][4]~q\ & !\registerbank|array1[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][5]~q\,
	datab => \registerbank|array1[0][6]~q\,
	datac => \registerbank|array1[0][4]~q\,
	datad => \registerbank|array1[0][7]~q\,
	combout => \aritmeticunit|Equal1~0_combout\);

-- Location: FF_X58_Y36_N5
\registerbank|array1[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][6]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][6]~q\);

-- Location: FF_X58_Y36_N9
\registerbank|array1[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][6]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][6]~q\);

-- Location: FF_X58_Y36_N19
\registerbank|array1[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][6]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][6]~q\);

-- Location: FF_X57_Y36_N15
\registerbank|array1[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][4]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][4]~q\);

-- Location: FF_X56_Y36_N15
\registerbank|array1[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][4]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][4]~q\);

-- Location: FF_X56_Y36_N25
\registerbank|array1[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][4]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][4]~q\);

-- Location: FF_X57_Y36_N3
\registerbank|array1[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][5]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][5]~q\);

-- Location: FF_X56_Y36_N27
\registerbank|array1[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][5]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][5]~q\);

-- Location: FF_X56_Y36_N21
\registerbank|array1[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][5]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][5]~q\);

-- Location: FF_X58_Y36_N23
\registerbank|array1[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][7]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][7]~q\);

-- Location: FF_X58_Y36_N7
\registerbank|array1[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][7]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][7]~q\);

-- Location: FF_X59_Y36_N27
\registerbank|array1[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][7]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][7]~q\);

-- Location: LCCOMB_X55_Y36_N12
\aritmeticunit|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Equal0~0_combout\ = (!\registerbank|array1[3][6]~q\ & (!\registerbank|array1[3][4]~q\ & (!\registerbank|array1[3][5]~q\ & !\registerbank|array1[3][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[3][6]~q\,
	datab => \registerbank|array1[3][4]~q\,
	datac => \registerbank|array1[3][5]~q\,
	datad => \registerbank|array1[3][7]~q\,
	combout => \aritmeticunit|Equal0~0_combout\);

-- Location: FF_X56_Y36_N31
\registerbank|array1[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][2]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][2]~q\);

-- Location: FF_X56_Y36_N9
\registerbank|array1[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][2]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][2]~q\);

-- Location: FF_X56_Y36_N11
\registerbank|array1[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][2]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][2]~q\);

-- Location: FF_X57_Y36_N11
\registerbank|array1[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][3]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][3]~q\);

-- Location: FF_X56_Y36_N23
\registerbank|array1[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][3]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][3]~q\);

-- Location: FF_X56_Y36_N29
\registerbank|array1[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][3]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][3]~q\);

-- Location: FF_X55_Y36_N5
\registerbank|array1[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][1]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][1]~q\);

-- Location: FF_X55_Y36_N15
\registerbank|array1[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][1]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][1]~q\);

-- Location: FF_X55_Y36_N21
\registerbank|array1[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][1]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][1]~q\);

-- Location: FF_X55_Y36_N9
\registerbank|array1[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[0][0]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[1][0]~q\);

-- Location: FF_X55_Y36_N31
\registerbank|array1[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[1][0]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[2][0]~q\);

-- Location: FF_X55_Y36_N19
\registerbank|array1[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \registerdecoder|WE~clkctrl_outclk\,
	asdata => \registerbank|array1[2][0]~q\,
	clrn => \KEY[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registerbank|array1[3][0]~q\);

-- Location: LCCOMB_X54_Y36_N20
\aritmeticunit|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Equal0~1_combout\ = (!\registerbank|array1[3][2]~q\ & (!\registerbank|array1[3][3]~q\ & (!\registerbank|array1[3][1]~q\ & !\registerbank|array1[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[3][2]~q\,
	datab => \registerbank|array1[3][3]~q\,
	datac => \registerbank|array1[3][1]~q\,
	datad => \registerbank|array1[3][0]~q\,
	combout => \aritmeticunit|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y36_N18
\aritmeticunit|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|process_0~0_combout\ = (\aritmeticunit|Equal1~1_combout\ & ((\aritmeticunit|Equal1~0_combout\) # ((\aritmeticunit|Equal0~0_combout\ & \aritmeticunit|Equal0~1_combout\)))) # (!\aritmeticunit|Equal1~1_combout\ & 
-- (((\aritmeticunit|Equal0~0_combout\ & \aritmeticunit|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|Equal1~1_combout\,
	datab => \aritmeticunit|Equal1~0_combout\,
	datac => \aritmeticunit|Equal0~0_combout\,
	datad => \aritmeticunit|Equal0~1_combout\,
	combout => \aritmeticunit|process_0~0_combout\);

-- Location: LCCOMB_X55_Y36_N30
\aritmeticunit|adder8_1|bit1|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit1|cout~0_combout\ = (\registerbank|array1[0][1]~q\ & ((\registerbank|array1[1][1]~q\) # ((\registerbank|array1[1][0]~q\ & \registerbank|array1[0][0]~q\)))) # (!\registerbank|array1[0][1]~q\ & (\registerbank|array1[1][1]~q\ & 
-- (\registerbank|array1[1][0]~q\ & \registerbank|array1[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][1]~q\,
	datab => \registerbank|array1[1][1]~q\,
	datac => \registerbank|array1[1][0]~q\,
	datad => \registerbank|array1[0][0]~q\,
	combout => \aritmeticunit|adder8_1|bit1|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N4
\aritmeticunit|adder8_1|bit2|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit2|s~0_combout\ = \registerbank|array1[1][2]~q\ $ (\registerbank|array1[0][2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[1][2]~q\,
	datac => \registerbank|array1[0][2]~q\,
	combout => \aritmeticunit|adder8_1|bit2|s~0_combout\);

-- Location: LCCOMB_X55_Y36_N4
\aritmeticunit|adder9_1|bit1|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit1|cout~0_combout\ = \registerbank|array1[1][1]~q\ $ (((\registerbank|array1[0][0]~q\ & \registerbank|array1[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][0]~q\,
	datac => \registerbank|array1[1][1]~q\,
	datad => \registerbank|array1[1][0]~q\,
	combout => \aritmeticunit|adder9_1|bit1|cout~0_combout\);

-- Location: LCCOMB_X55_Y36_N10
\aritmeticunit|adder9_1|bit0|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit0|cout~0_combout\ = (\registerbank|array1[2][0]~q\ & (\registerbank|array1[0][0]~q\ $ (\registerbank|array1[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[2][0]~q\,
	datac => \registerbank|array1[0][0]~q\,
	datad => \registerbank|array1[1][0]~q\,
	combout => \aritmeticunit|adder9_1|bit0|cout~0_combout\);

-- Location: LCCOMB_X55_Y36_N14
\aritmeticunit|adder9_1|bit1|cout~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit1|cout~1_combout\ = (\registerbank|array1[2][1]~q\ & ((\aritmeticunit|adder9_1|bit0|cout~0_combout\) # (\registerbank|array1[0][1]~q\ $ (\aritmeticunit|adder9_1|bit1|cout~0_combout\)))) # (!\registerbank|array1[2][1]~q\ & 
-- (\aritmeticunit|adder9_1|bit0|cout~0_combout\ & (\registerbank|array1[0][1]~q\ $ (\aritmeticunit|adder9_1|bit1|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][1]~q\,
	datab => \aritmeticunit|adder9_1|bit1|cout~0_combout\,
	datac => \registerbank|array1[2][1]~q\,
	datad => \aritmeticunit|adder9_1|bit0|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit1|cout~1_combout\);

-- Location: LCCOMB_X56_Y36_N8
\aritmeticunit|adder9_1|bit2|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit2|cout~0_combout\ = (\registerbank|array1[2][2]~q\ & ((\aritmeticunit|adder9_1|bit1|cout~1_combout\) # (\aritmeticunit|adder8_1|bit1|cout~0_combout\ $ (\aritmeticunit|adder8_1|bit2|s~0_combout\)))) # 
-- (!\registerbank|array1[2][2]~q\ & (\aritmeticunit|adder9_1|bit1|cout~1_combout\ & (\aritmeticunit|adder8_1|bit1|cout~0_combout\ $ (\aritmeticunit|adder8_1|bit2|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder8_1|bit1|cout~0_combout\,
	datab => \aritmeticunit|adder8_1|bit2|s~0_combout\,
	datac => \registerbank|array1[2][2]~q\,
	datad => \aritmeticunit|adder9_1|bit1|cout~1_combout\,
	combout => \aritmeticunit|adder9_1|bit2|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N16
\aritmeticunit|adder8_1|bit2|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit2|cout~0_combout\ = (\registerbank|array1[1][2]~q\ & ((\registerbank|array1[0][2]~q\) # (\aritmeticunit|adder8_1|bit1|cout~0_combout\))) # (!\registerbank|array1[1][2]~q\ & (\registerbank|array1[0][2]~q\ & 
-- \aritmeticunit|adder8_1|bit1|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[1][2]~q\,
	datab => \registerbank|array1[0][2]~q\,
	datac => \aritmeticunit|adder8_1|bit1|cout~0_combout\,
	combout => \aritmeticunit|adder8_1|bit2|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N0
\aritmeticunit|adder9_1|bit3|s~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit3|s~2_combout\ = \registerbank|array1[0][3]~q\ $ (\registerbank|array1[2][3]~q\ $ (\registerbank|array1[1][3]~q\ $ (\aritmeticunit|adder8_1|bit2|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][3]~q\,
	datab => \registerbank|array1[2][3]~q\,
	datac => \registerbank|array1[1][3]~q\,
	datad => \aritmeticunit|adder8_1|bit2|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit3|s~2_combout\);

-- Location: LCCOMB_X56_Y36_N30
\aritmeticunit|adder9_1|bit2|s~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit2|s~2_combout\ = \aritmeticunit|adder8_1|bit1|cout~0_combout\ $ (\registerbank|array1[0][2]~q\ $ (\registerbank|array1[1][2]~q\ $ (\registerbank|array1[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder8_1|bit1|cout~0_combout\,
	datab => \registerbank|array1[0][2]~q\,
	datac => \registerbank|array1[1][2]~q\,
	datad => \registerbank|array1[2][2]~q\,
	combout => \aritmeticunit|adder9_1|bit2|s~2_combout\);

-- Location: LCCOMB_X55_Y36_N18
\aritmeticunit|adder10_1|bit0|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit0|cout~0_combout\ = (\registerbank|array1[3][0]~q\ & (\registerbank|array1[2][0]~q\ $ (\registerbank|array1[1][0]~q\ $ (\registerbank|array1[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[2][0]~q\,
	datab => \registerbank|array1[1][0]~q\,
	datac => \registerbank|array1[3][0]~q\,
	datad => \registerbank|array1[0][0]~q\,
	combout => \aritmeticunit|adder10_1|bit0|cout~0_combout\);

-- Location: LCCOMB_X55_Y36_N26
\aritmeticunit|adder9_1|bit1|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit1|s~0_combout\ = \registerbank|array1[0][1]~q\ $ (!\registerbank|array1[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \registerbank|array1[0][1]~q\,
	datad => \registerbank|array1[1][1]~q\,
	combout => \aritmeticunit|adder9_1|bit1|s~0_combout\);

-- Location: LCCOMB_X55_Y36_N6
\aritmeticunit|adder9_1|bit1|s~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit1|s~1_combout\ = \registerbank|array1[2][1]~q\ $ (\aritmeticunit|adder9_1|bit1|s~0_combout\ $ (((!\registerbank|array1[1][0]~q\) # (!\registerbank|array1[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][0]~q\,
	datab => \registerbank|array1[2][1]~q\,
	datac => \registerbank|array1[1][0]~q\,
	datad => \aritmeticunit|adder9_1|bit1|s~0_combout\,
	combout => \aritmeticunit|adder9_1|bit1|s~1_combout\);

-- Location: LCCOMB_X55_Y36_N20
\aritmeticunit|adder10_1|bit1|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit1|cout~0_combout\ = (\aritmeticunit|adder10_1|bit0|cout~0_combout\ & ((\registerbank|array1[3][1]~q\) # (\aritmeticunit|adder9_1|bit0|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit1|s~1_combout\)))) # 
-- (!\aritmeticunit|adder10_1|bit0|cout~0_combout\ & (\registerbank|array1[3][1]~q\ & (\aritmeticunit|adder9_1|bit0|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit1|s~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit0|cout~0_combout\,
	datab => \aritmeticunit|adder10_1|bit0|cout~0_combout\,
	datac => \registerbank|array1[3][1]~q\,
	datad => \aritmeticunit|adder9_1|bit1|s~1_combout\,
	combout => \aritmeticunit|adder10_1|bit1|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N10
\aritmeticunit|adder10_1|bit2|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit2|cout~0_combout\ = (\registerbank|array1[3][2]~q\ & ((\aritmeticunit|adder10_1|bit1|cout~0_combout\) # (\aritmeticunit|adder9_1|bit1|cout~1_combout\ $ (\aritmeticunit|adder9_1|bit2|s~2_combout\)))) # 
-- (!\registerbank|array1[3][2]~q\ & (\aritmeticunit|adder10_1|bit1|cout~0_combout\ & (\aritmeticunit|adder9_1|bit1|cout~1_combout\ $ (\aritmeticunit|adder9_1|bit2|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit1|cout~1_combout\,
	datab => \aritmeticunit|adder9_1|bit2|s~2_combout\,
	datac => \registerbank|array1[3][2]~q\,
	datad => \aritmeticunit|adder10_1|bit1|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit2|cout~0_combout\);

-- Location: LCCOMB_X55_Y36_N0
\aritmeticunit|adder10_1|bit3|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit3|s~combout\ = \aritmeticunit|adder9_1|bit2|cout~0_combout\ $ (\registerbank|array1[3][3]~q\ $ (\aritmeticunit|adder9_1|bit3|s~2_combout\ $ (\aritmeticunit|adder10_1|bit2|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit2|cout~0_combout\,
	datab => \registerbank|array1[3][3]~q\,
	datac => \aritmeticunit|adder9_1|bit3|s~2_combout\,
	datad => \aritmeticunit|adder10_1|bit2|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit3|s~combout\);

-- Location: LCCOMB_X55_Y36_N28
\aritmeticunit|adder10_1|bit2|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit2|s~combout\ = \aritmeticunit|adder9_1|bit2|s~2_combout\ $ (\registerbank|array1[3][2]~q\ $ (\aritmeticunit|adder9_1|bit1|cout~1_combout\ $ (\aritmeticunit|adder10_1|bit1|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit2|s~2_combout\,
	datab => \registerbank|array1[3][2]~q\,
	datac => \aritmeticunit|adder9_1|bit1|cout~1_combout\,
	datad => \aritmeticunit|adder10_1|bit1|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit2|s~combout\);

-- Location: LCCOMB_X55_Y36_N16
\aritmeticunit|adder10_1|bit1|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit1|s~0_combout\ = \aritmeticunit|adder9_1|bit0|cout~0_combout\ $ (\aritmeticunit|adder10_1|bit0|cout~0_combout\ $ (\registerbank|array1[3][1]~q\ $ (\aritmeticunit|adder9_1|bit1|s~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit0|cout~0_combout\,
	datab => \aritmeticunit|adder10_1|bit0|cout~0_combout\,
	datac => \registerbank|array1[3][1]~q\,
	datad => \aritmeticunit|adder9_1|bit1|s~1_combout\,
	combout => \aritmeticunit|adder10_1|bit1|s~0_combout\);

-- Location: LCCOMB_X55_Y36_N8
\aritmeticunit|adder10_1|bit0|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit0|s~0_combout\ = \registerbank|array1[0][0]~q\ $ (\registerbank|array1[3][0]~q\ $ (\registerbank|array1[1][0]~q\ $ (\registerbank|array1[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][0]~q\,
	datab => \registerbank|array1[3][0]~q\,
	datac => \registerbank|array1[1][0]~q\,
	datad => \registerbank|array1[2][0]~q\,
	combout => \aritmeticunit|adder10_1|bit0|s~0_combout\);

-- Location: LCCOMB_X59_Y36_N2
\aritmeticunit|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~1_cout\ = CARRY((\aritmeticunit|adder10_1|bit1|s~0_combout\ & \aritmeticunit|adder10_1|bit0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder10_1|bit1|s~0_combout\,
	datab => \aritmeticunit|adder10_1|bit0|s~0_combout\,
	datad => VCC,
	cout => \aritmeticunit|Add0~1_cout\);

-- Location: LCCOMB_X59_Y36_N4
\aritmeticunit|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~2_combout\ = (\aritmeticunit|adder10_1|bit2|s~combout\ & (!\aritmeticunit|Add0~1_cout\)) # (!\aritmeticunit|adder10_1|bit2|s~combout\ & ((\aritmeticunit|Add0~1_cout\) # (GND)))
-- \aritmeticunit|Add0~3\ = CARRY((!\aritmeticunit|Add0~1_cout\) # (!\aritmeticunit|adder10_1|bit2|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aritmeticunit|adder10_1|bit2|s~combout\,
	datad => VCC,
	cin => \aritmeticunit|Add0~1_cout\,
	combout => \aritmeticunit|Add0~2_combout\,
	cout => \aritmeticunit|Add0~3\);

-- Location: LCCOMB_X59_Y36_N6
\aritmeticunit|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~6_combout\ = (\aritmeticunit|adder10_1|bit3|s~combout\ & (\aritmeticunit|Add0~3\ $ (GND))) # (!\aritmeticunit|adder10_1|bit3|s~combout\ & (!\aritmeticunit|Add0~3\ & VCC))
-- \aritmeticunit|Add0~7\ = CARRY((\aritmeticunit|adder10_1|bit3|s~combout\ & !\aritmeticunit|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder10_1|bit3|s~combout\,
	datad => VCC,
	cin => \aritmeticunit|Add0~3\,
	combout => \aritmeticunit|Add0~6_combout\,
	cout => \aritmeticunit|Add0~7\);

-- Location: LCCOMB_X60_Y36_N6
\aritmeticunit|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~32_combout\ = (\SW[0]~input_o\ & ((\aritmeticunit|process_0~0_combout\ & (\registerbank|array1[2][1]~q\)) # (!\aritmeticunit|process_0~0_combout\ & ((\aritmeticunit|Add0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \aritmeticunit|process_0~0_combout\,
	datac => \registerbank|array1[2][1]~q\,
	datad => \aritmeticunit|Add0~6_combout\,
	combout => \aritmeticunit|Add0~32_combout\);

-- Location: LCCOMB_X59_Y34_N14
\aritmeticunit|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~33_combout\ = (\ram|s_Memoria~0_combout\ & ((\aritmeticunit|Add0~32_combout\) # ((!\SW[0]~input_o\ & \rom|Mux6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \rom|Mux6~25_combout\,
	datad => \aritmeticunit|Add0~32_combout\,
	combout => \aritmeticunit|Add0~33_combout\);

-- Location: LCCOMB_X60_Y41_N2
\ram|s_Memoria[84][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[84][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[84][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N14
\ram|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~0_combout\ = (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Decoder0~0_combout\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X55_Y37_N6
\ram|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~10_combout\ = (\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(5) & \addresscounter|adder|s_cntValue\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Decoder0~10_combout\);

-- Location: LCCOMB_X53_Y41_N14
\ram|s_Memoria[84][2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[84][2]~49_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~10_combout\)) # (!\ram|Decoder0~0_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~0_combout\,
	datab => \timer|DelayP~q\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~10_combout\,
	combout => \ram|s_Memoria[84][2]~49_combout\);

-- Location: LCCOMB_X60_Y41_N12
\ram|s_Memoria[84][2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[84][2]~50_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[84][2]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[84][2]~49_combout\,
	datab => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[84][2]~50_combout\);

-- Location: FF_X60_Y41_N3
\ram|s_Memoria[84][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[84][1]~feeder_combout\,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][1]~q\);

-- Location: LCCOMB_X59_Y37_N10
\ram|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~17_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Decoder0~17_combout\);

-- Location: LCCOMB_X60_Y45_N30
\ram|s_Memoria[116][0]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[116][0]~101_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~0_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~17_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~0_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[116][0]~101_combout\);

-- Location: LCCOMB_X60_Y45_N12
\ram|s_Memoria[116][0]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[116][0]~102_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[116][0]~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram|s_Memoria[116][0]~101_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[116][0]~102_combout\);

-- Location: FF_X61_Y45_N15
\ram|s_Memoria[116][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][1]~q\);

-- Location: LCCOMB_X58_Y40_N12
\ram|s_Memoria[52][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[52][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[52][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N0
\ram|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~3_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(6) & !\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Decoder0~3_combout\);

-- Location: LCCOMB_X52_Y40_N12
\ram|s_Memoria[52][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[52][0]~5_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~0_combout\)) # (!\ram|Decoder0~3_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~3_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~0_combout\,
	combout => \ram|s_Memoria[52][0]~5_combout\);

-- Location: LCCOMB_X58_Y40_N20
\ram|s_Memoria[52][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[52][0]~6_combout\ = (!\ram|s_Memoria[52][0]~5_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[52][0]~5_combout\,
	combout => \ram|s_Memoria[52][0]~6_combout\);

-- Location: FF_X58_Y40_N13
\ram|s_Memoria[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[52][1]~feeder_combout\,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][1]~q\);

-- Location: LCCOMB_X54_Y35_N14
\ram|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~14_combout\ = (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4) & !\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Decoder0~14_combout\);

-- Location: LCCOMB_X53_Y37_N28
\ram|s_Memoria[20][7]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[20][7]~81_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\)) # (!\ram|Decoder0~0_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~0_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~14_combout\,
	combout => \ram|s_Memoria[20][7]~81_combout\);

-- Location: LCCOMB_X53_Y37_N26
\ram|s_Memoria[20][7]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[20][7]~82_combout\ = (!\ram|s_Memoria[20][7]~81_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[20][7]~81_combout\,
	combout => \ram|s_Memoria[20][7]~82_combout\);

-- Location: FF_X58_Y40_N11
\ram|s_Memoria[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][1]~q\);

-- Location: LCCOMB_X58_Y40_N10
\ram|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~20_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[52][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[20][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[52][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[20][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~20_combout\);

-- Location: LCCOMB_X61_Y45_N14
\ram|Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~21_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~20_combout\ & ((\ram|s_Memoria[116][1]~q\))) # (!\ram|Mux6~20_combout\ & (\ram|s_Memoria[84][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[84][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[116][1]~q\,
	datad => \ram|Mux6~20_combout\,
	combout => \ram|Mux6~21_combout\);

-- Location: LCCOMB_X53_Y37_N4
\ram|Decoder0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~28_combout\ = (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Decoder0~28_combout\);

-- Location: LCCOMB_X62_Y44_N0
\ram|s_Memoria[92][5]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[92][5]~457_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\)) # (!\ram|Decoder0~10_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~10_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~28_combout\,
	combout => \ram|s_Memoria[92][5]~457_combout\);

-- Location: LCCOMB_X62_Y44_N30
\ram|s_Memoria[92][5]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[92][5]~458_combout\ = (!\ram|s_Memoria[92][5]~457_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[92][5]~457_combout\,
	combout => \ram|s_Memoria[92][5]~458_combout\);

-- Location: FF_X62_Y44_N31
\ram|s_Memoria[92][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][1]~q\);

-- Location: LCCOMB_X62_Y44_N18
\ram|s_Memoria[124][0]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[124][0]~473_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~17_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~28_combout\,
	combout => \ram|s_Memoria[124][0]~473_combout\);

-- Location: LCCOMB_X62_Y44_N6
\ram|s_Memoria[124][0]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[124][0]~474_combout\ = (!\ram|s_Memoria[124][0]~473_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[124][0]~473_combout\,
	combout => \ram|s_Memoria[124][0]~474_combout\);

-- Location: FF_X62_Y44_N13
\ram|s_Memoria[124][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][1]~q\);

-- Location: LCCOMB_X65_Y40_N20
\ram|s_Memoria[60][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[60][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[60][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N12
\ram|s_Memoria[60][4]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[60][4]~477_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\)) # (!\ram|Decoder0~3_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~3_combout\,
	datab => \ram|Decoder0~28_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[60][4]~477_combout\);

-- Location: LCCOMB_X65_Y40_N28
\ram|s_Memoria[60][4]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[60][4]~478_combout\ = (!\ram|s_Memoria[60][4]~477_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[60][4]~477_combout\,
	combout => \ram|s_Memoria[60][4]~478_combout\);

-- Location: FF_X65_Y40_N21
\ram|s_Memoria[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[60][1]~feeder_combout\,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][1]~q\);

-- Location: LCCOMB_X61_Y43_N24
\ram|s_Memoria[28][6]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[28][6]~461_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~28_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~28_combout\,
	datad => \ram|Decoder0~14_combout\,
	combout => \ram|s_Memoria[28][6]~461_combout\);

-- Location: LCCOMB_X58_Y43_N0
\ram|s_Memoria[28][6]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[28][6]~462_combout\ = (!\ram|s_Memoria[28][6]~461_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[28][6]~461_combout\,
	combout => \ram|s_Memoria[28][6]~462_combout\);

-- Location: FF_X58_Y43_N23
\ram|s_Memoria[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][1]~q\);

-- Location: LCCOMB_X58_Y43_N22
\ram|Mux6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~27_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[60][1]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[28][1]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[60][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[28][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux6~27_combout\);

-- Location: LCCOMB_X62_Y44_N12
\ram|Mux6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~28_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~27_combout\ & ((\ram|s_Memoria[124][1]~q\))) # (!\ram|Mux6~27_combout\ & (\ram|s_Memoria[92][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[92][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[124][1]~q\,
	datad => \ram|Mux6~27_combout\,
	combout => \ram|Mux6~28_combout\);

-- Location: LCCOMB_X63_Y43_N30
\ram|s_Memoria[100][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[100][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[100][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y37_N0
\ram|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~19_combout\ = (\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(5) & !\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Decoder0~19_combout\);

-- Location: LCCOMB_X63_Y38_N6
\ram|s_Memoria[100][1]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[100][1]~117_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\) # (!\ram|Decoder0~0_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~0_combout\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[100][1]~117_combout\);

-- Location: LCCOMB_X63_Y38_N14
\ram|s_Memoria[100][1]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[100][1]~118_combout\ = (!\ram|s_Memoria[100][1]~117_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[100][1]~117_combout\,
	combout => \ram|s_Memoria[100][1]~118_combout\);

-- Location: FF_X63_Y43_N31
\ram|s_Memoria[100][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[100][1]~feeder_combout\,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][1]~q\);

-- Location: LCCOMB_X63_Y43_N28
\ram|s_Memoria[68][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[68][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[68][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N0
\ram|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~11_combout\ = (\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Decoder0~11_combout\);

-- Location: LCCOMB_X61_Y43_N28
\ram|s_Memoria[68][5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[68][5]~53_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~0_combout\) # (!\ram|Decoder0~11_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~11_combout\,
	datad => \ram|Decoder0~0_combout\,
	combout => \ram|s_Memoria[68][5]~53_combout\);

-- Location: LCCOMB_X60_Y39_N4
\ram|s_Memoria[68][5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[68][5]~54_combout\ = (!\ram|s_Memoria[68][5]~53_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[68][5]~53_combout\,
	combout => \ram|s_Memoria[68][5]~54_combout\);

-- Location: FF_X63_Y43_N29
\ram|s_Memoria[68][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[68][1]~feeder_combout\,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][1]~q\);

-- Location: LCCOMB_X59_Y40_N20
\ram|s_Memoria[36][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[36][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[36][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N30
\ram|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~7_combout\ = (\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Decoder0~7_combout\);

-- Location: LCCOMB_X59_Y40_N16
\ram|s_Memoria[36][7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[36][7]~21_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~0_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~7_combout\,
	datac => \ram|Decoder0~0_combout\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[36][7]~21_combout\);

-- Location: LCCOMB_X59_Y40_N2
\ram|s_Memoria[36][7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[36][7]~22_combout\ = (!\ram|s_Memoria[36][7]~21_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[36][7]~21_combout\,
	combout => \ram|s_Memoria[36][7]~22_combout\);

-- Location: FF_X59_Y40_N21
\ram|s_Memoria[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[36][1]~feeder_combout\,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][1]~q\);

-- Location: LCCOMB_X57_Y35_N12
\ram|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~15_combout\ = (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Decoder0~15_combout\);

-- Location: LCCOMB_X53_Y38_N18
\ram|s_Memoria[4][4]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[4][4]~85_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~15_combout\) # (!\ram|Decoder0~0_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~0_combout\,
	datad => \ram|Decoder0~15_combout\,
	combout => \ram|s_Memoria[4][4]~85_combout\);

-- Location: LCCOMB_X53_Y38_N30
\ram|s_Memoria[4][4]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[4][4]~86_combout\ = (!\ram|s_Memoria[4][4]~85_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[4][4]~85_combout\,
	combout => \ram|s_Memoria[4][4]~86_combout\);

-- Location: FF_X59_Y40_N19
\ram|s_Memoria[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][1]~q\);

-- Location: LCCOMB_X59_Y40_N18
\ram|Mux6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~24_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[36][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[36][1]~q\,
	datac => \ram|s_Memoria[4][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~24_combout\);

-- Location: LCCOMB_X62_Y43_N30
\ram|Mux6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~25_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~24_combout\ & (\ram|s_Memoria[100][1]~q\)) # (!\ram|Mux6~24_combout\ & ((\ram|s_Memoria[68][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[100][1]~q\,
	datab => \ram|s_Memoria[68][1]~q\,
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \ram|Mux6~24_combout\,
	combout => \ram|Mux6~25_combout\);

-- Location: LCCOMB_X66_Y42_N4
\ram|s_Memoria[76][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[76][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N10
\ram|s_Memoria[76][2]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][2]~465_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\)) # (!\ram|Decoder0~11_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~11_combout\,
	datab => \ram|Decoder0~28_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[76][2]~465_combout\);

-- Location: LCCOMB_X66_Y42_N30
\ram|s_Memoria[76][2]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][2]~466_combout\ = (!\ram|s_Memoria[76][2]~465_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[76][2]~465_combout\,
	combout => \ram|s_Memoria[76][2]~466_combout\);

-- Location: FF_X66_Y42_N5
\ram|s_Memoria[76][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[76][1]~feeder_combout\,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][1]~q\);

-- Location: LCCOMB_X61_Y38_N0
\ram|s_Memoria[108][1]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[108][1]~449_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\) # (!\ram|Decoder0~28_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~28_combout\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[108][1]~449_combout\);

-- Location: LCCOMB_X61_Y38_N30
\ram|s_Memoria[108][1]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[108][1]~450_combout\ = (!\ram|s_Memoria[108][1]~449_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[108][1]~449_combout\,
	combout => \ram|s_Memoria[108][1]~450_combout\);

-- Location: FF_X57_Y35_N15
\ram|s_Memoria[108][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][1]~q\);

-- Location: LCCOMB_X57_Y35_N28
\ram|s_Memoria[12][3]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[12][3]~469_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~15_combout\) # (!\ram|Decoder0~28_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~28_combout\,
	datad => \ram|Decoder0~15_combout\,
	combout => \ram|s_Memoria[12][3]~469_combout\);

-- Location: LCCOMB_X57_Y35_N26
\ram|s_Memoria[12][3]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[12][3]~470_combout\ = (!\ram|s_Memoria[12][3]~469_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[12][3]~469_combout\,
	combout => \ram|s_Memoria[12][3]~470_combout\);

-- Location: FF_X57_Y35_N17
\ram|s_Memoria[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][1]~q\);

-- Location: LCCOMB_X52_Y42_N6
\ram|s_Memoria[44][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[44][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[44][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y40_N6
\ram|s_Memoria[44][5]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[44][5]~453_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~7_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~28_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[44][5]~453_combout\);

-- Location: LCCOMB_X65_Y40_N12
\ram|s_Memoria[44][5]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[44][5]~454_combout\ = (!\ram|s_Memoria[44][5]~453_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[44][5]~453_combout\,
	combout => \ram|s_Memoria[44][5]~454_combout\);

-- Location: FF_X52_Y42_N7
\ram|s_Memoria[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[44][1]~feeder_combout\,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][1]~q\);

-- Location: LCCOMB_X57_Y35_N16
\ram|Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~22_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|s_Memoria[44][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[12][1]~q\,
	datad => \ram|s_Memoria[44][1]~q\,
	combout => \ram|Mux6~22_combout\);

-- Location: LCCOMB_X57_Y35_N14
\ram|Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~23_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~22_combout\ & ((\ram|s_Memoria[108][1]~q\))) # (!\ram|Mux6~22_combout\ & (\ram|s_Memoria[76][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[76][1]~q\,
	datac => \ram|s_Memoria[108][1]~q\,
	datad => \ram|Mux6~22_combout\,
	combout => \ram|Mux6~23_combout\);

-- Location: LCCOMB_X62_Y42_N10
\ram|Mux6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~26_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux6~23_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux6~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux6~25_combout\,
	datad => \ram|Mux6~23_combout\,
	combout => \ram|Mux6~26_combout\);

-- Location: LCCOMB_X62_Y42_N4
\ram|Mux6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~29_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~26_combout\ & ((\ram|Mux6~28_combout\))) # (!\ram|Mux6~26_combout\ & (\ram|Mux6~21_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~21_combout\,
	datab => \ram|Mux6~28_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux6~26_combout\,
	combout => \ram|Mux6~29_combout\);

-- Location: LCCOMB_X59_Y44_N20
\ram|s_Memoria[94][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[94][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[94][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y41_N24
\ram|Decoder0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~30_combout\ = (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Decoder0~30_combout\);

-- Location: LCCOMB_X55_Y42_N14
\ram|s_Memoria[94][6]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[94][6]~425_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~10_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~10_combout\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[94][6]~425_combout\);

-- Location: LCCOMB_X59_Y44_N8
\ram|s_Memoria[94][6]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[94][6]~426_combout\ = (!\ram|s_Memoria[94][6]~425_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[94][6]~425_combout\,
	combout => \ram|s_Memoria[94][6]~426_combout\);

-- Location: FF_X59_Y44_N21
\ram|s_Memoria[94][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[94][1]~feeder_combout\,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][1]~q\);

-- Location: LCCOMB_X62_Y44_N14
\ram|s_Memoria[126][6]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[126][6]~441_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~17_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~17_combout\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[126][6]~441_combout\);

-- Location: LCCOMB_X61_Y44_N30
\ram|s_Memoria[126][6]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[126][6]~442_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[126][6]~441_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram|s_Memoria[126][6]~441_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[126][6]~442_combout\);

-- Location: FF_X61_Y44_N21
\ram|s_Memoria[126][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][1]~q\);

-- Location: LCCOMB_X58_Y44_N16
\ram|s_Memoria[62][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[62][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[62][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y41_N4
\ram|s_Memoria[62][2]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[62][2]~445_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\) # (!\ram|Decoder0~30_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~30_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~3_combout\,
	combout => \ram|s_Memoria[62][2]~445_combout\);

-- Location: LCCOMB_X58_Y44_N30
\ram|s_Memoria[62][2]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[62][2]~446_combout\ = (!\ram|s_Memoria[62][2]~445_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[62][2]~445_combout\,
	combout => \ram|s_Memoria[62][2]~446_combout\);

-- Location: FF_X58_Y44_N17
\ram|s_Memoria[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[62][1]~feeder_combout\,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][1]~q\);

-- Location: LCCOMB_X56_Y44_N30
\ram|s_Memoria[30][4]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[30][4]~429_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\)) # (!\ram|Decoder0~30_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~30_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~14_combout\,
	combout => \ram|s_Memoria[30][4]~429_combout\);

-- Location: LCCOMB_X59_Y44_N16
\ram|s_Memoria[30][4]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[30][4]~430_combout\ = (!\ram|s_Memoria[30][4]~429_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[30][4]~429_combout\,
	combout => \ram|s_Memoria[30][4]~430_combout\);

-- Location: FF_X59_Y44_N3
\ram|s_Memoria[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][1]~q\);

-- Location: LCCOMB_X59_Y44_N2
\ram|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~17_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[62][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[30][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[62][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[30][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~17_combout\);

-- Location: LCCOMB_X61_Y44_N20
\ram|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~18_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~17_combout\ & ((\ram|s_Memoria[126][1]~q\))) # (!\ram|Mux6~17_combout\ & (\ram|s_Memoria[94][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[94][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[126][1]~q\,
	datad => \ram|Mux6~17_combout\,
	combout => \ram|Mux6~18_combout\);

-- Location: LCCOMB_X62_Y35_N2
\ram|s_Memoria[54][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[54][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[54][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N20
\ram|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~4_combout\ = (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Decoder0~4_combout\);

-- Location: LCCOMB_X62_Y35_N10
\ram|s_Memoria[54][4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[54][4]~29_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\)) # (!\ram|Decoder0~3_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~3_combout\,
	datab => \ram|Decoder0~4_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[54][4]~29_combout\);

-- Location: LCCOMB_X62_Y35_N4
\ram|s_Memoria[54][4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[54][4]~30_combout\ = (!\ram|s_Memoria[54][4]~29_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[54][4]~29_combout\,
	combout => \ram|s_Memoria[54][4]~30_combout\);

-- Location: FF_X62_Y35_N3
\ram|s_Memoria[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[54][1]~feeder_combout\,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][1]~q\);

-- Location: LCCOMB_X63_Y41_N22
\ram|s_Memoria[118][0]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[118][0]~125_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\) # (!\ram|Decoder0~17_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~17_combout\,
	datad => \ram|Decoder0~4_combout\,
	combout => \ram|s_Memoria[118][0]~125_combout\);

-- Location: LCCOMB_X62_Y41_N10
\ram|s_Memoria[118][0]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[118][0]~126_combout\ = (!\ram|s_Memoria[118][0]~125_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[118][0]~125_combout\,
	combout => \ram|s_Memoria[118][0]~126_combout\);

-- Location: FF_X62_Y41_N15
\ram|s_Memoria[118][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][1]~q\);

-- Location: LCCOMB_X53_Y41_N24
\ram|s_Memoria[86][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[86][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[86][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N28
\ram|s_Memoria[86][6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[86][6]~41_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~10_combout\) # (!\ram|Decoder0~4_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~4_combout\,
	datad => \ram|Decoder0~10_combout\,
	combout => \ram|s_Memoria[86][6]~41_combout\);

-- Location: LCCOMB_X53_Y41_N16
\ram|s_Memoria[86][6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[86][6]~42_combout\ = (!\ram|s_Memoria[86][6]~41_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[86][6]~41_combout\,
	combout => \ram|s_Memoria[86][6]~42_combout\);

-- Location: FF_X53_Y41_N25
\ram|s_Memoria[86][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[86][1]~feeder_combout\,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][1]~q\);

-- Location: LCCOMB_X53_Y40_N2
\ram|s_Memoria[22][1]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[22][1]~73_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\) # (!\ram|Decoder0~14_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~14_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~4_combout\,
	combout => \ram|s_Memoria[22][1]~73_combout\);

-- Location: LCCOMB_X53_Y40_N16
\ram|s_Memoria[22][1]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[22][1]~74_combout\ = (!\ram|s_Memoria[22][1]~73_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[22][1]~73_combout\,
	combout => \ram|s_Memoria[22][1]~74_combout\);

-- Location: FF_X53_Y41_N11
\ram|s_Memoria[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][1]~q\);

-- Location: LCCOMB_X53_Y41_N10
\ram|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~10_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[86][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[22][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[86][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[22][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux6~10_combout\);

-- Location: LCCOMB_X62_Y41_N14
\ram|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~11_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~10_combout\ & ((\ram|s_Memoria[118][1]~q\))) # (!\ram|Mux6~10_combout\ & (\ram|s_Memoria[54][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[54][1]~q\,
	datac => \ram|s_Memoria[118][1]~q\,
	datad => \ram|Mux6~10_combout\,
	combout => \ram|Mux6~11_combout\);

-- Location: LCCOMB_X59_Y42_N16
\ram|s_Memoria[78][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[78][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[78][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y42_N0
\ram|s_Memoria[78][4]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[78][4]~433_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~11_combout\)) # (!\ram|Decoder0~30_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~30_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~11_combout\,
	combout => \ram|s_Memoria[78][4]~433_combout\);

-- Location: LCCOMB_X59_Y42_N22
\ram|s_Memoria[78][4]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[78][4]~434_combout\ = (!\ram|s_Memoria[78][4]~433_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[78][4]~433_combout\,
	combout => \ram|s_Memoria[78][4]~434_combout\);

-- Location: FF_X59_Y42_N17
\ram|s_Memoria[78][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[78][1]~feeder_combout\,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][1]~q\);

-- Location: LCCOMB_X59_Y42_N6
\ram|s_Memoria[110][3]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[110][3]~417_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\)) # (!\ram|Decoder0~30_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~30_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[110][3]~417_combout\);

-- Location: LCCOMB_X60_Y42_N0
\ram|s_Memoria[110][3]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[110][3]~418_combout\ = (!\ram|s_Memoria[110][3]~417_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \ram|s_Memoria[110][3]~417_combout\,
	combout => \ram|s_Memoria[110][3]~418_combout\);

-- Location: FF_X59_Y45_N7
\ram|s_Memoria[110][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][1]~q\);

-- Location: LCCOMB_X58_Y44_N26
\ram|s_Memoria[46][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[46][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[46][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y42_N30
\ram|s_Memoria[46][5]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[46][5]~421_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~7_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~7_combout\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[46][5]~421_combout\);

-- Location: LCCOMB_X55_Y42_N28
\ram|s_Memoria[46][5]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[46][5]~422_combout\ = (!\ram|s_Memoria[46][5]~421_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datac => \ram|s_Memoria[46][5]~421_combout\,
	combout => \ram|s_Memoria[46][5]~422_combout\);

-- Location: FF_X58_Y44_N27
\ram|s_Memoria[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[46][1]~feeder_combout\,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][1]~q\);

-- Location: LCCOMB_X63_Y41_N10
\ram|s_Memoria[14][3]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[14][3]~437_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~15_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~15_combout\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[14][3]~437_combout\);

-- Location: LCCOMB_X63_Y41_N8
\ram|s_Memoria[14][3]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[14][3]~438_combout\ = (!\ram|s_Memoria[14][3]~437_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[14][3]~437_combout\,
	combout => \ram|s_Memoria[14][3]~438_combout\);

-- Location: FF_X59_Y45_N29
\ram|s_Memoria[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][1]~q\);

-- Location: LCCOMB_X59_Y45_N28
\ram|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~12_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[46][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[14][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[46][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[14][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~12_combout\);

-- Location: LCCOMB_X59_Y45_N6
\ram|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~13_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~12_combout\ & ((\ram|s_Memoria[110][1]~q\))) # (!\ram|Mux6~12_combout\ & (\ram|s_Memoria[78][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[78][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[110][1]~q\,
	datad => \ram|Mux6~12_combout\,
	combout => \ram|Mux6~13_combout\);

-- Location: LCCOMB_X54_Y38_N0
\ram|s_Memoria[38][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[38][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[38][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N24
\ram|s_Memoria[38][5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[38][5]~13_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\) # (!\ram|Decoder0~7_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~7_combout\,
	datac => \ram|Decoder0~4_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[38][5]~13_combout\);

-- Location: LCCOMB_X54_Y38_N28
\ram|s_Memoria[38][5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[38][5]~14_combout\ = (!\ram|s_Memoria[38][5]~13_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[38][5]~13_combout\,
	combout => \ram|s_Memoria[38][5]~14_combout\);

-- Location: FF_X54_Y38_N1
\ram|s_Memoria[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[38][1]~feeder_combout\,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][1]~q\);

-- Location: LCCOMB_X65_Y41_N0
\ram|s_Memoria[102][0]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[102][0]~109_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\) # (!\ram|Decoder0~4_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~4_combout\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[102][0]~109_combout\);

-- Location: LCCOMB_X62_Y42_N8
\ram|s_Memoria[102][0]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[102][0]~110_combout\ = (!\ram|s_Memoria[102][0]~109_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[102][0]~109_combout\,
	combout => \ram|s_Memoria[102][0]~110_combout\);

-- Location: FF_X62_Y42_N17
\ram|s_Memoria[102][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][1]~q\);

-- Location: LCCOMB_X61_Y38_N10
\ram|s_Memoria[70][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[70][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[70][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N28
\ram|s_Memoria[70][0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[70][0]~45_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~11_combout\) # (!\ram|Decoder0~4_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~4_combout\,
	datad => \ram|Decoder0~11_combout\,
	combout => \ram|s_Memoria[70][0]~45_combout\);

-- Location: LCCOMB_X61_Y38_N6
\ram|s_Memoria[70][0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[70][0]~46_combout\ = (!\ram|s_Memoria[70][0]~45_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[70][0]~45_combout\,
	combout => \ram|s_Memoria[70][0]~46_combout\);

-- Location: FF_X61_Y38_N11
\ram|s_Memoria[70][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[70][1]~feeder_combout\,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][1]~q\);

-- Location: LCCOMB_X55_Y38_N18
\ram|s_Memoria[6][4]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[6][4]~77_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\) # (!\ram|Decoder0~15_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~15_combout\,
	datad => \ram|Decoder0~4_combout\,
	combout => \ram|s_Memoria[6][4]~77_combout\);

-- Location: LCCOMB_X55_Y38_N28
\ram|s_Memoria[6][4]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[6][4]~78_combout\ = (!\ram|s_Memoria[6][4]~77_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[6][4]~77_combout\,
	combout => \ram|s_Memoria[6][4]~78_combout\);

-- Location: FF_X61_Y38_N25
\ram|s_Memoria[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][1]~q\);

-- Location: LCCOMB_X61_Y38_N24
\ram|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~14_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[70][1]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[6][1]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[70][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[6][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~14_combout\);

-- Location: LCCOMB_X62_Y42_N16
\ram|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~15_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~14_combout\ & ((\ram|s_Memoria[102][1]~q\))) # (!\ram|Mux6~14_combout\ & (\ram|s_Memoria[38][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[38][1]~q\,
	datac => \ram|s_Memoria[102][1]~q\,
	datad => \ram|Mux6~14_combout\,
	combout => \ram|Mux6~15_combout\);

-- Location: LCCOMB_X62_Y42_N6
\ram|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~16_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux6~13_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux6~13_combout\,
	datad => \ram|Mux6~15_combout\,
	combout => \ram|Mux6~16_combout\);

-- Location: LCCOMB_X62_Y42_N0
\ram|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~19_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~16_combout\ & (\ram|Mux6~18_combout\)) # (!\ram|Mux6~16_combout\ & ((\ram|Mux6~11_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~18_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux6~11_combout\,
	datad => \ram|Mux6~16_combout\,
	combout => \ram|Mux6~19_combout\);

-- Location: LCCOMB_X62_Y42_N30
\ram|Mux6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~30_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~19_combout\))) # (!\addresscounter|adder|s_cntValue\(1) 
-- & (\ram|Mux6~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux6~29_combout\,
	datad => \ram|Mux6~19_combout\,
	combout => \ram|Mux6~30_combout\);

-- Location: LCCOMB_X61_Y41_N0
\ram|s_Memoria[238][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[238][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[238][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N14
\ram|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~18_combout\ = (\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Decoder0~18_combout\);

-- Location: LCCOMB_X63_Y41_N20
\ram|s_Memoria[238][1]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[238][1]~489_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~18_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~18_combout\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[238][1]~489_combout\);

-- Location: LCCOMB_X61_Y41_N10
\ram|s_Memoria[238][1]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[238][1]~490_combout\ = (!\ram|s_Memoria[238][1]~489_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[238][1]~489_combout\,
	combout => \ram|s_Memoria[238][1]~490_combout\);

-- Location: FF_X61_Y41_N1
\ram|s_Memoria[238][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[238][1]~feeder_combout\,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][1]~q\);

-- Location: LCCOMB_X59_Y37_N28
\ram|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~16_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7) & \addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Decoder0~16_combout\);

-- Location: LCCOMB_X65_Y37_N12
\ram|s_Memoria[254][4]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[254][4]~505_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\)) # (!\ram|Decoder0~16_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~16_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[254][4]~505_combout\);

-- Location: LCCOMB_X65_Y37_N18
\ram|s_Memoria[254][4]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[254][4]~506_combout\ = (!\ram|s_Memoria[254][4]~505_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[254][4]~505_combout\,
	combout => \ram|s_Memoria[254][4]~506_combout\);

-- Location: FF_X61_Y41_N31
\ram|s_Memoria[254][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][1]~q\);

-- Location: LCCOMB_X59_Y41_N28
\ram|s_Memoria[222][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[222][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[222][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N2
\ram|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~8_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Decoder0~8_combout\);

-- Location: LCCOMB_X65_Y41_N16
\ram|s_Memoria[222][3]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[222][3]~509_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\)) # (!\ram|Decoder0~8_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~8_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[222][3]~509_combout\);

-- Location: LCCOMB_X65_Y41_N24
\ram|s_Memoria[222][3]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[222][3]~510_combout\ = (!\ram|s_Memoria[222][3]~509_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[222][3]~509_combout\,
	combout => \ram|s_Memoria[222][3]~510_combout\);

-- Location: FF_X59_Y41_N29
\ram|s_Memoria[222][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[222][1]~feeder_combout\,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][1]~q\);

-- Location: LCCOMB_X59_Y39_N20
\ram|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~9_combout\ = (\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & \addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Decoder0~9_combout\);

-- Location: LCCOMB_X65_Y41_N14
\ram|s_Memoria[206][3]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[206][3]~493_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\)) # (!\ram|Decoder0~9_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~9_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[206][3]~493_combout\);

-- Location: LCCOMB_X59_Y41_N4
\ram|s_Memoria[206][3]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[206][3]~494_combout\ = (!\ram|s_Memoria[206][3]~493_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[206][3]~493_combout\,
	combout => \ram|s_Memoria[206][3]~494_combout\);

-- Location: FF_X59_Y41_N31
\ram|s_Memoria[206][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][1]~q\);

-- Location: LCCOMB_X59_Y41_N30
\ram|Mux6~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~38_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[222][1]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[206][1]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[222][1]~q\,
	datac => \ram|s_Memoria[206][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~38_combout\);

-- Location: LCCOMB_X61_Y41_N30
\ram|Mux6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~39_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~38_combout\ & ((\ram|s_Memoria[254][1]~q\))) # (!\ram|Mux6~38_combout\ & (\ram|s_Memoria[238][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[238][1]~q\,
	datac => \ram|s_Memoria[254][1]~q\,
	datad => \ram|Mux6~38_combout\,
	combout => \ram|Mux6~39_combout\);

-- Location: LCCOMB_X65_Y42_N10
\ram|s_Memoria[246][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[246][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N26
\ram|s_Memoria[246][1]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][1]~121_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~16_combout\)) # (!\ram|Decoder0~4_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~4_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~16_combout\,
	combout => \ram|s_Memoria[246][1]~121_combout\);

-- Location: LCCOMB_X65_Y42_N22
\ram|s_Memoria[246][1]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][1]~122_combout\ = (!\ram|s_Memoria[246][1]~121_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[246][1]~121_combout\,
	combout => \ram|s_Memoria[246][1]~122_combout\);

-- Location: FF_X65_Y42_N11
\ram|s_Memoria[246][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[246][1]~feeder_combout\,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][1]~q\);

-- Location: LCCOMB_X65_Y41_N18
\ram|s_Memoria[214][4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[214][4]~57_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~4_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~4_combout\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[214][4]~57_combout\);

-- Location: LCCOMB_X65_Y42_N8
\ram|s_Memoria[214][4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[214][4]~58_combout\ = (!\ram|s_Memoria[214][4]~57_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[214][4]~57_combout\,
	combout => \ram|s_Memoria[214][4]~58_combout\);

-- Location: FF_X65_Y42_N5
\ram|s_Memoria[214][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][1]~q\);

-- Location: LCCOMB_X66_Y39_N28
\ram|s_Memoria[198][4]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[198][4]~61_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~9_combout\,
	datac => \ram|Decoder0~4_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[198][4]~61_combout\);

-- Location: LCCOMB_X66_Y38_N16
\ram|s_Memoria[198][4]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[198][4]~62_combout\ = (!\ram|s_Memoria[198][4]~61_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[198][4]~61_combout\,
	combout => \ram|s_Memoria[198][4]~62_combout\);

-- Location: FF_X66_Y38_N3
\ram|s_Memoria[198][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][1]~q\);

-- Location: LCCOMB_X66_Y38_N24
\ram|s_Memoria[230][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[230][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y39_N30
\ram|s_Memoria[230][7]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][7]~105_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\) # (!\ram|Decoder0~18_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~18_combout\,
	datac => \ram|Decoder0~4_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[230][7]~105_combout\);

-- Location: LCCOMB_X66_Y38_N28
\ram|s_Memoria[230][7]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][7]~106_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[230][7]~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram|s_Memoria[230][7]~105_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[230][7]~106_combout\);

-- Location: FF_X66_Y38_N25
\ram|s_Memoria[230][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[230][1]~feeder_combout\,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][1]~q\);

-- Location: LCCOMB_X66_Y38_N2
\ram|Mux6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~31_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[230][1]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[198][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[198][1]~q\,
	datad => \ram|s_Memoria[230][1]~q\,
	combout => \ram|Mux6~31_combout\);

-- Location: LCCOMB_X65_Y42_N4
\ram|Mux6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~32_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~31_combout\ & (\ram|s_Memoria[246][1]~q\)) # (!\ram|Mux6~31_combout\ & ((\ram|s_Memoria[214][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[246][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[214][1]~q\,
	datad => \ram|Mux6~31_combout\,
	combout => \ram|Mux6~32_combout\);

-- Location: LCCOMB_X52_Y40_N18
\ram|s_Memoria[166][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[166][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[166][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N22
\ram|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~5_combout\ = (\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Decoder0~5_combout\);

-- Location: LCCOMB_X54_Y38_N30
\ram|s_Memoria[166][7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[166][7]~9_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~4_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~5_combout\,
	datac => \ram|Decoder0~4_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[166][7]~9_combout\);

-- Location: LCCOMB_X54_Y38_N16
\ram|s_Memoria[166][7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[166][7]~10_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[166][7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[166][7]~9_combout\,
	datab => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[166][7]~10_combout\);

-- Location: FF_X52_Y40_N19
\ram|s_Memoria[166][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[166][1]~feeder_combout\,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][1]~q\);

-- Location: LCCOMB_X59_Y37_N8
\ram|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~1_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Decoder0~1_combout\);

-- Location: LCCOMB_X52_Y40_N2
\ram|s_Memoria[182][6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[182][6]~25_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~1_combout\) # (!\ram|Decoder0~4_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~4_combout\,
	datad => \ram|Decoder0~1_combout\,
	combout => \ram|s_Memoria[182][6]~25_combout\);

-- Location: LCCOMB_X52_Y40_N24
\ram|s_Memoria[182][6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[182][6]~26_combout\ = (!\ram|s_Memoria[182][6]~25_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[182][6]~25_combout\,
	combout => \ram|s_Memoria[182][6]~26_combout\);

-- Location: FF_X52_Y40_N1
\ram|s_Memoria[182][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][1]~q\);

-- Location: LCCOMB_X53_Y40_N26
\ram|s_Memoria[150][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[150][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y33_N8
\ram|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~12_combout\ = (\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(6) & \addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Decoder0~12_combout\);

-- Location: LCCOMB_X52_Y40_N8
\ram|s_Memoria[150][7]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][7]~89_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~4_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~4_combout\,
	datab => \ram|Decoder0~12_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[150][7]~89_combout\);

-- Location: LCCOMB_X53_Y40_N14
\ram|s_Memoria[150][7]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][7]~90_combout\ = (!\ram|s_Memoria[150][7]~89_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[150][7]~89_combout\,
	combout => \ram|s_Memoria[150][7]~90_combout\);

-- Location: FF_X53_Y40_N27
\ram|s_Memoria[150][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[150][1]~feeder_combout\,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][1]~q\);

-- Location: LCCOMB_X57_Y41_N4
\ram|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~13_combout\ = (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(7) & !\addresscounter|adder|s_cntValue\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Decoder0~13_combout\);

-- Location: LCCOMB_X54_Y38_N14
\ram|s_Memoria[134][5]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[134][5]~93_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~13_combout\) # (!\ram|Decoder0~4_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~4_combout\,
	datad => \ram|Decoder0~13_combout\,
	combout => \ram|s_Memoria[134][5]~93_combout\);

-- Location: LCCOMB_X55_Y38_N26
\ram|s_Memoria[134][5]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[134][5]~94_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[134][5]~93_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|s_Memoria[134][5]~93_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[134][5]~94_combout\);

-- Location: FF_X55_Y38_N31
\ram|s_Memoria[134][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][1]~q\);

-- Location: LCCOMB_X55_Y38_N30
\ram|Mux6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~35_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[150][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[134][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[150][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[134][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux6~35_combout\);

-- Location: LCCOMB_X52_Y40_N0
\ram|Mux6~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~36_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~35_combout\ & ((\ram|s_Memoria[182][1]~q\))) # (!\ram|Mux6~35_combout\ & (\ram|s_Memoria[166][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[166][1]~q\,
	datac => \ram|s_Memoria[182][1]~q\,
	datad => \ram|Mux6~35_combout\,
	combout => \ram|Mux6~36_combout\);

-- Location: LCCOMB_X55_Y41_N10
\ram|s_Memoria[174][5]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[174][5]~497_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~5_combout\,
	datac => \ram|Decoder0~30_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[174][5]~497_combout\);

-- Location: LCCOMB_X55_Y41_N22
\ram|s_Memoria[174][5]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[174][5]~498_combout\ = (!\ram|s_Memoria[174][5]~497_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[174][5]~497_combout\,
	combout => \ram|s_Memoria[174][5]~498_combout\);

-- Location: FF_X55_Y41_N23
\ram|s_Memoria[174][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][1]~q\);

-- Location: LCCOMB_X63_Y41_N2
\ram|s_Memoria[190][3]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][3]~481_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~1_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~1_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[190][3]~481_combout\);

-- Location: LCCOMB_X55_Y41_N8
\ram|s_Memoria[190][3]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][3]~482_combout\ = (!\ram|s_Memoria[190][3]~481_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[190][3]~481_combout\,
	combout => \ram|s_Memoria[190][3]~482_combout\);

-- Location: FF_X55_Y41_N29
\ram|s_Memoria[190][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][1]~q\);

-- Location: LCCOMB_X55_Y40_N4
\ram|s_Memoria[158][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[158][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[158][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y42_N4
\ram|s_Memoria[158][7]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[158][7]~485_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~12_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~12_combout\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[158][7]~485_combout\);

-- Location: LCCOMB_X55_Y40_N28
\ram|s_Memoria[158][7]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[158][7]~486_combout\ = (!\ram|s_Memoria[158][7]~485_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[158][7]~485_combout\,
	combout => \ram|s_Memoria[158][7]~486_combout\);

-- Location: FF_X55_Y40_N5
\ram|s_Memoria[158][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[158][1]~feeder_combout\,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][1]~q\);

-- Location: LCCOMB_X53_Y38_N10
\ram|s_Memoria[142][7]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[142][7]~501_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~30_combout\) # (!\ram|Decoder0~13_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~13_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~30_combout\,
	combout => \ram|s_Memoria[142][7]~501_combout\);

-- Location: LCCOMB_X53_Y38_N0
\ram|s_Memoria[142][7]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[142][7]~502_combout\ = (!\ram|s_Memoria[142][7]~501_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[142][7]~501_combout\,
	combout => \ram|s_Memoria[142][7]~502_combout\);

-- Location: FF_X55_Y40_N11
\ram|s_Memoria[142][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][1]~q\);

-- Location: LCCOMB_X55_Y40_N10
\ram|Mux6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~33_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[158][1]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[142][1]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[158][1]~q\,
	datac => \ram|s_Memoria[142][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~33_combout\);

-- Location: LCCOMB_X55_Y41_N28
\ram|Mux6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~34_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~33_combout\ & ((\ram|s_Memoria[190][1]~q\))) # (!\ram|Mux6~33_combout\ & (\ram|s_Memoria[174][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[174][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[190][1]~q\,
	datad => \ram|Mux6~33_combout\,
	combout => \ram|Mux6~34_combout\);

-- Location: LCCOMB_X61_Y41_N2
\ram|Mux6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~37_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux6~34_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|Mux6~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~36_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux6~34_combout\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~37_combout\);

-- Location: LCCOMB_X61_Y41_N4
\ram|Mux6~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~40_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~37_combout\ & (\ram|Mux6~39_combout\)) # (!\ram|Mux6~37_combout\ & ((\ram|Mux6~32_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~39_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux6~32_combout\,
	datad => \ram|Mux6~37_combout\,
	combout => \ram|Mux6~40_combout\);

-- Location: LCCOMB_X61_Y45_N20
\ram|s_Memoria[180][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[180][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[180][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y40_N6
\ram|s_Memoria[180][4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[180][4]~1_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~1_combout\) # (!\ram|Decoder0~0_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~0_combout\,
	datad => \ram|Decoder0~1_combout\,
	combout => \ram|s_Memoria[180][4]~1_combout\);

-- Location: LCCOMB_X57_Y40_N12
\ram|s_Memoria[180][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[180][4]~2_combout\ = (!\ram|s_Memoria[180][4]~1_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[180][4]~1_combout\,
	combout => \ram|s_Memoria[180][4]~2_combout\);

-- Location: FF_X61_Y45_N21
\ram|s_Memoria[180][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[180][1]~feeder_combout\,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][1]~q\);

-- Location: LCCOMB_X60_Y44_N14
\ram|s_Memoria[188][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[188][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[188][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N24
\ram|s_Memoria[188][6]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[188][6]~393_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~1_combout\)) # (!\ram|Decoder0~28_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~28_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~1_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[188][6]~393_combout\);

-- Location: LCCOMB_X60_Y37_N26
\ram|s_Memoria[188][6]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[188][6]~394_combout\ = (!\ram|s_Memoria[188][6]~393_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[188][6]~393_combout\,
	combout => \ram|s_Memoria[188][6]~394_combout\);

-- Location: FF_X60_Y44_N15
\ram|s_Memoria[188][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[188][1]~feeder_combout\,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][1]~q\);

-- Location: LCCOMB_X60_Y45_N6
\ram|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~7_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[188][1]~q\) # (\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[180][1]~q\ & ((!\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[180][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[188][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux6~7_combout\);

-- Location: LCCOMB_X59_Y38_N30
\ram|s_Memoria[252][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[252][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N4
\ram|s_Memoria[252][2]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][2]~409_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~16_combout\)) # (!\ram|Decoder0~28_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~28_combout\,
	datab => \ram|Decoder0~16_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[252][2]~409_combout\);

-- Location: LCCOMB_X59_Y38_N14
\ram|s_Memoria[252][2]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][2]~410_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[252][2]~409_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[252][2]~409_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[252][2]~410_combout\);

-- Location: FF_X59_Y38_N31
\ram|s_Memoria[252][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[252][1]~feeder_combout\,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][1]~q\);

-- Location: LCCOMB_X60_Y45_N20
\ram|s_Memoria[244][0]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[244][0]~97_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~16_combout\) # (!\ram|Decoder0~0_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~0_combout\,
	datad => \ram|Decoder0~16_combout\,
	combout => \ram|s_Memoria[244][0]~97_combout\);

-- Location: LCCOMB_X60_Y45_N8
\ram|s_Memoria[244][0]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[244][0]~98_combout\ = (!\ram|s_Memoria[244][0]~97_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[244][0]~97_combout\,
	combout => \ram|s_Memoria[244][0]~98_combout\);

-- Location: FF_X60_Y45_N17
\ram|s_Memoria[244][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][1]~q\);

-- Location: LCCOMB_X60_Y45_N16
\ram|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~8_combout\ = (\ram|Mux6~7_combout\ & ((\ram|s_Memoria[252][1]~q\) # ((!\addresscounter|adder|s_cntValue\(6))))) # (!\ram|Mux6~7_combout\ & (((\ram|s_Memoria[244][1]~q\ & \addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~7_combout\,
	datab => \ram|s_Memoria[252][1]~q\,
	datac => \ram|s_Memoria[244][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux6~8_combout\);

-- Location: LCCOMB_X65_Y38_N6
\ram|s_Memoria[236][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[236][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[236][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N18
\ram|s_Memoria[236][7]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[236][7]~385_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\) # (!\ram|Decoder0~28_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~28_combout\,
	datad => \ram|Decoder0~18_combout\,
	combout => \ram|s_Memoria[236][7]~385_combout\);

-- Location: LCCOMB_X65_Y38_N30
\ram|s_Memoria[236][7]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[236][7]~386_combout\ = (!\ram|s_Memoria[236][7]~385_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[236][7]~385_combout\,
	combout => \ram|s_Memoria[236][7]~386_combout\);

-- Location: FF_X65_Y38_N7
\ram|s_Memoria[236][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[236][1]~feeder_combout\,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][1]~q\);

-- Location: LCCOMB_X50_Y39_N18
\ram|s_Memoria[228][4]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[228][4]~113_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\) # (!\ram|Decoder0~0_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~0_combout\,
	datad => \ram|Decoder0~18_combout\,
	combout => \ram|s_Memoria[228][4]~113_combout\);

-- Location: LCCOMB_X50_Y39_N24
\ram|s_Memoria[228][4]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[228][4]~114_combout\ = (!\ram|s_Memoria[228][4]~113_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[228][4]~113_combout\,
	combout => \ram|s_Memoria[228][4]~114_combout\);

-- Location: FF_X50_Y39_N17
\ram|s_Memoria[228][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][1]~q\);

-- Location: LCCOMB_X56_Y41_N16
\ram|s_Memoria[172][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[172][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[172][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N2
\ram|s_Memoria[172][7]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[172][7]~401_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~5_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~28_combout\,
	combout => \ram|s_Memoria[172][7]~401_combout\);

-- Location: LCCOMB_X56_Y41_N14
\ram|s_Memoria[172][7]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[172][7]~402_combout\ = (!\ram|s_Memoria[172][7]~401_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[172][7]~401_combout\,
	combout => \ram|s_Memoria[172][7]~402_combout\);

-- Location: FF_X56_Y41_N17
\ram|s_Memoria[172][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[172][1]~feeder_combout\,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][1]~q\);

-- Location: LCCOMB_X55_Y38_N20
\ram|s_Memoria[164][7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[164][7]~17_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~5_combout\) # (!\ram|Decoder0~0_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~0_combout\,
	datad => \ram|Decoder0~5_combout\,
	combout => \ram|s_Memoria[164][7]~17_combout\);

-- Location: LCCOMB_X56_Y38_N4
\ram|s_Memoria[164][7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[164][7]~18_combout\ = (!\ram|s_Memoria[164][7]~17_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[164][7]~17_combout\,
	combout => \ram|s_Memoria[164][7]~18_combout\);

-- Location: FF_X56_Y38_N23
\ram|s_Memoria[164][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][1]~q\);

-- Location: LCCOMB_X56_Y38_N22
\ram|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~0_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[172][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[164][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[172][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[164][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~0_combout\);

-- Location: LCCOMB_X50_Y39_N16
\ram|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~1_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~0_combout\ & (\ram|s_Memoria[236][1]~q\)) # (!\ram|Mux6~0_combout\ & ((\ram|s_Memoria[228][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[236][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[228][1]~q\,
	datad => \ram|Mux6~0_combout\,
	combout => \ram|Mux6~1_combout\);

-- Location: LCCOMB_X63_Y41_N12
\ram|s_Memoria[212][4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[212][4]~33_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~0_combout\) # (!\ram|Decoder0~8_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~8_combout\,
	datad => \ram|Decoder0~0_combout\,
	combout => \ram|s_Memoria[212][4]~33_combout\);

-- Location: LCCOMB_X60_Y41_N8
\ram|s_Memoria[212][4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[212][4]~34_combout\ = (!\ram|s_Memoria[212][4]~33_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[212][4]~33_combout\,
	combout => \ram|s_Memoria[212][4]~34_combout\);

-- Location: FF_X60_Y41_N13
\ram|s_Memoria[212][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][1]~q\);

-- Location: LCCOMB_X65_Y41_N6
\ram|s_Memoria[220][4]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[220][4]~413_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~28_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~28_combout\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[220][4]~413_combout\);

-- Location: LCCOMB_X65_Y41_N8
\ram|s_Memoria[220][4]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[220][4]~414_combout\ = (!\ram|s_Memoria[220][4]~413_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[220][4]~413_combout\,
	combout => \ram|s_Memoria[220][4]~414_combout\);

-- Location: FF_X63_Y41_N31
\ram|s_Memoria[220][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][1]~q\);

-- Location: LCCOMB_X61_Y43_N18
\ram|s_Memoria[156][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[156][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[156][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N14
\ram|s_Memoria[156][7]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[156][7]~397_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\) # (!\ram|Decoder0~28_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~28_combout\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[156][7]~397_combout\);

-- Location: LCCOMB_X61_Y43_N20
\ram|s_Memoria[156][7]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[156][7]~398_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[156][7]~397_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|s_Memoria[156][7]~397_combout\,
	datac => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[156][7]~398_combout\);

-- Location: FF_X61_Y43_N19
\ram|s_Memoria[156][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[156][1]~feeder_combout\,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][1]~q\);

-- Location: LCCOMB_X57_Y40_N18
\ram|s_Memoria[148][7]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[148][7]~65_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~0_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~0_combout\,
	datab => \timer|DelayP~q\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[148][7]~65_combout\);

-- Location: LCCOMB_X57_Y40_N24
\ram|s_Memoria[148][7]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[148][7]~66_combout\ = (!\ram|s_Memoria[148][7]~65_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[148][7]~65_combout\,
	combout => \ram|s_Memoria[148][7]~66_combout\);

-- Location: FF_X57_Y40_N1
\ram|s_Memoria[148][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][1]~q\);

-- Location: LCCOMB_X57_Y40_N0
\ram|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~2_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[156][1]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[148][1]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[156][1]~q\,
	datac => \ram|s_Memoria[148][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux6~2_combout\);

-- Location: LCCOMB_X63_Y41_N30
\ram|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~3_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~2_combout\ & ((\ram|s_Memoria[220][1]~q\))) # (!\ram|Mux6~2_combout\ & (\ram|s_Memoria[212][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[212][1]~q\,
	datac => \ram|s_Memoria[220][1]~q\,
	datad => \ram|Mux6~2_combout\,
	combout => \ram|Mux6~3_combout\);

-- Location: LCCOMB_X60_Y39_N2
\ram|s_Memoria[196][4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[196][4]~37_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~0_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~9_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~0_combout\,
	combout => \ram|s_Memoria[196][4]~37_combout\);

-- Location: LCCOMB_X60_Y39_N0
\ram|s_Memoria[196][4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[196][4]~38_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[196][4]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|s_Memoria[196][4]~37_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[196][4]~38_combout\);

-- Location: FF_X60_Y39_N5
\ram|s_Memoria[196][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][1]~q\);

-- Location: LCCOMB_X63_Y40_N18
\ram|s_Memoria[204][3]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[204][3]~389_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~9_combout\,
	datad => \ram|Decoder0~28_combout\,
	combout => \ram|s_Memoria[204][3]~389_combout\);

-- Location: LCCOMB_X63_Y40_N12
\ram|s_Memoria[204][3]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[204][3]~390_combout\ = (!\ram|s_Memoria[204][3]~389_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[204][3]~389_combout\,
	combout => \ram|s_Memoria[204][3]~390_combout\);

-- Location: FF_X63_Y40_N11
\ram|s_Memoria[204][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][1]~q\);

-- Location: LCCOMB_X56_Y41_N28
\ram|s_Memoria[140][7]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[140][7]~405_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~28_combout\) # (!\ram|Decoder0~13_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~13_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~28_combout\,
	combout => \ram|s_Memoria[140][7]~405_combout\);

-- Location: LCCOMB_X56_Y41_N8
\ram|s_Memoria[140][7]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[140][7]~406_combout\ = (!\ram|s_Memoria[140][7]~405_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[140][7]~405_combout\,
	combout => \ram|s_Memoria[140][7]~406_combout\);

-- Location: FF_X56_Y41_N15
\ram|s_Memoria[140][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][1]~q\);

-- Location: LCCOMB_X56_Y38_N2
\ram|s_Memoria[132][6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[132][6]~69_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~0_combout\)) # (!\ram|Decoder0~13_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~13_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~0_combout\,
	combout => \ram|s_Memoria[132][6]~69_combout\);

-- Location: LCCOMB_X56_Y38_N8
\ram|s_Memoria[132][6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[132][6]~70_combout\ = (!\ram|s_Memoria[132][6]~69_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[132][6]~69_combout\,
	combout => \ram|s_Memoria[132][6]~70_combout\);

-- Location: FF_X56_Y38_N29
\ram|s_Memoria[132][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][1]~q\);

-- Location: LCCOMB_X56_Y38_N28
\ram|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~4_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[140][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[132][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[140][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[132][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~4_combout\);

-- Location: LCCOMB_X63_Y40_N10
\ram|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~5_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~4_combout\ & ((\ram|s_Memoria[204][1]~q\))) # (!\ram|Mux6~4_combout\ & (\ram|s_Memoria[196][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[196][1]~q\,
	datac => \ram|s_Memoria[204][1]~q\,
	datad => \ram|Mux6~4_combout\,
	combout => \ram|Mux6~5_combout\);

-- Location: LCCOMB_X63_Y40_N16
\ram|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~6_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux6~3_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~3_combout\,
	datad => \ram|Mux6~5_combout\,
	combout => \ram|Mux6~6_combout\);

-- Location: LCCOMB_X63_Y40_N26
\ram|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~9_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~6_combout\ & (\ram|Mux6~8_combout\)) # (!\ram|Mux6~6_combout\ & ((\ram|Mux6~1_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~8_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~1_combout\,
	datad => \ram|Mux6~6_combout\,
	combout => \ram|Mux6~9_combout\);

-- Location: LCCOMB_X62_Y37_N30
\ram|Mux6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~41_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~30_combout\ & (\ram|Mux6~40_combout\)) # (!\ram|Mux6~30_combout\ & ((\ram|Mux6~9_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux6~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux6~30_combout\,
	datac => \ram|Mux6~40_combout\,
	datad => \ram|Mux6~9_combout\,
	combout => \ram|Mux6~41_combout\);

-- Location: LCCOMB_X61_Y41_N18
\ram|Decoder0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~31_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0) & \addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Decoder0~31_combout\);

-- Location: LCCOMB_X53_Y43_N12
\ram|s_Memoria[31][6]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[31][6]~427_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\) # (!\ram|Decoder0~14_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~14_combout\,
	datad => \ram|Decoder0~31_combout\,
	combout => \ram|s_Memoria[31][6]~427_combout\);

-- Location: LCCOMB_X55_Y43_N12
\ram|s_Memoria[31][6]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[31][6]~428_combout\ = (!\ram|s_Memoria[31][6]~427_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[31][6]~427_combout\,
	combout => \ram|s_Memoria[31][6]~428_combout\);

-- Location: FF_X55_Y43_N13
\ram|s_Memoria[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][1]~q\);

-- Location: LCCOMB_X59_Y40_N26
\ram|s_Memoria[159][7]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[159][7]~483_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\) # (!\ram|Decoder0~12_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~12_combout\,
	datad => \ram|Decoder0~31_combout\,
	combout => \ram|s_Memoria[159][7]~483_combout\);

-- Location: LCCOMB_X58_Y40_N2
\ram|s_Memoria[159][7]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[159][7]~484_combout\ = (!\ram|s_Memoria[159][7]~483_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[159][7]~483_combout\,
	combout => \ram|s_Memoria[159][7]~484_combout\);

-- Location: FF_X54_Y43_N31
\ram|s_Memoria[159][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][1]~q\);

-- Location: LCCOMB_X60_Y43_N0
\ram|s_Memoria[157][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[157][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N0
\ram|Decoder0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~29_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Decoder0~29_combout\);

-- Location: LCCOMB_X61_Y43_N2
\ram|s_Memoria[157][7]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][7]~395_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\) # (!\ram|Decoder0~29_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~29_combout\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[157][7]~395_combout\);

-- Location: LCCOMB_X61_Y43_N0
\ram|s_Memoria[157][7]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][7]~396_combout\ = (!\ram|s_Memoria[157][7]~395_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[157][7]~395_combout\,
	combout => \ram|s_Memoria[157][7]~396_combout\);

-- Location: FF_X60_Y43_N1
\ram|s_Memoria[157][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[157][1]~feeder_combout\,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][1]~q\);

-- Location: LCCOMB_X61_Y43_N6
\ram|s_Memoria[29][0]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[29][0]~459_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~29_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~29_combout\,
	datad => \ram|Decoder0~14_combout\,
	combout => \ram|s_Memoria[29][0]~459_combout\);

-- Location: LCCOMB_X60_Y43_N30
\ram|s_Memoria[29][0]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[29][0]~460_combout\ = (!\ram|s_Memoria[29][0]~459_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[29][0]~459_combout\,
	combout => \ram|s_Memoria[29][0]~460_combout\);

-- Location: FF_X60_Y43_N7
\ram|s_Memoria[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][1]~q\);

-- Location: LCCOMB_X60_Y43_N6
\ram|Mux6~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~129_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[157][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[29][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[157][1]~q\,
	datac => \ram|s_Memoria[29][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~129_combout\);

-- Location: LCCOMB_X54_Y43_N30
\ram|Mux6~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~130_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~129_combout\ & ((\ram|s_Memoria[159][1]~q\))) # (!\ram|Mux6~129_combout\ & (\ram|s_Memoria[31][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[31][1]~q\,
	datac => \ram|s_Memoria[159][1]~q\,
	datad => \ram|Mux6~129_combout\,
	combout => \ram|Mux6~130_combout\);

-- Location: LCCOMB_X57_Y37_N24
\ram|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~2_combout\ = (\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(2) & !\addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Decoder0~2_combout\);

-- Location: LCCOMB_X52_Y40_N14
\ram|s_Memoria[149][7]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[149][7]~71_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~2_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~2_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[149][7]~71_combout\);

-- Location: LCCOMB_X56_Y40_N22
\ram|s_Memoria[149][7]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[149][7]~72_combout\ = (!\ram|s_Memoria[149][7]~71_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[149][7]~71_combout\,
	combout => \ram|s_Memoria[149][7]~72_combout\);

-- Location: FF_X56_Y40_N23
\ram|s_Memoria[149][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][1]~q\);

-- Location: LCCOMB_X66_Y37_N0
\ram|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~6_combout\ = (!\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1) & \addresscounter|adder|s_cntValue\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \ram|Decoder0~6_combout\);

-- Location: LCCOMB_X55_Y42_N16
\ram|s_Memoria[151][0]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[151][0]~95_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~12_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~12_combout\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[151][0]~95_combout\);

-- Location: LCCOMB_X55_Y44_N18
\ram|s_Memoria[151][0]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[151][0]~96_combout\ = (!\ram|s_Memoria[151][0]~95_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[151][0]~95_combout\,
	combout => \ram|s_Memoria[151][0]~96_combout\);

-- Location: FF_X54_Y43_N29
\ram|s_Memoria[151][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][1]~q\);

-- Location: LCCOMB_X55_Y43_N6
\ram|s_Memoria[23][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[23][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[23][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N18
\ram|s_Memoria[23][5]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[23][5]~79_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~6_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~6_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~14_combout\,
	combout => \ram|s_Memoria[23][5]~79_combout\);

-- Location: LCCOMB_X53_Y37_N30
\ram|s_Memoria[23][5]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[23][5]~80_combout\ = (!\ram|s_Memoria[23][5]~79_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[23][5]~79_combout\,
	combout => \ram|s_Memoria[23][5]~80_combout\);

-- Location: FF_X55_Y43_N7
\ram|s_Memoria[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[23][1]~feeder_combout\,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][1]~q\);

-- Location: LCCOMB_X53_Y37_N0
\ram|s_Memoria[21][0]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[21][0]~87_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~2_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~2_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~14_combout\,
	combout => \ram|s_Memoria[21][0]~87_combout\);

-- Location: LCCOMB_X56_Y40_N0
\ram|s_Memoria[21][0]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[21][0]~88_combout\ = (!\ram|s_Memoria[21][0]~87_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[21][0]~87_combout\,
	combout => \ram|s_Memoria[21][0]~88_combout\);

-- Location: FF_X62_Y43_N13
\ram|s_Memoria[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][1]~q\);

-- Location: LCCOMB_X62_Y43_N12
\ram|Mux6~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~131_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[23][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[21][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[23][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[21][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux6~131_combout\);

-- Location: LCCOMB_X54_Y43_N28
\ram|Mux6~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~132_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~131_combout\ & ((\ram|s_Memoria[151][1]~q\))) # (!\ram|Mux6~131_combout\ & (\ram|s_Memoria[149][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[149][1]~q\,
	datac => \ram|s_Memoria[151][1]~q\,
	datad => \ram|Mux6~131_combout\,
	combout => \ram|Mux6~132_combout\);

-- Location: LCCOMB_X54_Y43_N26
\ram|Mux6~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~133_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|Mux6~130_combout\)) # (!\addresscounter|adder|s_cntValue\(3) 
-- & ((\ram|Mux6~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux6~130_combout\,
	datad => \ram|Mux6~132_combout\,
	combout => \ram|Mux6~133_combout\);

-- Location: LCCOMB_X63_Y41_N26
\ram|s_Memoria[63][2]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[63][2]~443_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\) # (!\ram|Decoder0~31_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~31_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~3_combout\,
	combout => \ram|s_Memoria[63][2]~443_combout\);

-- Location: LCCOMB_X57_Y44_N4
\ram|s_Memoria[63][2]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[63][2]~444_combout\ = (!\ram|s_Memoria[63][2]~443_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[63][2]~443_combout\,
	combout => \ram|s_Memoria[63][2]~444_combout\);

-- Location: FF_X57_Y44_N5
\ram|s_Memoria[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][1]~q\);

-- Location: LCCOMB_X58_Y45_N18
\ram|s_Memoria[191][0]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[191][0]~487_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\)) # (!\ram|Decoder0~1_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~1_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~31_combout\,
	combout => \ram|s_Memoria[191][0]~487_combout\);

-- Location: LCCOMB_X58_Y45_N20
\ram|s_Memoria[191][0]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[191][0]~488_combout\ = (!\ram|s_Memoria[191][0]~487_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[191][0]~487_combout\,
	combout => \ram|s_Memoria[191][0]~488_combout\);

-- Location: FF_X57_Y44_N31
\ram|s_Memoria[191][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][1]~q\);

-- Location: LCCOMB_X60_Y40_N26
\ram|s_Memoria[189][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[189][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[189][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N20
\ram|s_Memoria[189][1]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[189][1]~399_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\)) # (!\ram|Decoder0~1_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~1_combout\,
	datab => \timer|DelayP~q\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[189][1]~399_combout\);

-- Location: LCCOMB_X60_Y40_N18
\ram|s_Memoria[189][1]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[189][1]~400_combout\ = (!\ram|s_Memoria[189][1]~399_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[189][1]~399_combout\,
	combout => \ram|s_Memoria[189][1]~400_combout\);

-- Location: FF_X60_Y40_N27
\ram|s_Memoria[189][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[189][1]~feeder_combout\,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][1]~q\);

-- Location: LCCOMB_X61_Y37_N16
\ram|s_Memoria[61][7]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[61][7]~475_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~3_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~3_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[61][7]~475_combout\);

-- Location: LCCOMB_X60_Y40_N6
\ram|s_Memoria[61][7]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[61][7]~476_combout\ = (!\ram|s_Memoria[61][7]~475_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[61][7]~475_combout\,
	combout => \ram|s_Memoria[61][7]~476_combout\);

-- Location: FF_X60_Y40_N1
\ram|s_Memoria[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][1]~q\);

-- Location: LCCOMB_X60_Y40_N0
\ram|Mux6~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~134_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[189][1]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[61][1]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[189][1]~q\,
	datac => \ram|s_Memoria[61][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux6~134_combout\);

-- Location: LCCOMB_X57_Y44_N30
\ram|Mux6~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~135_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~134_combout\ & ((\ram|s_Memoria[191][1]~q\))) # (!\ram|Mux6~134_combout\ & (\ram|s_Memoria[63][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[63][1]~q\,
	datac => \ram|s_Memoria[191][1]~q\,
	datad => \ram|Mux6~134_combout\,
	combout => \ram|Mux6~135_combout\);

-- Location: LCCOMB_X55_Y44_N6
\ram|s_Memoria[183][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[183][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y42_N26
\ram|s_Memoria[183][6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][6]~31_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~1_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~1_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[183][6]~31_combout\);

-- Location: LCCOMB_X55_Y44_N24
\ram|s_Memoria[183][6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][6]~32_combout\ = (!\ram|s_Memoria[183][6]~31_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[183][6]~31_combout\,
	combout => \ram|s_Memoria[183][6]~32_combout\);

-- Location: FF_X55_Y44_N7
\ram|s_Memoria[183][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[183][1]~feeder_combout\,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][1]~q\);

-- Location: LCCOMB_X63_Y40_N4
\ram|s_Memoria[181][4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[181][4]~7_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~2_combout\) # (!\ram|Decoder0~1_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~1_combout\,
	datad => \ram|Decoder0~2_combout\,
	combout => \ram|s_Memoria[181][4]~7_combout\);

-- Location: LCCOMB_X62_Y40_N30
\ram|s_Memoria[181][4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[181][4]~8_combout\ = (!\ram|s_Memoria[181][4]~7_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[181][4]~7_combout\,
	combout => \ram|s_Memoria[181][4]~8_combout\);

-- Location: FF_X62_Y40_N9
\ram|s_Memoria[181][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][1]~q\);

-- Location: LCCOMB_X50_Y40_N8
\ram|s_Memoria[55][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[55][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[55][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N18
\ram|s_Memoria[55][5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[55][5]~27_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\) # (!\ram|Decoder0~6_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~6_combout\,
	datad => \ram|Decoder0~3_combout\,
	combout => \ram|s_Memoria[55][5]~27_combout\);

-- Location: LCCOMB_X54_Y39_N0
\ram|s_Memoria[55][5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[55][5]~28_combout\ = (!\ram|s_Memoria[55][5]~27_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[55][5]~27_combout\,
	combout => \ram|s_Memoria[55][5]~28_combout\);

-- Location: FF_X50_Y40_N9
\ram|s_Memoria[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[55][1]~feeder_combout\,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][1]~q\);

-- Location: LCCOMB_X53_Y40_N0
\ram|s_Memoria[53][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[53][0]~3_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\) # (!\ram|Decoder0~2_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~2_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~3_combout\,
	combout => \ram|s_Memoria[53][0]~3_combout\);

-- Location: LCCOMB_X57_Y40_N22
\ram|s_Memoria[53][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[53][0]~4_combout\ = (!\ram|s_Memoria[53][0]~3_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[53][0]~3_combout\,
	combout => \ram|s_Memoria[53][0]~4_combout\);

-- Location: FF_X62_Y40_N7
\ram|s_Memoria[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][1]~q\);

-- Location: LCCOMB_X62_Y40_N6
\ram|Mux6~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~127_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[55][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[53][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[55][1]~q\,
	datac => \ram|s_Memoria[53][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux6~127_combout\);

-- Location: LCCOMB_X62_Y40_N8
\ram|Mux6~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~128_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~127_combout\ & (\ram|s_Memoria[183][1]~q\)) # (!\ram|Mux6~127_combout\ & ((\ram|s_Memoria[181][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[183][1]~q\,
	datac => \ram|s_Memoria[181][1]~q\,
	datad => \ram|Mux6~127_combout\,
	combout => \ram|Mux6~128_combout\);

-- Location: LCCOMB_X54_Y43_N16
\ram|Mux6~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~136_combout\ = (\ram|Mux6~133_combout\ & (((\ram|Mux6~135_combout\)) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\ram|Mux6~133_combout\ & (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~133_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~135_combout\,
	datad => \ram|Mux6~128_combout\,
	combout => \ram|Mux6~136_combout\);

-- Location: LCCOMB_X54_Y41_N10
\ram|s_Memoria[215][4]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[215][4]~63_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~6_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~6_combout\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[215][4]~63_combout\);

-- Location: LCCOMB_X54_Y41_N12
\ram|s_Memoria[215][4]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[215][4]~64_combout\ = (!\ram|s_Memoria[215][4]~63_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[215][4]~63_combout\,
	combout => \ram|s_Memoria[215][4]~64_combout\);

-- Location: FF_X54_Y41_N23
\ram|s_Memoria[215][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][1]~q\);

-- Location: LCCOMB_X53_Y39_N16
\ram|s_Memoria[223][2]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[223][2]~507_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~31_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~31_combout\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[223][2]~507_combout\);

-- Location: LCCOMB_X53_Y39_N30
\ram|s_Memoria[223][2]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[223][2]~508_combout\ = (!\ram|s_Memoria[223][2]~507_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[223][2]~507_combout\,
	combout => \ram|s_Memoria[223][2]~508_combout\);

-- Location: FF_X53_Y39_N13
\ram|s_Memoria[223][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][1]~q\);

-- Location: LCCOMB_X54_Y44_N10
\ram|s_Memoria[95][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[95][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N4
\ram|s_Memoria[95][5]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][5]~431_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\)) # (!\ram|Decoder0~10_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~10_combout\,
	datab => \ram|Decoder0~31_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[95][5]~431_combout\);

-- Location: LCCOMB_X54_Y44_N6
\ram|s_Memoria[95][5]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][5]~432_combout\ = (!\ram|s_Memoria[95][5]~431_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \ram|s_Memoria[95][5]~431_combout\,
	combout => \ram|s_Memoria[95][5]~432_combout\);

-- Location: FF_X54_Y44_N11
\ram|s_Memoria[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[95][1]~feeder_combout\,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][1]~q\);

-- Location: LCCOMB_X53_Y37_N24
\ram|s_Memoria[87][7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[87][7]~47_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~10_combout\) # (!\ram|Decoder0~6_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~6_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~10_combout\,
	combout => \ram|s_Memoria[87][7]~47_combout\);

-- Location: LCCOMB_X54_Y41_N22
\ram|s_Memoria[87][7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[87][7]~48_combout\ = (!\ram|s_Memoria[87][7]~47_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[87][7]~47_combout\,
	combout => \ram|s_Memoria[87][7]~48_combout\);

-- Location: FF_X54_Y41_N9
\ram|s_Memoria[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][1]~q\);

-- Location: LCCOMB_X54_Y41_N8
\ram|Mux6~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~158_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[95][1]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[87][1]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[95][1]~q\,
	datac => \ram|s_Memoria[87][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~158_combout\);

-- Location: LCCOMB_X53_Y39_N12
\ram|Mux6~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~159_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~158_combout\ & ((\ram|s_Memoria[223][1]~q\))) # (!\ram|Mux6~158_combout\ & (\ram|s_Memoria[215][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[215][1]~q\,
	datac => \ram|s_Memoria[223][1]~q\,
	datad => \ram|Mux6~158_combout\,
	combout => \ram|Mux6~159_combout\);

-- Location: LCCOMB_X57_Y41_N2
\ram|s_Memoria[247][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[247][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[247][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N18
\ram|s_Memoria[247][1]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[247][1]~127_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~16_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~16_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[247][1]~127_combout\);

-- Location: LCCOMB_X57_Y41_N24
\ram|s_Memoria[247][1]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[247][1]~128_combout\ = (!\ram|s_Memoria[247][1]~127_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[247][1]~127_combout\,
	combout => \ram|s_Memoria[247][1]~128_combout\);

-- Location: FF_X57_Y41_N3
\ram|s_Memoria[247][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[247][1]~feeder_combout\,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][1]~q\);

-- Location: LCCOMB_X58_Y45_N16
\ram|s_Memoria[255][0]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[255][0]~511_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\)) # (!\ram|Decoder0~16_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~16_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~31_combout\,
	combout => \ram|s_Memoria[255][0]~511_combout\);

-- Location: LCCOMB_X58_Y45_N26
\ram|s_Memoria[255][0]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[255][0]~512_combout\ = (!\ram|s_Memoria[255][0]~511_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[255][0]~511_combout\,
	combout => \ram|s_Memoria[255][0]~512_combout\);

-- Location: FF_X58_Y45_N1
\ram|s_Memoria[255][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][1]~q\);

-- Location: LCCOMB_X66_Y37_N22
\ram|s_Memoria[119][5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[119][5]~123_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~17_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[119][5]~123_combout\);

-- Location: LCCOMB_X62_Y41_N2
\ram|s_Memoria[119][5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[119][5]~124_combout\ = (!\ram|s_Memoria[119][5]~123_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[119][5]~123_combout\,
	combout => \ram|s_Memoria[119][5]~124_combout\);

-- Location: FF_X62_Y45_N15
\ram|s_Memoria[119][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][1]~q\);

-- Location: LCCOMB_X62_Y45_N28
\ram|s_Memoria[127][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[127][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[127][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N10
\ram|s_Memoria[127][2]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[127][2]~447_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~17_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~31_combout\,
	combout => \ram|s_Memoria[127][2]~447_combout\);

-- Location: LCCOMB_X61_Y44_N12
\ram|s_Memoria[127][2]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[127][2]~448_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[127][2]~447_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[127][2]~447_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[127][2]~448_combout\);

-- Location: FF_X62_Y45_N29
\ram|s_Memoria[127][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[127][1]~feeder_combout\,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][1]~q\);

-- Location: LCCOMB_X62_Y45_N14
\ram|Mux6~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~165_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[127][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[119][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[119][1]~q\,
	datad => \ram|s_Memoria[127][1]~q\,
	combout => \ram|Mux6~165_combout\);

-- Location: LCCOMB_X58_Y45_N0
\ram|Mux6~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~166_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~165_combout\ & ((\ram|s_Memoria[255][1]~q\))) # (!\ram|Mux6~165_combout\ & (\ram|s_Memoria[247][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[247][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[255][1]~q\,
	datad => \ram|Mux6~165_combout\,
	combout => \ram|Mux6~166_combout\);

-- Location: LCCOMB_X66_Y40_N28
\ram|s_Memoria[253][4]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[253][4]~415_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~16_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~16_combout\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[253][4]~415_combout\);

-- Location: LCCOMB_X66_Y40_N0
\ram|s_Memoria[253][4]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[253][4]~416_combout\ = (!\ram|s_Memoria[253][4]~415_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[253][4]~415_combout\,
	combout => \ram|s_Memoria[253][4]~416_combout\);

-- Location: FF_X66_Y40_N1
\ram|s_Memoria[253][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][1]~q\);

-- Location: LCCOMB_X66_Y39_N20
\ram|s_Memoria[245][0]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[245][0]~103_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~2_combout\)) # (!\ram|Decoder0~16_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~16_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~2_combout\,
	combout => \ram|s_Memoria[245][0]~103_combout\);

-- Location: LCCOMB_X63_Y39_N0
\ram|s_Memoria[245][0]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[245][0]~104_combout\ = (!\ram|s_Memoria[245][0]~103_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[245][0]~103_combout\,
	combout => \ram|s_Memoria[245][0]~104_combout\);

-- Location: FF_X63_Y39_N25
\ram|s_Memoria[245][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][1]~q\);

-- Location: LCCOMB_X66_Y39_N14
\ram|s_Memoria[117][0]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[117][0]~99_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~17_combout\) # (!\ram|Decoder0~2_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~2_combout\,
	datac => \ram|Decoder0~17_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[117][0]~99_combout\);

-- Location: LCCOMB_X62_Y39_N26
\ram|s_Memoria[117][0]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[117][0]~100_combout\ = (!\ram|s_Memoria[117][0]~99_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[117][0]~99_combout\,
	combout => \ram|s_Memoria[117][0]~100_combout\);

-- Location: FF_X62_Y39_N11
\ram|s_Memoria[117][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][1]~q\);

-- Location: LCCOMB_X62_Y43_N18
\ram|s_Memoria[125][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[125][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[125][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N10
\ram|s_Memoria[125][5]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[125][5]~479_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~17_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~17_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[125][5]~479_combout\);

-- Location: LCCOMB_X61_Y40_N12
\ram|s_Memoria[125][5]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[125][5]~480_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[125][5]~479_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[125][5]~479_combout\,
	datab => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[125][5]~480_combout\);

-- Location: FF_X62_Y43_N19
\ram|s_Memoria[125][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[125][1]~feeder_combout\,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][1]~q\);

-- Location: LCCOMB_X62_Y39_N10
\ram|Mux6~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~160_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[125][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[117][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[117][1]~q\,
	datad => \ram|s_Memoria[125][1]~q\,
	combout => \ram|Mux6~160_combout\);

-- Location: LCCOMB_X63_Y39_N24
\ram|Mux6~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~161_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~160_combout\ & (\ram|s_Memoria[253][1]~q\)) # (!\ram|Mux6~160_combout\ & ((\ram|s_Memoria[245][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[253][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[245][1]~q\,
	datad => \ram|Mux6~160_combout\,
	combout => \ram|Mux6~161_combout\);

-- Location: LCCOMB_X59_Y39_N6
\ram|s_Memoria[213][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[213][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[213][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N2
\ram|s_Memoria[213][4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[213][4]~39_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~2_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~2_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[213][4]~39_combout\);

-- Location: LCCOMB_X59_Y39_N8
\ram|s_Memoria[213][4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[213][4]~40_combout\ = (!\ram|s_Memoria[213][4]~39_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[213][4]~39_combout\,
	combout => \ram|s_Memoria[213][4]~40_combout\);

-- Location: FF_X59_Y39_N7
\ram|s_Memoria[213][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[213][1]~feeder_combout\,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][1]~q\);

-- Location: LCCOMB_X66_Y40_N18
\ram|s_Memoria[221][4]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[221][4]~411_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~8_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~8_combout\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[221][4]~411_combout\);

-- Location: LCCOMB_X66_Y40_N8
\ram|s_Memoria[221][4]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[221][4]~412_combout\ = (!\ram|s_Memoria[221][4]~411_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[221][4]~411_combout\,
	combout => \ram|s_Memoria[221][4]~412_combout\);

-- Location: FF_X66_Y40_N23
\ram|s_Memoria[221][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][1]~q\);

-- Location: LCCOMB_X57_Y43_N26
\ram|s_Memoria[93][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[93][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[93][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N2
\ram|s_Memoria[93][2]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[93][2]~463_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~10_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~10_combout\,
	datac => \ram|Decoder0~29_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[93][2]~463_combout\);

-- Location: LCCOMB_X57_Y43_N8
\ram|s_Memoria[93][2]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[93][2]~464_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[93][2]~463_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[93][2]~463_combout\,
	datab => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[93][2]~464_combout\);

-- Location: FF_X57_Y43_N27
\ram|s_Memoria[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[93][1]~feeder_combout\,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][1]~q\);

-- Location: LCCOMB_X59_Y43_N10
\ram|s_Memoria[85][1]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[85][1]~55_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~2_combout\)) # (!\ram|Decoder0~10_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~10_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~2_combout\,
	combout => \ram|s_Memoria[85][1]~55_combout\);

-- Location: LCCOMB_X59_Y43_N12
\ram|s_Memoria[85][1]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[85][1]~56_combout\ = (!\ram|s_Memoria[85][1]~55_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[85][1]~55_combout\,
	combout => \ram|s_Memoria[85][1]~56_combout\);

-- Location: FF_X59_Y43_N3
\ram|s_Memoria[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][1]~q\);

-- Location: LCCOMB_X59_Y43_N2
\ram|Mux6~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~162_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[93][1]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[85][1]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[93][1]~q\,
	datac => \ram|s_Memoria[85][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~162_combout\);

-- Location: LCCOMB_X66_Y40_N22
\ram|Mux6~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~163_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~162_combout\ & ((\ram|s_Memoria[221][1]~q\))) # (!\ram|Mux6~162_combout\ & (\ram|s_Memoria[213][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[213][1]~q\,
	datac => \ram|s_Memoria[221][1]~q\,
	datad => \ram|Mux6~162_combout\,
	combout => \ram|Mux6~163_combout\);

-- Location: LCCOMB_X62_Y37_N2
\ram|Mux6~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~164_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|Mux6~161_combout\)) # (!\addresscounter|adder|s_cntValue\(5) 
-- & ((\ram|Mux6~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~161_combout\,
	datad => \ram|Mux6~163_combout\,
	combout => \ram|Mux6~164_combout\);

-- Location: LCCOMB_X62_Y37_N20
\ram|Mux6~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~167_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~164_combout\ & ((\ram|Mux6~166_combout\))) # (!\ram|Mux6~164_combout\ & (\ram|Mux6~159_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~159_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux6~166_combout\,
	datad => \ram|Mux6~164_combout\,
	combout => \ram|Mux6~167_combout\);

-- Location: LCCOMB_X65_Y39_N20
\ram|s_Memoria[165][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[165][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[165][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N20
\ram|s_Memoria[165][7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[165][7]~23_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~5_combout\)) # (!\ram|Decoder0~2_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~2_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~5_combout\,
	combout => \ram|s_Memoria[165][7]~23_combout\);

-- Location: LCCOMB_X65_Y39_N6
\ram|s_Memoria[165][7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[165][7]~24_combout\ = (!\ram|s_Memoria[165][7]~23_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[165][7]~23_combout\,
	combout => \ram|s_Memoria[165][7]~24_combout\);

-- Location: FF_X65_Y39_N21
\ram|s_Memoria[165][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[165][1]~feeder_combout\,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][1]~q\);

-- Location: LCCOMB_X62_Y38_N0
\ram|s_Memoria[167][7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[167][7]~15_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~5_combout\,
	datac => \ram|Decoder0~6_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[167][7]~15_combout\);

-- Location: LCCOMB_X55_Y39_N30
\ram|s_Memoria[167][7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[167][7]~16_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[167][7]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[167][7]~15_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[167][7]~16_combout\);

-- Location: FF_X67_Y38_N31
\ram|s_Memoria[167][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][1]~q\);

-- Location: LCCOMB_X66_Y39_N22
\ram|s_Memoria[37][5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[37][5]~19_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~7_combout\) # (!\ram|Decoder0~2_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~2_combout\,
	datac => \ram|Decoder0~7_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[37][5]~19_combout\);

-- Location: LCCOMB_X65_Y39_N30
\ram|s_Memoria[37][5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[37][5]~20_combout\ = (!\ram|s_Memoria[37][5]~19_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[37][5]~19_combout\,
	combout => \ram|s_Memoria[37][5]~20_combout\);

-- Location: FF_X67_Y38_N29
\ram|s_Memoria[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][1]~q\);

-- Location: LCCOMB_X57_Y38_N14
\ram|s_Memoria[39][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[39][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[39][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N12
\ram|s_Memoria[39][5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[39][5]~11_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~7_combout\,
	datab => \timer|DelayP~q\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[39][5]~11_combout\);

-- Location: LCCOMB_X57_Y38_N30
\ram|s_Memoria[39][5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[39][5]~12_combout\ = (!\ram|s_Memoria[39][5]~11_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[39][5]~11_combout\,
	combout => \ram|s_Memoria[39][5]~12_combout\);

-- Location: FF_X57_Y38_N15
\ram|s_Memoria[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[39][1]~feeder_combout\,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][1]~q\);

-- Location: LCCOMB_X67_Y38_N28
\ram|Mux6~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~147_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[39][1]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[37][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[37][1]~q\,
	datad => \ram|s_Memoria[39][1]~q\,
	combout => \ram|Mux6~147_combout\);

-- Location: LCCOMB_X67_Y38_N30
\ram|Mux6~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~148_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~147_combout\ & ((\ram|s_Memoria[167][1]~q\))) # (!\ram|Mux6~147_combout\ & (\ram|s_Memoria[165][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[165][1]~q\,
	datac => \ram|s_Memoria[167][1]~q\,
	datad => \ram|Mux6~147_combout\,
	combout => \ram|Mux6~148_combout\);

-- Location: LCCOMB_X54_Y42_N18
\ram|s_Memoria[47][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[47][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[47][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y42_N10
\ram|s_Memoria[47][6]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[47][6]~419_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~7_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~31_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[47][6]~419_combout\);

-- Location: LCCOMB_X54_Y42_N24
\ram|s_Memoria[47][6]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[47][6]~420_combout\ = (!\ram|s_Memoria[47][6]~419_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[47][6]~419_combout\,
	combout => \ram|s_Memoria[47][6]~420_combout\);

-- Location: FF_X54_Y42_N19
\ram|s_Memoria[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[47][1]~feeder_combout\,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][1]~q\);

-- Location: LCCOMB_X54_Y42_N2
\ram|s_Memoria[175][4]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[175][4]~503_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\)) # (!\ram|Decoder0~5_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~5_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~31_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[175][4]~503_combout\);

-- Location: LCCOMB_X54_Y42_N12
\ram|s_Memoria[175][4]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[175][4]~504_combout\ = (!\ram|s_Memoria[175][4]~503_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[175][4]~503_combout\,
	combout => \ram|s_Memoria[175][4]~504_combout\);

-- Location: FF_X54_Y42_N9
\ram|s_Memoria[175][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][1]~q\);

-- Location: LCCOMB_X61_Y39_N12
\ram|s_Memoria[173][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[173][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[173][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N0
\ram|s_Memoria[173][7]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[173][7]~407_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~5_combout\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[173][7]~407_combout\);

-- Location: LCCOMB_X53_Y39_N26
\ram|s_Memoria[173][7]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[173][7]~408_combout\ = (!\ram|s_Memoria[173][7]~407_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[173][7]~407_combout\,
	combout => \ram|s_Memoria[173][7]~408_combout\);

-- Location: FF_X61_Y39_N13
\ram|s_Memoria[173][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[173][1]~feeder_combout\,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][1]~q\);

-- Location: LCCOMB_X62_Y36_N10
\ram|s_Memoria[45][5]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[45][5]~451_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~7_combout\,
	datab => \ram|Decoder0~29_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[45][5]~451_combout\);

-- Location: LCCOMB_X61_Y39_N22
\ram|s_Memoria[45][5]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[45][5]~452_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[45][5]~451_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|s_Memoria[45][5]~451_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[45][5]~452_combout\);

-- Location: FF_X61_Y39_N27
\ram|s_Memoria[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][1]~q\);

-- Location: LCCOMB_X61_Y39_N26
\ram|Mux6~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~154_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[173][1]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[45][1]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[173][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[45][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux6~154_combout\);

-- Location: LCCOMB_X54_Y42_N8
\ram|Mux6~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~155_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~154_combout\ & ((\ram|s_Memoria[175][1]~q\))) # (!\ram|Mux6~154_combout\ & (\ram|s_Memoria[47][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[47][1]~q\,
	datac => \ram|s_Memoria[175][1]~q\,
	datad => \ram|Mux6~154_combout\,
	combout => \ram|Mux6~155_combout\);

-- Location: LCCOMB_X57_Y42_N18
\ram|s_Memoria[15][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[15][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N0
\ram|s_Memoria[15][3]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][3]~435_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\) # (!\ram|Decoder0~15_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~15_combout\,
	datac => \ram|Decoder0~31_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[15][3]~435_combout\);

-- Location: LCCOMB_X57_Y42_N2
\ram|s_Memoria[15][3]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][3]~436_combout\ = (!\ram|s_Memoria[15][3]~435_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[15][3]~435_combout\,
	combout => \ram|s_Memoria[15][3]~436_combout\);

-- Location: FF_X57_Y42_N19
\ram|s_Memoria[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[15][1]~feeder_combout\,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][1]~q\);

-- Location: LCCOMB_X56_Y41_N26
\ram|s_Memoria[143][7]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[143][7]~499_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\) # (!\ram|Decoder0~13_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~13_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~31_combout\,
	combout => \ram|s_Memoria[143][7]~499_combout\);

-- Location: LCCOMB_X56_Y39_N0
\ram|s_Memoria[143][7]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[143][7]~500_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[143][7]~499_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[143][7]~499_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[143][7]~500_combout\);

-- Location: FF_X56_Y39_N27
\ram|s_Memoria[143][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][1]~q\);

-- Location: LCCOMB_X58_Y42_N12
\ram|s_Memoria[141][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[141][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N2
\ram|s_Memoria[141][7]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][7]~403_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\)) # (!\ram|Decoder0~13_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~13_combout\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~29_combout\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[141][7]~403_combout\);

-- Location: LCCOMB_X58_Y42_N4
\ram|s_Memoria[141][7]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][7]~404_combout\ = (!\ram|s_Memoria[141][7]~403_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \ram|s_Memoria[141][7]~403_combout\,
	combout => \ram|s_Memoria[141][7]~404_combout\);

-- Location: FF_X58_Y42_N13
\ram|s_Memoria[141][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[141][1]~feeder_combout\,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][1]~q\);

-- Location: LCCOMB_X57_Y35_N22
\ram|s_Memoria[13][3]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[13][3]~467_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~15_combout\) # (!\ram|Decoder0~29_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~29_combout\,
	datad => \ram|Decoder0~15_combout\,
	combout => \ram|s_Memoria[13][3]~467_combout\);

-- Location: LCCOMB_X58_Y42_N8
\ram|s_Memoria[13][3]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[13][3]~468_combout\ = (!\ram|s_Memoria[13][3]~467_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[13][3]~467_combout\,
	combout => \ram|s_Memoria[13][3]~468_combout\);

-- Location: FF_X58_Y42_N7
\ram|s_Memoria[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][1]~q\);

-- Location: LCCOMB_X58_Y42_N6
\ram|Mux6~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~149_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[141][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[13][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[141][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[13][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~149_combout\);

-- Location: LCCOMB_X56_Y39_N26
\ram|Mux6~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~150_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~149_combout\ & ((\ram|s_Memoria[143][1]~q\))) # (!\ram|Mux6~149_combout\ & (\ram|s_Memoria[15][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[15][1]~q\,
	datac => \ram|s_Memoria[143][1]~q\,
	datad => \ram|Mux6~149_combout\,
	combout => \ram|Mux6~150_combout\);

-- Location: LCCOMB_X57_Y39_N8
\ram|s_Memoria[133][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[133][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[133][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y39_N16
\ram|s_Memoria[133][2]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[133][2]~67_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~2_combout\) # (!\ram|Decoder0~13_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~13_combout\,
	datac => \ram|Decoder0~2_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[133][2]~67_combout\);

-- Location: LCCOMB_X57_Y39_N16
\ram|s_Memoria[133][2]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[133][2]~68_combout\ = (!\ram|s_Memoria[133][2]~67_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[133][2]~67_combout\,
	combout => \ram|s_Memoria[133][2]~68_combout\);

-- Location: FF_X57_Y39_N9
\ram|s_Memoria[133][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[133][1]~feeder_combout\,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][1]~q\);

-- Location: LCCOMB_X52_Y39_N10
\ram|s_Memoria[135][6]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[135][6]~91_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~13_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~13_combout\,
	datac => \ram|Decoder0~6_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[135][6]~91_combout\);

-- Location: LCCOMB_X52_Y39_N12
\ram|s_Memoria[135][6]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[135][6]~92_combout\ = (!\ram|s_Memoria[135][6]~91_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[135][6]~91_combout\,
	combout => \ram|s_Memoria[135][6]~92_combout\);

-- Location: FF_X52_Y39_N15
\ram|s_Memoria[135][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][1]~q\);

-- Location: LCCOMB_X49_Y38_N0
\ram|s_Memoria[7][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[7][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[7][1]~feeder_combout\);

-- Location: LCCOMB_X50_Y38_N16
\ram|s_Memoria[7][5]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[7][5]~75_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\)) # (!\ram|Decoder0~15_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~15_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~6_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[7][5]~75_combout\);

-- Location: LCCOMB_X50_Y38_N26
\ram|s_Memoria[7][5]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[7][5]~76_combout\ = (!\ram|s_Memoria[7][5]~75_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[7][5]~75_combout\,
	combout => \ram|s_Memoria[7][5]~76_combout\);

-- Location: FF_X49_Y38_N1
\ram|s_Memoria[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[7][1]~feeder_combout\,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][1]~q\);

-- Location: LCCOMB_X57_Y37_N26
\ram|s_Memoria[5][4]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[5][4]~83_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~15_combout\) # (!\ram|Decoder0~2_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~2_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~15_combout\,
	combout => \ram|s_Memoria[5][4]~83_combout\);

-- Location: LCCOMB_X57_Y39_N2
\ram|s_Memoria[5][4]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[5][4]~84_combout\ = (!\ram|s_Memoria[5][4]~83_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[5][4]~83_combout\,
	combout => \ram|s_Memoria[5][4]~84_combout\);

-- Location: FF_X52_Y39_N25
\ram|s_Memoria[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][1]~q\);

-- Location: LCCOMB_X52_Y39_N24
\ram|Mux6~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~151_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[7][1]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[5][1]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[7][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[5][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~151_combout\);

-- Location: LCCOMB_X52_Y39_N14
\ram|Mux6~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~152_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~151_combout\ & ((\ram|s_Memoria[135][1]~q\))) # (!\ram|Mux6~151_combout\ & (\ram|s_Memoria[133][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[133][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[135][1]~q\,
	datad => \ram|Mux6~151_combout\,
	combout => \ram|Mux6~152_combout\);

-- Location: LCCOMB_X57_Y39_N22
\ram|Mux6~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~153_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux6~150_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~150_combout\,
	datad => \ram|Mux6~152_combout\,
	combout => \ram|Mux6~153_combout\);

-- Location: LCCOMB_X58_Y39_N4
\ram|Mux6~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~156_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~153_combout\ & ((\ram|Mux6~155_combout\))) # (!\ram|Mux6~153_combout\ & (\ram|Mux6~148_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~148_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~155_combout\,
	datad => \ram|Mux6~153_combout\,
	combout => \ram|Mux6~156_combout\);

-- Location: LCCOMB_X53_Y42_N28
\ram|s_Memoria[111][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[111][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N10
\ram|s_Memoria[111][0]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][0]~423_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\) # (!\ram|Decoder0~19_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~19_combout\,
	datad => \ram|Decoder0~31_combout\,
	combout => \ram|s_Memoria[111][0]~423_combout\);

-- Location: LCCOMB_X53_Y42_N20
\ram|s_Memoria[111][0]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][0]~424_combout\ = (!\ram|s_Memoria[111][0]~423_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[111][0]~423_combout\,
	combout => \ram|s_Memoria[111][0]~424_combout\);

-- Location: FF_X53_Y42_N29
\ram|s_Memoria[111][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[111][1]~feeder_combout\,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][1]~q\);

-- Location: LCCOMB_X63_Y41_N6
\ram|s_Memoria[239][1]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[239][1]~495_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\)) # (!\ram|Decoder0~31_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~31_combout\,
	datab => \ram|Decoder0~18_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[239][1]~495_combout\);

-- Location: LCCOMB_X58_Y41_N8
\ram|s_Memoria[239][1]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[239][1]~496_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[239][1]~495_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram|s_Memoria[239][1]~495_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[239][1]~496_combout\);

-- Location: FF_X58_Y41_N23
\ram|s_Memoria[239][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][1]~q\);

-- Location: LCCOMB_X66_Y39_N0
\ram|s_Memoria[237][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[237][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[237][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y39_N26
\ram|s_Memoria[237][6]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[237][6]~391_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\)) # (!\ram|Decoder0~29_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~29_combout\,
	datab => \ram|Decoder0~18_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[237][6]~391_combout\);

-- Location: LCCOMB_X66_Y39_N8
\ram|s_Memoria[237][6]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[237][6]~392_combout\ = (!\ram|s_Memoria[237][6]~391_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \ram|s_Memoria[237][6]~391_combout\,
	combout => \ram|s_Memoria[237][6]~392_combout\);

-- Location: FF_X66_Y39_N1
\ram|s_Memoria[237][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[237][1]~feeder_combout\,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][1]~q\);

-- Location: LCCOMB_X61_Y37_N2
\ram|s_Memoria[109][1]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[109][1]~455_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~19_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~19_combout\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[109][1]~455_combout\);

-- Location: LCCOMB_X61_Y40_N16
\ram|s_Memoria[109][1]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[109][1]~456_combout\ = (!\ram|s_Memoria[109][1]~455_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[109][1]~455_combout\,
	combout => \ram|s_Memoria[109][1]~456_combout\);

-- Location: FF_X61_Y40_N23
\ram|s_Memoria[109][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][1]~q\);

-- Location: LCCOMB_X61_Y40_N22
\ram|Mux6~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~144_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[237][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[109][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[237][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[109][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~144_combout\);

-- Location: LCCOMB_X58_Y41_N22
\ram|Mux6~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~145_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~144_combout\ & ((\ram|s_Memoria[239][1]~q\))) # (!\ram|Mux6~144_combout\ & (\ram|s_Memoria[111][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[111][1]~q\,
	datac => \ram|s_Memoria[239][1]~q\,
	datad => \ram|Mux6~144_combout\,
	combout => \ram|Mux6~145_combout\);

-- Location: LCCOMB_X54_Y37_N2
\ram|s_Memoria[229][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[229][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[229][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N2
\ram|s_Memoria[229][3]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[229][3]~119_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~2_combout\) # (!\ram|Decoder0~18_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~18_combout\,
	datac => \ram|Decoder0~2_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[229][3]~119_combout\);

-- Location: LCCOMB_X63_Y39_N8
\ram|s_Memoria[229][3]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[229][3]~120_combout\ = (!\ram|s_Memoria[229][3]~119_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[229][3]~119_combout\,
	combout => \ram|s_Memoria[229][3]~120_combout\);

-- Location: FF_X54_Y37_N3
\ram|s_Memoria[229][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[229][1]~feeder_combout\,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][1]~q\);

-- Location: LCCOMB_X66_Y39_N24
\ram|s_Memoria[231][0]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[231][0]~111_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\) # (!\ram|Decoder0~6_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~6_combout\,
	datac => \ram|Decoder0~18_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[231][0]~111_combout\);

-- Location: LCCOMB_X58_Y39_N26
\ram|s_Memoria[231][0]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[231][0]~112_combout\ = (!\ram|s_Memoria[231][0]~111_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[231][0]~111_combout\,
	combout => \ram|s_Memoria[231][0]~112_combout\);

-- Location: FF_X58_Y39_N29
\ram|s_Memoria[231][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][1]~q\);

-- Location: LCCOMB_X63_Y38_N4
\ram|s_Memoria[101][7]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[101][7]~115_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\) # (!\ram|Decoder0~2_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~2_combout\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[101][7]~115_combout\);

-- Location: LCCOMB_X62_Y39_N14
\ram|s_Memoria[101][7]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[101][7]~116_combout\ = (!\ram|s_Memoria[101][7]~115_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[101][7]~115_combout\,
	combout => \ram|s_Memoria[101][7]~116_combout\);

-- Location: FF_X62_Y39_N29
\ram|s_Memoria[101][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][1]~q\);

-- Location: LCCOMB_X53_Y42_N6
\ram|s_Memoria[103][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[103][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[103][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N2
\ram|s_Memoria[103][1]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[103][1]~107_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~19_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~19_combout\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[103][1]~107_combout\);

-- Location: LCCOMB_X53_Y42_N8
\ram|s_Memoria[103][1]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[103][1]~108_combout\ = (!\ram|s_Memoria[103][1]~107_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[103][1]~107_combout\,
	combout => \ram|s_Memoria[103][1]~108_combout\);

-- Location: FF_X53_Y42_N7
\ram|s_Memoria[103][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[103][1]~feeder_combout\,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][1]~q\);

-- Location: LCCOMB_X62_Y39_N28
\ram|Mux6~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~137_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[103][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[101][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[101][1]~q\,
	datad => \ram|s_Memoria[103][1]~q\,
	combout => \ram|Mux6~137_combout\);

-- Location: LCCOMB_X58_Y39_N28
\ram|Mux6~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~138_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~137_combout\ & ((\ram|s_Memoria[231][1]~q\))) # (!\ram|Mux6~137_combout\ & (\ram|s_Memoria[229][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[229][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[231][1]~q\,
	datad => \ram|Mux6~137_combout\,
	combout => \ram|Mux6~138_combout\);

-- Location: LCCOMB_X56_Y43_N8
\ram|s_Memoria[197][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[197][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[197][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N0
\ram|s_Memoria[197][4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[197][4]~35_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~2_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~9_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~2_combout\,
	combout => \ram|s_Memoria[197][4]~35_combout\);

-- Location: LCCOMB_X56_Y43_N14
\ram|s_Memoria[197][4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[197][4]~36_combout\ = (!\ram|s_Memoria[197][4]~35_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[197][4]~35_combout\,
	combout => \ram|s_Memoria[197][4]~36_combout\);

-- Location: FF_X56_Y43_N9
\ram|s_Memoria[197][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[197][1]~feeder_combout\,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][1]~q\);

-- Location: LCCOMB_X53_Y38_N28
\ram|s_Memoria[199][6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[199][6]~59_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~9_combout\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[199][6]~59_combout\);

-- Location: LCCOMB_X52_Y38_N10
\ram|s_Memoria[199][6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[199][6]~60_combout\ = (!\ram|s_Memoria[199][6]~59_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[199][6]~59_combout\,
	combout => \ram|s_Memoria[199][6]~60_combout\);

-- Location: FF_X57_Y45_N31
\ram|s_Memoria[199][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][1]~q\);

-- Location: LCCOMB_X52_Y38_N12
\ram|s_Memoria[71][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[71][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[71][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N22
\ram|s_Memoria[71][0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[71][0]~43_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~6_combout\) # (!\ram|Decoder0~11_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~11_combout\,
	datad => \ram|Decoder0~6_combout\,
	combout => \ram|s_Memoria[71][0]~43_combout\);

-- Location: LCCOMB_X52_Y38_N28
\ram|s_Memoria[71][0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[71][0]~44_combout\ = (!\ram|s_Memoria[71][0]~43_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[71][0]~43_combout\,
	combout => \ram|s_Memoria[71][0]~44_combout\);

-- Location: FF_X52_Y38_N13
\ram|s_Memoria[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[71][1]~feeder_combout\,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][1]~q\);

-- Location: LCCOMB_X59_Y43_N20
\ram|s_Memoria[69][1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][1]~51_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~2_combout\) # (!\ram|Decoder0~11_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~11_combout\,
	datad => \ram|Decoder0~2_combout\,
	combout => \ram|s_Memoria[69][1]~51_combout\);

-- Location: LCCOMB_X59_Y43_N24
\ram|s_Memoria[69][1]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][1]~52_combout\ = (!\ram|s_Memoria[69][1]~51_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[69][1]~51_combout\,
	combout => \ram|s_Memoria[69][1]~52_combout\);

-- Location: FF_X57_Y45_N29
\ram|s_Memoria[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][1]~q\);

-- Location: LCCOMB_X57_Y45_N28
\ram|Mux6~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~141_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[71][1]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[69][1]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[71][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[69][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~141_combout\);

-- Location: LCCOMB_X57_Y45_N30
\ram|Mux6~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~142_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~141_combout\ & ((\ram|s_Memoria[199][1]~q\))) # (!\ram|Mux6~141_combout\ & (\ram|s_Memoria[197][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[197][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[199][1]~q\,
	datad => \ram|Mux6~141_combout\,
	combout => \ram|Mux6~142_combout\);

-- Location: LCCOMB_X56_Y42_N18
\ram|s_Memoria[207][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[207][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[207][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N28
\ram|s_Memoria[207][0]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[207][0]~491_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~31_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~9_combout\,
	datac => \ram|Decoder0~31_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[207][0]~491_combout\);

-- Location: LCCOMB_X53_Y39_N22
\ram|s_Memoria[207][0]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[207][0]~492_combout\ = (!\ram|s_Memoria[207][0]~491_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[207][0]~491_combout\,
	combout => \ram|s_Memoria[207][0]~492_combout\);

-- Location: FF_X56_Y42_N19
\ram|s_Memoria[207][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[207][1]~feeder_combout\,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][1]~q\);

-- Location: LCCOMB_X56_Y42_N8
\ram|s_Memoria[79][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[79][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[79][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N12
\ram|s_Memoria[79][5]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[79][5]~439_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~11_combout\)) # (!\ram|Decoder0~31_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~31_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~11_combout\,
	combout => \ram|s_Memoria[79][5]~439_combout\);

-- Location: LCCOMB_X56_Y42_N16
\ram|s_Memoria[79][5]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[79][5]~440_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[79][5]~439_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[79][5]~439_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[79][5]~440_combout\);

-- Location: FF_X56_Y42_N9
\ram|s_Memoria[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[79][1]~feeder_combout\,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][1]~q\);

-- Location: LCCOMB_X56_Y43_N10
\ram|s_Memoria[205][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[205][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[205][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N16
\ram|s_Memoria[205][3]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[205][3]~387_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~29_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~9_combout\,
	datad => \ram|Decoder0~29_combout\,
	combout => \ram|s_Memoria[205][3]~387_combout\);

-- Location: LCCOMB_X63_Y40_N2
\ram|s_Memoria[205][3]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[205][3]~388_combout\ = (!\ram|s_Memoria[205][3]~387_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[205][3]~387_combout\,
	combout => \ram|s_Memoria[205][3]~388_combout\);

-- Location: FF_X56_Y43_N11
\ram|s_Memoria[205][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[205][1]~feeder_combout\,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][1]~q\);

-- Location: LCCOMB_X60_Y37_N6
\ram|s_Memoria[77][3]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[77][3]~471_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~11_combout\)) # (!\ram|Decoder0~29_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~29_combout\,
	datab => \ram|Decoder0~11_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[77][3]~471_combout\);

-- Location: LCCOMB_X57_Y43_N16
\ram|s_Memoria[77][3]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[77][3]~472_combout\ = (!\ram|s_Memoria[77][3]~471_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[77][3]~471_combout\,
	combout => \ram|s_Memoria[77][3]~472_combout\);

-- Location: FF_X57_Y43_N13
\ram|s_Memoria[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][1]~q\);

-- Location: LCCOMB_X57_Y43_N12
\ram|Mux6~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~139_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[205][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[77][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[205][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[77][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~139_combout\);

-- Location: LCCOMB_X57_Y45_N10
\ram|Mux6~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~140_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~139_combout\ & (\ram|s_Memoria[207][1]~q\)) # (!\ram|Mux6~139_combout\ & ((\ram|s_Memoria[79][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[207][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[79][1]~q\,
	datad => \ram|Mux6~139_combout\,
	combout => \ram|Mux6~140_combout\);

-- Location: LCCOMB_X57_Y45_N24
\ram|Mux6~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~143_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux6~140_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|Mux6~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux6~142_combout\,
	datad => \ram|Mux6~140_combout\,
	combout => \ram|Mux6~143_combout\);

-- Location: LCCOMB_X58_Y39_N2
\ram|Mux6~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~146_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~143_combout\ & (\ram|Mux6~145_combout\)) # (!\ram|Mux6~143_combout\ & ((\ram|Mux6~138_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~145_combout\,
	datab => \ram|Mux6~138_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux6~143_combout\,
	combout => \ram|Mux6~146_combout\);

-- Location: LCCOMB_X58_Y39_N10
\ram|Mux6~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~157_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~146_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux6~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux6~156_combout\,
	datad => \ram|Mux6~146_combout\,
	combout => \ram|Mux6~157_combout\);

-- Location: LCCOMB_X62_Y37_N22
\ram|Mux6~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~168_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~157_combout\ & ((\ram|Mux6~167_combout\))) # (!\ram|Mux6~157_combout\ & (\ram|Mux6~136_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~136_combout\,
	datab => \ram|Mux6~167_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux6~157_combout\,
	combout => \ram|Mux6~168_combout\);

-- Location: LCCOMB_X66_Y37_N20
\ram|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~22_combout\ = (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(3) & \addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Decoder0~22_combout\);

-- Location: LCCOMB_X65_Y32_N10
\ram|s_Memoria[170][7]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[170][7]~137_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~5_combout\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[170][7]~137_combout\);

-- Location: LCCOMB_X65_Y32_N20
\ram|s_Memoria[170][7]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[170][7]~138_combout\ = (!\ram|s_Memoria[170][7]~137_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[170][7]~137_combout\,
	combout => \ram|s_Memoria[170][7]~138_combout\);

-- Location: FF_X65_Y32_N9
\ram|s_Memoria[170][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][1]~q\);

-- Location: LCCOMB_X63_Y37_N26
\ram|Decoder0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~25_combout\ = (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \ram|Decoder0~25_combout\);

-- Location: LCCOMB_X63_Y37_N10
\ram|s_Memoria[162][7]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[162][7]~365_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~5_combout\) # (!\ram|Decoder0~25_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~25_combout\,
	datad => \ram|Decoder0~5_combout\,
	combout => \ram|s_Memoria[162][7]~365_combout\);

-- Location: LCCOMB_X63_Y37_N30
\ram|s_Memoria[162][7]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[162][7]~366_combout\ = (!\ram|s_Memoria[162][7]~365_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[162][7]~365_combout\,
	combout => \ram|s_Memoria[162][7]~366_combout\);

-- Location: FF_X65_Y35_N15
\ram|s_Memoria[162][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][1]~q\);

-- Location: LCCOMB_X62_Y35_N28
\ram|s_Memoria[34][3]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[34][3]~373_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~7_combout\) # (!\ram|Decoder0~25_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~25_combout\,
	datac => \ram|Decoder0~7_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[34][3]~373_combout\);

-- Location: LCCOMB_X65_Y35_N4
\ram|s_Memoria[34][3]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[34][3]~374_combout\ = (!\ram|s_Memoria[34][3]~373_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[34][3]~373_combout\,
	combout => \ram|s_Memoria[34][3]~374_combout\);

-- Location: FF_X65_Y35_N21
\ram|s_Memoria[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][1]~q\);

-- Location: LCCOMB_X62_Y35_N6
\ram|s_Memoria[42][3]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[42][3]~195_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~7_combout\,
	datab => \timer|DelayP~q\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[42][3]~195_combout\);

-- Location: LCCOMB_X62_Y35_N0
\ram|s_Memoria[42][3]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[42][3]~196_combout\ = (!\ram|s_Memoria[42][3]~195_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[42][3]~195_combout\,
	combout => \ram|s_Memoria[42][3]~196_combout\);

-- Location: FF_X62_Y35_N1
\ram|s_Memoria[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][1]~q\);

-- Location: LCCOMB_X65_Y35_N20
\ram|Mux6~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~84_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[42][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[34][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[34][1]~q\,
	datad => \ram|s_Memoria[42][1]~q\,
	combout => \ram|Mux6~84_combout\);

-- Location: LCCOMB_X65_Y35_N14
\ram|Mux6~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~85_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~84_combout\ & (\ram|s_Memoria[170][1]~q\)) # (!\ram|Mux6~84_combout\ & ((\ram|s_Memoria[162][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[170][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[162][1]~q\,
	datad => \ram|Mux6~84_combout\,
	combout => \ram|Mux6~85_combout\);

-- Location: LCCOMB_X67_Y34_N26
\ram|s_Memoria[226][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[226][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[226][1]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N26
\ram|s_Memoria[226][2]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[226][2]~381_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\) # (!\ram|Decoder0~25_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~25_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~18_combout\,
	combout => \ram|s_Memoria[226][2]~381_combout\);

-- Location: LCCOMB_X67_Y34_N20
\ram|s_Memoria[226][2]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[226][2]~382_combout\ = (!\ram|s_Memoria[226][2]~381_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[226][2]~381_combout\,
	combout => \ram|s_Memoria[226][2]~382_combout\);

-- Location: FF_X67_Y34_N27
\ram|s_Memoria[226][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[226][1]~feeder_combout\,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][1]~q\);

-- Location: LCCOMB_X60_Y34_N14
\ram|s_Memoria[234][1]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[234][1]~155_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\)) # (!\ram|Decoder0~18_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~18_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[234][1]~155_combout\);

-- Location: LCCOMB_X65_Y34_N16
\ram|s_Memoria[234][1]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[234][1]~156_combout\ = (!\ram|s_Memoria[234][1]~155_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[234][1]~155_combout\,
	combout => \ram|s_Memoria[234][1]~156_combout\);

-- Location: FF_X65_Y34_N7
\ram|s_Memoria[234][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][1]~q\);

-- Location: LCCOMB_X65_Y33_N2
\ram|s_Memoria[106][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[106][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[106][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y33_N24
\ram|s_Memoria[106][5]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[106][5]~219_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\) # (!\ram|Decoder0~19_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~19_combout\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[106][5]~219_combout\);

-- Location: LCCOMB_X65_Y33_N24
\ram|s_Memoria[106][5]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[106][5]~220_combout\ = (!\ram|s_Memoria[106][5]~219_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[106][5]~219_combout\,
	combout => \ram|s_Memoria[106][5]~220_combout\);

-- Location: FF_X65_Y33_N3
\ram|s_Memoria[106][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[106][1]~feeder_combout\,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][1]~q\);

-- Location: LCCOMB_X67_Y37_N28
\ram|s_Memoria[98][7]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[98][7]~357_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\) # (!\ram|Decoder0~25_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~25_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[98][7]~357_combout\);

-- Location: LCCOMB_X67_Y36_N22
\ram|s_Memoria[98][7]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[98][7]~358_combout\ = (!\ram|s_Memoria[98][7]~357_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datac => \ram|s_Memoria[98][7]~357_combout\,
	combout => \ram|s_Memoria[98][7]~358_combout\);

-- Location: FF_X67_Y36_N7
\ram|s_Memoria[98][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][1]~q\);

-- Location: LCCOMB_X67_Y36_N6
\ram|Mux6~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~91_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[106][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[98][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[106][1]~q\,
	datac => \ram|s_Memoria[98][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~91_combout\);

-- Location: LCCOMB_X65_Y34_N6
\ram|Mux6~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~92_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~91_combout\ & ((\ram|s_Memoria[234][1]~q\))) # (!\ram|Mux6~91_combout\ & (\ram|s_Memoria[226][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[226][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[234][1]~q\,
	datad => \ram|Mux6~91_combout\,
	combout => \ram|Mux6~92_combout\);

-- Location: LCCOMB_X66_Y35_N2
\ram|s_Memoria[130][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[130][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y35_N10
\ram|s_Memoria[130][4]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][4]~269_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\)) # (!\ram|Decoder0~13_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~13_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~25_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[130][4]~269_combout\);

-- Location: LCCOMB_X66_Y35_N4
\ram|s_Memoria[130][4]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][4]~270_combout\ = (!\ram|s_Memoria[130][4]~269_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[130][4]~269_combout\,
	combout => \ram|s_Memoria[130][4]~270_combout\);

-- Location: FF_X66_Y35_N3
\ram|s_Memoria[130][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[130][1]~feeder_combout\,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][1]~q\);

-- Location: LCCOMB_X67_Y39_N12
\ram|s_Memoria[138][7]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[138][7]~141_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~13_combout\)) # (!\ram|Decoder0~22_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~22_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~13_combout\,
	combout => \ram|s_Memoria[138][7]~141_combout\);

-- Location: LCCOMB_X67_Y39_N6
\ram|s_Memoria[138][7]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[138][7]~142_combout\ = (!\ram|s_Memoria[138][7]~141_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[138][7]~141_combout\,
	combout => \ram|s_Memoria[138][7]~142_combout\);

-- Location: FF_X67_Y35_N29
\ram|s_Memoria[138][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][1]~q\);

-- Location: LCCOMB_X62_Y33_N6
\ram|s_Memoria[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[10][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[10][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y33_N26
\ram|s_Memoria[10][4]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[10][4]~197_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\)) # (!\ram|Decoder0~15_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~15_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[10][4]~197_combout\);

-- Location: LCCOMB_X62_Y33_N24
\ram|s_Memoria[10][4]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[10][4]~198_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[10][4]~197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[10][4]~197_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[10][4]~198_combout\);

-- Location: FF_X62_Y33_N7
\ram|s_Memoria[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[10][1]~feeder_combout\,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][1]~q\);

-- Location: LCCOMB_X62_Y35_N18
\ram|s_Memoria[2][0]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[2][0]~277_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\)) # (!\ram|Decoder0~15_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~15_combout\,
	datab => \ram|Decoder0~25_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[2][0]~277_combout\);

-- Location: LCCOMB_X66_Y35_N12
\ram|s_Memoria[2][0]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[2][0]~278_combout\ = (!\ram|s_Memoria[2][0]~277_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[2][0]~277_combout\,
	combout => \ram|s_Memoria[2][0]~278_combout\);

-- Location: FF_X66_Y35_N29
\ram|s_Memoria[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][1]~q\);

-- Location: LCCOMB_X66_Y35_N28
\ram|Mux6~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~88_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[10][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[2][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[10][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[2][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~88_combout\);

-- Location: LCCOMB_X67_Y35_N28
\ram|Mux6~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~89_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~88_combout\ & ((\ram|s_Memoria[138][1]~q\))) # (!\ram|Mux6~88_combout\ & (\ram|s_Memoria[130][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[130][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[138][1]~q\,
	datad => \ram|Mux6~88_combout\,
	combout => \ram|Mux6~89_combout\);

-- Location: LCCOMB_X66_Y37_N4
\ram|s_Memoria[74][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[74][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[74][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N18
\ram|s_Memoria[74][5]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[74][5]~221_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\)) # (!\ram|Decoder0~11_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~11_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[74][5]~221_combout\);

-- Location: LCCOMB_X66_Y37_N8
\ram|s_Memoria[74][5]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[74][5]~222_combout\ = (!\ram|s_Memoria[74][5]~221_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[74][5]~221_combout\,
	combout => \ram|s_Memoria[74][5]~222_combout\);

-- Location: FF_X66_Y37_N5
\ram|s_Memoria[74][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[74][1]~feeder_combout\,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][1]~q\);

-- Location: LCCOMB_X66_Y37_N2
\ram|s_Memoria[66][1]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[66][1]~261_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~11_combout\)) # (!\ram|Decoder0~25_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~25_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~11_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[66][1]~261_combout\);

-- Location: LCCOMB_X67_Y36_N12
\ram|s_Memoria[66][1]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[66][1]~262_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[66][1]~261_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram|s_Memoria[66][1]~261_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[66][1]~262_combout\);

-- Location: FF_X66_Y37_N7
\ram|s_Memoria[66][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][1]~q\);

-- Location: LCCOMB_X66_Y37_N6
\ram|Mux6~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~86_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[74][1]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[66][1]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[74][1]~q\,
	datac => \ram|s_Memoria[66][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~86_combout\);

-- Location: LCCOMB_X67_Y34_N8
\ram|s_Memoria[194][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[194][1]~feeder_combout\);

-- Location: LCCOMB_X67_Y33_N18
\ram|s_Memoria[194][3]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][3]~285_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~9_combout\) # (!\ram|Decoder0~25_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~25_combout\,
	datad => \ram|Decoder0~9_combout\,
	combout => \ram|s_Memoria[194][3]~285_combout\);

-- Location: LCCOMB_X67_Y34_N22
\ram|s_Memoria[194][3]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][3]~286_combout\ = (!\ram|s_Memoria[194][3]~285_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[194][3]~285_combout\,
	combout => \ram|s_Memoria[194][3]~286_combout\);

-- Location: FF_X67_Y34_N9
\ram|s_Memoria[194][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[194][1]~feeder_combout\,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][1]~q\);

-- Location: LCCOMB_X67_Y33_N16
\ram|s_Memoria[202][4]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[202][4]~157_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~9_combout\) # (!\ram|Decoder0~22_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~22_combout\,
	datad => \ram|Decoder0~9_combout\,
	combout => \ram|s_Memoria[202][4]~157_combout\);

-- Location: LCCOMB_X66_Y34_N0
\ram|s_Memoria[202][4]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[202][4]~158_combout\ = (!\ram|s_Memoria[202][4]~157_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[202][4]~157_combout\,
	combout => \ram|s_Memoria[202][4]~158_combout\);

-- Location: FF_X66_Y34_N17
\ram|s_Memoria[202][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][1]~q\);

-- Location: LCCOMB_X66_Y34_N16
\ram|Mux6~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~87_combout\ = (\ram|Mux6~86_combout\ & (((\ram|s_Memoria[202][1]~q\) # (!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux6~86_combout\ & (\ram|s_Memoria[194][1]~q\ & ((\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~86_combout\,
	datab => \ram|s_Memoria[194][1]~q\,
	datac => \ram|s_Memoria[202][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~87_combout\);

-- Location: LCCOMB_X65_Y35_N10
\ram|Mux6~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~90_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~87_combout\))) # (!\addresscounter|adder|s_cntValue\(6) 
-- & (\ram|Mux6~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux6~89_combout\,
	datad => \ram|Mux6~87_combout\,
	combout => \ram|Mux6~90_combout\);

-- Location: LCCOMB_X65_Y35_N24
\ram|Mux6~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~93_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~90_combout\ & ((\ram|Mux6~92_combout\))) # (!\ram|Mux6~90_combout\ & (\ram|Mux6~85_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux6~85_combout\,
	datac => \ram|Mux6~92_combout\,
	datad => \ram|Mux6~90_combout\,
	combout => \ram|Mux6~93_combout\);

-- Location: LCCOMB_X60_Y35_N12
\ram|s_Memoria[160][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[160][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[160][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N8
\ram|Decoder0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~27_combout\ = (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Decoder0~27_combout\);

-- Location: LCCOMB_X60_Y35_N10
\ram|s_Memoria[160][7]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[160][7]~301_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\)) # (!\ram|Decoder0~5_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~5_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~27_combout\,
	combout => \ram|s_Memoria[160][7]~301_combout\);

-- Location: LCCOMB_X60_Y35_N4
\ram|s_Memoria[160][7]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[160][7]~302_combout\ = (!\ram|s_Memoria[160][7]~301_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[160][7]~301_combout\,
	combout => \ram|s_Memoria[160][7]~302_combout\);

-- Location: FF_X60_Y35_N13
\ram|s_Memoria[160][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[160][1]~feeder_combout\,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][1]~q\);

-- Location: LCCOMB_X60_Y38_N6
\ram|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~20_combout\ = (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3) & !\addresscounter|adder|s_cntValue\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Decoder0~20_combout\);

-- Location: LCCOMB_X61_Y30_N4
\ram|s_Memoria[168][7]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[168][7]~145_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~5_combout\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[168][7]~145_combout\);

-- Location: LCCOMB_X60_Y30_N8
\ram|s_Memoria[168][7]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[168][7]~146_combout\ = (!\ram|s_Memoria[168][7]~145_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[168][7]~145_combout\,
	combout => \ram|s_Memoria[168][7]~146_combout\);

-- Location: FF_X60_Y30_N7
\ram|s_Memoria[168][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][1]~q\);

-- Location: LCCOMB_X60_Y33_N2
\ram|s_Memoria[32][4]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[32][4]~309_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~7_combout\,
	datab => \timer|DelayP~q\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~27_combout\,
	combout => \ram|s_Memoria[32][4]~309_combout\);

-- Location: LCCOMB_X60_Y33_N10
\ram|s_Memoria[32][4]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[32][4]~310_combout\ = (!\ram|s_Memoria[32][4]~309_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[32][4]~309_combout\,
	combout => \ram|s_Memoria[32][4]~310_combout\);

-- Location: FF_X60_Y33_N7
\ram|s_Memoria[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][1]~q\);

-- Location: LCCOMB_X59_Y32_N22
\ram|s_Memoria[40][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[40][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[40][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y31_N18
\ram|s_Memoria[40][5]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[40][5]~209_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\) # (!\ram|Decoder0~7_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~7_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[40][5]~209_combout\);

-- Location: LCCOMB_X55_Y31_N18
\ram|s_Memoria[40][5]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[40][5]~210_combout\ = (!\ram|s_Memoria[40][5]~209_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[40][5]~209_combout\,
	combout => \ram|s_Memoria[40][5]~210_combout\);

-- Location: FF_X59_Y32_N23
\ram|s_Memoria[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[40][1]~feeder_combout\,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][1]~q\);

-- Location: LCCOMB_X60_Y33_N6
\ram|Mux6~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~104_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[40][1]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[32][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[32][1]~q\,
	datad => \ram|s_Memoria[40][1]~q\,
	combout => \ram|Mux6~104_combout\);

-- Location: LCCOMB_X60_Y30_N6
\ram|Mux6~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~105_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~104_combout\ & ((\ram|s_Memoria[168][1]~q\))) # (!\ram|Mux6~104_combout\ & (\ram|s_Memoria[160][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[160][1]~q\,
	datac => \ram|s_Memoria[168][1]~q\,
	datad => \ram|Mux6~104_combout\,
	combout => \ram|Mux6~105_combout\);

-- Location: LCCOMB_X63_Y33_N6
\ram|s_Memoria[224][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[224][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[224][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y33_N8
\ram|s_Memoria[224][1]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[224][1]~299_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\) # (!\ram|Decoder0~27_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~27_combout\,
	datac => \ram|Decoder0~18_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[224][1]~299_combout\);

-- Location: LCCOMB_X63_Y33_N8
\ram|s_Memoria[224][1]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[224][1]~300_combout\ = (!\ram|s_Memoria[224][1]~299_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[224][1]~299_combout\,
	combout => \ram|s_Memoria[224][1]~300_combout\);

-- Location: FF_X63_Y33_N7
\ram|s_Memoria[224][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[224][1]~feeder_combout\,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][1]~q\);

-- Location: LCCOMB_X60_Y34_N30
\ram|s_Memoria[232][3]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[232][3]~129_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\)) # (!\ram|Decoder0~20_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~20_combout\,
	datab => \ram|Decoder0~18_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[232][3]~129_combout\);

-- Location: LCCOMB_X60_Y30_N20
\ram|s_Memoria[232][3]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[232][3]~130_combout\ = (!\ram|s_Memoria[232][3]~129_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[232][3]~129_combout\,
	combout => \ram|s_Memoria[232][3]~130_combout\);

-- Location: FF_X63_Y30_N9
\ram|s_Memoria[232][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][1]~q\);

-- Location: LCCOMB_X59_Y31_N20
\ram|s_Memoria[104][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[104][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y31_N28
\ram|s_Memoria[104][4]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][4]~201_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\)) # (!\ram|Decoder0~19_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~19_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[104][4]~201_combout\);

-- Location: LCCOMB_X59_Y31_N12
\ram|s_Memoria[104][4]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][4]~202_combout\ = (!\ram|s_Memoria[104][4]~201_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[104][4]~201_combout\,
	combout => \ram|s_Memoria[104][4]~202_combout\);

-- Location: FF_X59_Y31_N21
\ram|s_Memoria[104][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[104][1]~feeder_combout\,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][1]~q\);

-- Location: LCCOMB_X63_Y33_N18
\ram|s_Memoria[96][2]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[96][2]~307_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\)) # (!\ram|Decoder0~27_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~27_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[96][2]~307_combout\);

-- Location: LCCOMB_X63_Y33_N2
\ram|s_Memoria[96][2]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[96][2]~308_combout\ = (!\ram|s_Memoria[96][2]~307_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[96][2]~307_combout\,
	combout => \ram|s_Memoria[96][2]~308_combout\);

-- Location: FF_X63_Y33_N21
\ram|s_Memoria[96][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][1]~q\);

-- Location: LCCOMB_X63_Y33_N20
\ram|Mux6~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~111_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[104][1]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[96][1]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[104][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[96][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~111_combout\);

-- Location: LCCOMB_X63_Y30_N8
\ram|Mux6~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~112_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~111_combout\ & ((\ram|s_Memoria[232][1]~q\))) # (!\ram|Mux6~111_combout\ & (\ram|s_Memoria[224][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[224][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[232][1]~q\,
	datad => \ram|Mux6~111_combout\,
	combout => \ram|Mux6~112_combout\);

-- Location: LCCOMB_X63_Y34_N14
\ram|s_Memoria[192][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[192][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[192][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y34_N16
\ram|s_Memoria[192][7]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[192][7]~331_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\)) # (!\ram|Decoder0~9_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~9_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~27_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[192][7]~331_combout\);

-- Location: LCCOMB_X63_Y34_N24
\ram|s_Memoria[192][7]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[192][7]~332_combout\ = (!\ram|s_Memoria[192][7]~331_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[192][7]~331_combout\,
	combout => \ram|s_Memoria[192][7]~332_combout\);

-- Location: FF_X63_Y34_N15
\ram|s_Memoria[192][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[192][1]~feeder_combout\,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][1]~q\);

-- Location: LCCOMB_X62_Y30_N6
\ram|s_Memoria[200][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[200][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[200][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y32_N12
\ram|s_Memoria[200][4]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[200][4]~133_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~9_combout\)) # (!\ram|Decoder0~20_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~20_combout\,
	datab => \ram|Decoder0~9_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[200][4]~133_combout\);

-- Location: LCCOMB_X61_Y32_N26
\ram|s_Memoria[200][4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[200][4]~134_combout\ = (!\ram|s_Memoria[200][4]~133_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[200][4]~133_combout\,
	combout => \ram|s_Memoria[200][4]~134_combout\);

-- Location: FF_X62_Y30_N7
\ram|s_Memoria[200][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[200][1]~feeder_combout\,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][1]~q\);

-- Location: LCCOMB_X60_Y31_N30
\ram|s_Memoria[72][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[72][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[72][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y31_N6
\ram|s_Memoria[72][6]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[72][6]~205_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\)) # (!\ram|Decoder0~11_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~11_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[72][6]~205_combout\);

-- Location: LCCOMB_X60_Y31_N0
\ram|s_Memoria[72][6]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[72][6]~206_combout\ = (!\ram|s_Memoria[72][6]~205_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[72][6]~205_combout\,
	combout => \ram|s_Memoria[72][6]~206_combout\);

-- Location: FF_X60_Y31_N31
\ram|s_Memoria[72][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[72][1]~feeder_combout\,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][1]~q\);

-- Location: LCCOMB_X60_Y34_N22
\ram|s_Memoria[64][5]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[64][5]~339_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\) # (!\ram|Decoder0~11_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~11_combout\,
	datac => \ram|Decoder0~27_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[64][5]~339_combout\);

-- Location: LCCOMB_X63_Y34_N22
\ram|s_Memoria[64][5]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[64][5]~340_combout\ = (!\ram|s_Memoria[64][5]~339_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[64][5]~339_combout\,
	combout => \ram|s_Memoria[64][5]~340_combout\);

-- Location: FF_X63_Y30_N5
\ram|s_Memoria[64][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][1]~q\);

-- Location: LCCOMB_X63_Y30_N4
\ram|Mux6~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~106_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[72][1]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[64][1]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[72][1]~q\,
	datac => \ram|s_Memoria[64][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~106_combout\);

-- Location: LCCOMB_X63_Y30_N30
\ram|Mux6~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~107_combout\ = (\ram|Mux6~106_combout\ & (((\ram|s_Memoria[200][1]~q\) # (!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux6~106_combout\ & (\ram|s_Memoria[192][1]~q\ & ((\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[192][1]~q\,
	datab => \ram|s_Memoria[200][1]~q\,
	datac => \ram|Mux6~106_combout\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux6~107_combout\);

-- Location: LCCOMB_X62_Y30_N12
\ram|s_Memoria[136][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[136][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[136][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N2
\ram|s_Memoria[136][1]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[136][1]~149_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~13_combout\) # (!\ram|Decoder0~20_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~20_combout\,
	datad => \ram|Decoder0~13_combout\,
	combout => \ram|s_Memoria[136][1]~149_combout\);

-- Location: LCCOMB_X62_Y30_N4
\ram|s_Memoria[136][1]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[136][1]~150_combout\ = (!\ram|s_Memoria[136][1]~149_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[136][1]~149_combout\,
	combout => \ram|s_Memoria[136][1]~150_combout\);

-- Location: FF_X62_Y30_N13
\ram|s_Memoria[136][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[136][1]~feeder_combout\,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][1]~q\);

-- Location: LCCOMB_X63_Y37_N12
\ram|s_Memoria[128][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[128][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[128][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N20
\ram|s_Memoria[128][0]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[128][0]~333_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~13_combout\) # (!\ram|Decoder0~27_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~27_combout\,
	datac => \ram|Decoder0~13_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[128][0]~333_combout\);

-- Location: LCCOMB_X63_Y37_N4
\ram|s_Memoria[128][0]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[128][0]~334_combout\ = (!\ram|s_Memoria[128][0]~333_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[128][0]~333_combout\,
	combout => \ram|s_Memoria[128][0]~334_combout\);

-- Location: FF_X63_Y37_N13
\ram|s_Memoria[128][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[128][1]~feeder_combout\,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][1]~q\);

-- Location: LCCOMB_X63_Y35_N12
\ram|s_Memoria[8][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[8][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[8][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y35_N16
\ram|s_Memoria[8][3]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[8][3]~213_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\)) # (!\ram|Decoder0~15_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~15_combout\,
	datab => \timer|DelayP~q\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[8][3]~213_combout\);

-- Location: LCCOMB_X63_Y35_N4
\ram|s_Memoria[8][3]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[8][3]~214_combout\ = (!\ram|s_Memoria[8][3]~213_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \ram|s_Memoria[8][3]~213_combout\,
	combout => \ram|s_Memoria[8][3]~214_combout\);

-- Location: FF_X63_Y35_N13
\ram|s_Memoria[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[8][1]~feeder_combout\,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][1]~q\);

-- Location: LCCOMB_X62_Y35_N8
\ram|s_Memoria[0][3]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[0][3]~341_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~15_combout\)) # (!\ram|Decoder0~27_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~27_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~15_combout\,
	combout => \ram|s_Memoria[0][3]~341_combout\);

-- Location: LCCOMB_X63_Y35_N26
\ram|s_Memoria[0][3]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[0][3]~342_combout\ = (!\ram|s_Memoria[0][3]~341_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[0][3]~341_combout\,
	combout => \ram|s_Memoria[0][3]~342_combout\);

-- Location: FF_X63_Y35_N15
\ram|s_Memoria[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][1]~q\);

-- Location: LCCOMB_X63_Y35_N14
\ram|Mux6~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~108_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[8][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[8][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[0][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~108_combout\);

-- Location: LCCOMB_X63_Y30_N12
\ram|Mux6~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~109_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~108_combout\ & (\ram|s_Memoria[136][1]~q\)) # (!\ram|Mux6~108_combout\ & ((\ram|s_Memoria[128][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[136][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[128][1]~q\,
	datad => \ram|Mux6~108_combout\,
	combout => \ram|Mux6~109_combout\);

-- Location: LCCOMB_X63_Y30_N18
\ram|Mux6~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~110_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux6~107_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~107_combout\,
	datad => \ram|Mux6~109_combout\,
	combout => \ram|Mux6~110_combout\);

-- Location: LCCOMB_X63_Y30_N22
\ram|Mux6~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~113_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~110_combout\ & ((\ram|Mux6~112_combout\))) # (!\ram|Mux6~110_combout\ & (\ram|Mux6~105_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~105_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~112_combout\,
	datad => \ram|Mux6~110_combout\,
	combout => \ram|Mux6~113_combout\);

-- Location: LCCOMB_X63_Y37_N6
\ram|s_Memoria[240][1]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[240][1]~315_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~16_combout\) # (!\ram|Decoder0~27_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~27_combout\,
	datac => \ram|Decoder0~16_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[240][1]~315_combout\);

-- Location: LCCOMB_X63_Y36_N24
\ram|s_Memoria[240][1]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[240][1]~316_combout\ = (!\ram|s_Memoria[240][1]~315_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[240][1]~315_combout\,
	combout => \ram|s_Memoria[240][1]~316_combout\);

-- Location: FF_X63_Y36_N25
\ram|s_Memoria[240][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][1]~q\);

-- Location: LCCOMB_X62_Y36_N30
\ram|s_Memoria[248][1]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[248][1]~253_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\)) # (!\ram|Decoder0~16_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~16_combout\,
	datab => \ram|Decoder0~20_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[248][1]~253_combout\);

-- Location: LCCOMB_X62_Y36_N4
\ram|s_Memoria[248][1]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[248][1]~254_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[248][1]~253_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[248][1]~253_combout\,
	datab => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[248][1]~254_combout\);

-- Location: FF_X62_Y36_N17
\ram|s_Memoria[248][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][1]~q\);

-- Location: LCCOMB_X60_Y38_N8
\ram|s_Memoria[216][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[216][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[216][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N10
\ram|s_Memoria[216][4]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[216][4]~229_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\) # (!\ram|Decoder0~8_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~8_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[216][4]~229_combout\);

-- Location: LCCOMB_X60_Y38_N16
\ram|s_Memoria[216][4]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[216][4]~230_combout\ = (!\ram|s_Memoria[216][4]~229_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[216][4]~229_combout\,
	combout => \ram|s_Memoria[216][4]~230_combout\);

-- Location: FF_X60_Y38_N9
\ram|s_Memoria[216][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[216][1]~feeder_combout\,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][1]~q\);

-- Location: LCCOMB_X66_Y36_N0
\ram|s_Memoria[208][1]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[208][1]~347_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\)) # (!\ram|Decoder0~8_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~8_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~27_combout\,
	combout => \ram|s_Memoria[208][1]~347_combout\);

-- Location: LCCOMB_X66_Y36_N28
\ram|s_Memoria[208][1]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[208][1]~348_combout\ = (!\ram|s_Memoria[208][1]~347_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[208][1]~347_combout\,
	combout => \ram|s_Memoria[208][1]~348_combout\);

-- Location: FF_X66_Y36_N15
\ram|s_Memoria[208][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][1]~q\);

-- Location: LCCOMB_X66_Y36_N14
\ram|Mux6~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~101_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[216][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[208][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[216][1]~q\,
	datac => \ram|s_Memoria[208][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~101_combout\);

-- Location: LCCOMB_X62_Y36_N16
\ram|Mux6~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~102_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~101_combout\ & ((\ram|s_Memoria[248][1]~q\))) # (!\ram|Mux6~101_combout\ & (\ram|s_Memoria[240][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[240][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[248][1]~q\,
	datad => \ram|Mux6~101_combout\,
	combout => \ram|Mux6~102_combout\);

-- Location: LCCOMB_X58_Y32_N4
\ram|s_Memoria[48][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[48][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[48][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y32_N26
\ram|s_Memoria[48][6]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[48][6]~293_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\) # (!\ram|Decoder0~3_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~3_combout\,
	datac => \ram|Decoder0~27_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[48][6]~293_combout\);

-- Location: LCCOMB_X58_Y32_N16
\ram|s_Memoria[48][6]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[48][6]~294_combout\ = (!\ram|s_Memoria[48][6]~293_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[48][6]~293_combout\,
	combout => \ram|s_Memoria[48][6]~294_combout\);

-- Location: FF_X58_Y32_N5
\ram|s_Memoria[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[48][1]~feeder_combout\,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][1]~q\);

-- Location: LCCOMB_X59_Y32_N20
\ram|s_Memoria[56][4]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[56][4]~165_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\) # (!\ram|Decoder0~20_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~20_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~3_combout\,
	combout => \ram|s_Memoria[56][4]~165_combout\);

-- Location: LCCOMB_X59_Y32_N12
\ram|s_Memoria[56][4]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[56][4]~166_combout\ = (!\ram|s_Memoria[56][4]~165_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[56][4]~165_combout\,
	combout => \ram|s_Memoria[56][4]~166_combout\);

-- Location: FF_X59_Y32_N25
\ram|s_Memoria[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][1]~q\);

-- Location: LCCOMB_X58_Y35_N26
\ram|s_Memoria[24][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[24][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[24][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y35_N18
\ram|s_Memoria[24][4]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[24][4]~181_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~20_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~20_combout\,
	datac => \ram|Decoder0~14_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[24][4]~181_combout\);

-- Location: LCCOMB_X58_Y35_N16
\ram|s_Memoria[24][4]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[24][4]~182_combout\ = (!\ram|s_Memoria[24][4]~181_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[24][4]~181_combout\,
	combout => \ram|s_Memoria[24][4]~182_combout\);

-- Location: FF_X58_Y35_N27
\ram|s_Memoria[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[24][1]~feeder_combout\,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][1]~q\);

-- Location: LCCOMB_X58_Y32_N22
\ram|s_Memoria[16][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[16][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[16][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y35_N10
\ram|s_Memoria[16][3]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[16][3]~325_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~27_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~27_combout\,
	datac => \ram|Decoder0~14_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[16][3]~325_combout\);

-- Location: LCCOMB_X57_Y35_N4
\ram|s_Memoria[16][3]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[16][3]~326_combout\ = (!\ram|s_Memoria[16][3]~325_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[16][3]~325_combout\,
	combout => \ram|s_Memoria[16][3]~326_combout\);

-- Location: FF_X58_Y32_N23
\ram|s_Memoria[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[16][1]~feeder_combout\,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][1]~q\);

-- Location: LCCOMB_X59_Y32_N10
\ram|Mux6~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~98_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[24][1]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[16][1]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[24][1]~q\,
	datac => \ram|s_Memoria[16][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux6~98_combout\);

-- Location: LCCOMB_X59_Y32_N24
\ram|Mux6~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~99_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~98_combout\ & ((\ram|s_Memoria[56][1]~q\))) # (!\ram|Mux6~98_combout\ & (\ram|s_Memoria[48][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[48][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[56][1]~q\,
	datad => \ram|Mux6~98_combout\,
	combout => \ram|Mux6~99_combout\);

-- Location: LCCOMB_X62_Y32_N20
\ram|s_Memoria[176][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[176][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[176][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y33_N26
\ram|s_Memoria[176][7]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[176][7]~317_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\) # (!\ram|Decoder0~1_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~1_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~27_combout\,
	combout => \ram|s_Memoria[176][7]~317_combout\);

-- Location: LCCOMB_X66_Y33_N0
\ram|s_Memoria[176][7]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[176][7]~318_combout\ = (!\ram|s_Memoria[176][7]~317_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datac => \ram|s_Memoria[176][7]~317_combout\,
	combout => \ram|s_Memoria[176][7]~318_combout\);

-- Location: FF_X62_Y32_N21
\ram|s_Memoria[176][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[176][1]~feeder_combout\,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][1]~q\);

-- Location: LCCOMB_X61_Y30_N22
\ram|s_Memoria[184][2]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[184][2]~237_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\)) # (!\ram|Decoder0~1_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~1_combout\,
	datab => \ram|Decoder0~20_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[184][2]~237_combout\);

-- Location: LCCOMB_X61_Y30_N8
\ram|s_Memoria[184][2]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[184][2]~238_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[184][2]~237_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[184][2]~237_combout\,
	datab => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[184][2]~238_combout\);

-- Location: FF_X61_Y30_N15
\ram|s_Memoria[184][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][1]~q\);

-- Location: LCCOMB_X60_Y38_N14
\ram|s_Memoria[152][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[152][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[152][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y34_N28
\ram|s_Memoria[152][7]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[152][7]~245_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~20_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~20_combout\,
	datab => \ram|Decoder0~12_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[152][7]~245_combout\);

-- Location: LCCOMB_X61_Y34_N24
\ram|s_Memoria[152][7]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[152][7]~246_combout\ = (!\ram|s_Memoria[152][7]~245_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[152][7]~245_combout\,
	combout => \ram|s_Memoria[152][7]~246_combout\);

-- Location: FF_X60_Y38_N15
\ram|s_Memoria[152][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[152][1]~feeder_combout\,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][1]~q\);

-- Location: LCCOMB_X59_Y32_N8
\ram|s_Memoria[144][7]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[144][7]~349_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~27_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~27_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~12_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[144][7]~349_combout\);

-- Location: LCCOMB_X62_Y32_N14
\ram|s_Memoria[144][7]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[144][7]~350_combout\ = (!\ram|s_Memoria[144][7]~349_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \ram|s_Memoria[144][7]~349_combout\,
	combout => \ram|s_Memoria[144][7]~350_combout\);

-- Location: FF_X62_Y32_N7
\ram|s_Memoria[144][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][1]~q\);

-- Location: LCCOMB_X62_Y32_N6
\ram|Mux6~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~96_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[152][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[144][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[152][1]~q\,
	datac => \ram|s_Memoria[144][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~96_combout\);

-- Location: LCCOMB_X61_Y30_N14
\ram|Mux6~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~97_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~96_combout\ & ((\ram|s_Memoria[184][1]~q\))) # (!\ram|Mux6~96_combout\ & (\ram|s_Memoria[176][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[176][1]~q\,
	datac => \ram|s_Memoria[184][1]~q\,
	datad => \ram|Mux6~96_combout\,
	combout => \ram|Mux6~97_combout\);

-- Location: LCCOMB_X62_Y37_N4
\ram|Mux6~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~100_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~97_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux6~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux6~99_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux6~97_combout\,
	combout => \ram|Mux6~100_combout\);

-- Location: LCCOMB_X63_Y36_N10
\ram|s_Memoria[112][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[112][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[112][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y36_N2
\ram|s_Memoria[112][0]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[112][0]~291_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~27_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~17_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~27_combout\,
	combout => \ram|s_Memoria[112][0]~291_combout\);

-- Location: LCCOMB_X63_Y36_N4
\ram|s_Memoria[112][0]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[112][0]~292_combout\ = (!\ram|s_Memoria[112][0]~291_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[112][0]~291_combout\,
	combout => \ram|s_Memoria[112][0]~292_combout\);

-- Location: FF_X63_Y36_N11
\ram|s_Memoria[112][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[112][1]~feeder_combout\,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][1]~q\);

-- Location: LCCOMB_X59_Y31_N10
\ram|s_Memoria[120][3]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[120][3]~189_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\) # (!\ram|Decoder0~17_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~17_combout\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[120][3]~189_combout\);

-- Location: LCCOMB_X59_Y31_N28
\ram|s_Memoria[120][3]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[120][3]~190_combout\ = (!\ram|s_Memoria[120][3]~189_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[120][3]~189_combout\,
	combout => \ram|s_Memoria[120][3]~190_combout\);

-- Location: FF_X62_Y37_N11
\ram|s_Memoria[120][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][1]~q\);

-- Location: LCCOMB_X63_Y31_N0
\ram|s_Memoria[88][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[88][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[88][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y31_N6
\ram|s_Memoria[88][2]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[88][2]~173_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~20_combout\) # (!\ram|Decoder0~10_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~10_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~20_combout\,
	combout => \ram|s_Memoria[88][2]~173_combout\);

-- Location: LCCOMB_X63_Y31_N12
\ram|s_Memoria[88][2]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[88][2]~174_combout\ = (!\ram|s_Memoria[88][2]~173_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[88][2]~173_combout\,
	combout => \ram|s_Memoria[88][2]~174_combout\);

-- Location: FF_X63_Y31_N1
\ram|s_Memoria[88][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[88][1]~feeder_combout\,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][1]~q\);

-- Location: LCCOMB_X67_Y33_N28
\ram|s_Memoria[80][3]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[80][3]~323_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~10_combout\) # (!\ram|Decoder0~27_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~27_combout\,
	datad => \ram|Decoder0~10_combout\,
	combout => \ram|s_Memoria[80][3]~323_combout\);

-- Location: LCCOMB_X67_Y33_N10
\ram|s_Memoria[80][3]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[80][3]~324_combout\ = (!\ram|s_Memoria[80][3]~323_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[80][3]~323_combout\,
	combout => \ram|s_Memoria[80][3]~324_combout\);

-- Location: FF_X67_Y33_N7
\ram|s_Memoria[80][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][1]~q\);

-- Location: LCCOMB_X67_Y33_N6
\ram|Mux6~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~94_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[88][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[80][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[88][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[80][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~94_combout\);

-- Location: LCCOMB_X62_Y37_N10
\ram|Mux6~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~95_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~94_combout\ & ((\ram|s_Memoria[120][1]~q\))) # (!\ram|Mux6~94_combout\ & (\ram|s_Memoria[112][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[112][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[120][1]~q\,
	datad => \ram|Mux6~94_combout\,
	combout => \ram|Mux6~95_combout\);

-- Location: LCCOMB_X62_Y37_N18
\ram|Mux6~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~103_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~100_combout\ & (\ram|Mux6~102_combout\)) # (!\ram|Mux6~100_combout\ & ((\ram|Mux6~95_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux6~102_combout\,
	datac => \ram|Mux6~100_combout\,
	datad => \ram|Mux6~95_combout\,
	combout => \ram|Mux6~103_combout\);

-- Location: LCCOMB_X62_Y37_N8
\ram|Mux6~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~114_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~103_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux6~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux6~113_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux6~103_combout\,
	combout => \ram|Mux6~114_combout\);

-- Location: LCCOMB_X68_Y36_N28
\ram|s_Memoria[114][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[114][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N16
\ram|s_Memoria[114][0]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][0]~355_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~17_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~25_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[114][0]~355_combout\);

-- Location: LCCOMB_X68_Y36_N20
\ram|s_Memoria[114][0]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][0]~356_combout\ = (!\ram|s_Memoria[114][0]~355_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[114][0]~355_combout\,
	combout => \ram|s_Memoria[114][0]~356_combout\);

-- Location: FF_X68_Y36_N29
\ram|s_Memoria[114][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[114][1]~feeder_combout\,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][1]~q\);

-- Location: LCCOMB_X66_Y37_N10
\ram|s_Memoria[122][0]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[122][0]~185_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~17_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[122][0]~185_combout\);

-- Location: LCCOMB_X66_Y37_N28
\ram|s_Memoria[122][0]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[122][0]~186_combout\ = (!\ram|s_Memoria[122][0]~185_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[122][0]~185_combout\,
	combout => \ram|s_Memoria[122][0]~186_combout\);

-- Location: FF_X61_Y32_N9
\ram|s_Memoria[122][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][1]~q\);

-- Location: LCCOMB_X62_Y33_N20
\ram|s_Memoria[90][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[90][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[90][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y33_N2
\ram|s_Memoria[90][7]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[90][7]~169_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\) # (!\ram|Decoder0~10_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~10_combout\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[90][7]~169_combout\);

-- Location: LCCOMB_X62_Y33_N4
\ram|s_Memoria[90][7]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[90][7]~170_combout\ = (!\ram|s_Memoria[90][7]~169_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[90][7]~169_combout\,
	combout => \ram|s_Memoria[90][7]~170_combout\);

-- Location: FF_X62_Y33_N21
\ram|s_Memoria[90][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[90][1]~feeder_combout\,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][1]~q\);

-- Location: LCCOMB_X72_Y36_N16
\ram|s_Memoria[82][6]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[82][6]~259_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\) # (!\ram|Decoder0~10_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~10_combout\,
	datad => \ram|Decoder0~25_combout\,
	combout => \ram|s_Memoria[82][6]~259_combout\);

-- Location: LCCOMB_X68_Y36_N22
\ram|s_Memoria[82][6]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[82][6]~260_combout\ = (!\ram|s_Memoria[82][6]~259_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[82][6]~259_combout\,
	combout => \ram|s_Memoria[82][6]~260_combout\);

-- Location: FF_X67_Y35_N3
\ram|s_Memoria[82][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][1]~q\);

-- Location: LCCOMB_X67_Y35_N2
\ram|Mux6~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~115_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[90][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[82][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[90][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[82][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~115_combout\);

-- Location: LCCOMB_X61_Y32_N8
\ram|Mux6~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~116_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~115_combout\ & ((\ram|s_Memoria[122][1]~q\))) # (!\ram|Mux6~115_combout\ & (\ram|s_Memoria[114][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[114][1]~q\,
	datac => \ram|s_Memoria[122][1]~q\,
	datad => \ram|Mux6~115_combout\,
	combout => \ram|Mux6~116_combout\);

-- Location: LCCOMB_X65_Y36_N22
\ram|s_Memoria[50][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[50][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[50][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y35_N14
\ram|s_Memoria[50][6]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[50][6]~371_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\)) # (!\ram|Decoder0~3_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~3_combout\,
	datab => \ram|Decoder0~25_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[50][6]~371_combout\);

-- Location: LCCOMB_X65_Y36_N28
\ram|s_Memoria[50][6]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[50][6]~372_combout\ = (!\ram|s_Memoria[50][6]~371_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[50][6]~371_combout\,
	combout => \ram|s_Memoria[50][6]~372_combout\);

-- Location: FF_X65_Y36_N23
\ram|s_Memoria[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[50][1]~feeder_combout\,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][1]~q\);

-- Location: LCCOMB_X61_Y32_N10
\ram|s_Memoria[58][1]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[58][1]~161_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\)) # (!\ram|Decoder0~22_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~22_combout\,
	datac => \ram|Decoder0~3_combout\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[58][1]~161_combout\);

-- Location: LCCOMB_X61_Y32_N14
\ram|s_Memoria[58][1]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[58][1]~162_combout\ = (!\ram|s_Memoria[58][1]~161_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[58][1]~161_combout\,
	combout => \ram|s_Memoria[58][1]~162_combout\);

-- Location: FF_X61_Y32_N23
\ram|s_Memoria[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][1]~q\);

-- Location: LCCOMB_X63_Y32_N16
\ram|s_Memoria[26][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[26][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[26][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y35_N28
\ram|s_Memoria[26][5]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[26][5]~177_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~22_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~22_combout\,
	datac => \ram|Decoder0~14_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[26][5]~177_combout\);

-- Location: LCCOMB_X58_Y35_N4
\ram|s_Memoria[26][5]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[26][5]~178_combout\ = (!\ram|s_Memoria[26][5]~177_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[26][5]~177_combout\,
	combout => \ram|s_Memoria[26][5]~178_combout\);

-- Location: FF_X63_Y32_N17
\ram|s_Memoria[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[26][1]~feeder_combout\,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][1]~q\);

-- Location: LCCOMB_X63_Y32_N20
\ram|s_Memoria[18][2]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[18][2]~275_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\) # (!\ram|Decoder0~25_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~25_combout\,
	datad => \ram|Decoder0~14_combout\,
	combout => \ram|s_Memoria[18][2]~275_combout\);

-- Location: LCCOMB_X63_Y32_N14
\ram|s_Memoria[18][2]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[18][2]~276_combout\ = (!\ram|s_Memoria[18][2]~275_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[18][2]~275_combout\,
	combout => \ram|s_Memoria[18][2]~276_combout\);

-- Location: FF_X63_Y32_N31
\ram|s_Memoria[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][1]~q\);

-- Location: LCCOMB_X63_Y32_N30
\ram|Mux6~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~119_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[26][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[26][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[18][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~119_combout\);

-- Location: LCCOMB_X61_Y32_N22
\ram|Mux6~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~120_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~119_combout\ & ((\ram|s_Memoria[58][1]~q\))) # (!\ram|Mux6~119_combout\ & (\ram|s_Memoria[50][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[50][1]~q\,
	datac => \ram|s_Memoria[58][1]~q\,
	datad => \ram|Mux6~119_combout\,
	combout => \ram|Mux6~120_combout\);

-- Location: LCCOMB_X65_Y36_N16
\ram|s_Memoria[178][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[178][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y36_N2
\ram|s_Memoria[178][1]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][1]~363_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\) # (!\ram|Decoder0~1_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~1_combout\,
	datad => \ram|Decoder0~25_combout\,
	combout => \ram|s_Memoria[178][1]~363_combout\);

-- Location: LCCOMB_X65_Y36_N4
\ram|s_Memoria[178][1]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][1]~364_combout\ = (!\ram|s_Memoria[178][1]~363_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[178][1]~363_combout\,
	combout => \ram|s_Memoria[178][1]~364_combout\);

-- Location: FF_X65_Y36_N17
\ram|s_Memoria[178][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[178][1]~feeder_combout\,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][1]~q\);

-- Location: LCCOMB_X66_Y33_N18
\ram|s_Memoria[186][2]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[186][2]~233_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~22_combout\) # (!\ram|Decoder0~1_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~1_combout\,
	datad => \ram|Decoder0~22_combout\,
	combout => \ram|s_Memoria[186][2]~233_combout\);

-- Location: LCCOMB_X65_Y32_N8
\ram|s_Memoria[186][2]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[186][2]~234_combout\ = (!\ram|s_Memoria[186][2]~233_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[186][2]~233_combout\,
	combout => \ram|s_Memoria[186][2]~234_combout\);

-- Location: FF_X69_Y32_N17
\ram|s_Memoria[186][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][1]~q\);

-- Location: LCCOMB_X61_Y33_N24
\ram|s_Memoria[154][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[154][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[154][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y33_N18
\ram|s_Memoria[154][7]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[154][7]~241_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\) # (!\ram|Decoder0~22_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~22_combout\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[154][7]~241_combout\);

-- Location: LCCOMB_X61_Y33_N8
\ram|s_Memoria[154][7]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[154][7]~242_combout\ = (!\ram|s_Memoria[154][7]~241_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[154][7]~241_combout\,
	combout => \ram|s_Memoria[154][7]~242_combout\);

-- Location: FF_X61_Y33_N25
\ram|s_Memoria[154][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[154][1]~feeder_combout\,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][1]~q\);

-- Location: LCCOMB_X66_Y36_N24
\ram|s_Memoria[146][7]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][7]~267_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~25_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~25_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[146][7]~267_combout\);

-- Location: LCCOMB_X69_Y36_N18
\ram|s_Memoria[146][7]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][7]~268_combout\ = (!\ram|s_Memoria[146][7]~267_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[146][7]~267_combout\,
	combout => \ram|s_Memoria[146][7]~268_combout\);

-- Location: FF_X69_Y32_N19
\ram|s_Memoria[146][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][1]~q\);

-- Location: LCCOMB_X69_Y32_N18
\ram|Mux6~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~117_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[154][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[146][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[154][1]~q\,
	datac => \ram|s_Memoria[146][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~117_combout\);

-- Location: LCCOMB_X69_Y32_N16
\ram|Mux6~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~118_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~117_combout\ & ((\ram|s_Memoria[186][1]~q\))) # (!\ram|Mux6~117_combout\ & (\ram|s_Memoria[178][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[178][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[186][1]~q\,
	datad => \ram|Mux6~117_combout\,
	combout => \ram|Mux6~118_combout\);

-- Location: LCCOMB_X61_Y32_N4
\ram|Mux6~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~121_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~118_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux6~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux6~120_combout\,
	datad => \ram|Mux6~118_combout\,
	combout => \ram|Mux6~121_combout\);

-- Location: LCCOMB_X70_Y36_N2
\ram|s_Memoria[242][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[242][1]~feeder_combout\);

-- Location: LCCOMB_X72_Y36_N14
\ram|s_Memoria[242][1]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][1]~379_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\) # (!\ram|Decoder0~16_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~16_combout\,
	datad => \ram|Decoder0~25_combout\,
	combout => \ram|s_Memoria[242][1]~379_combout\);

-- Location: LCCOMB_X70_Y36_N18
\ram|s_Memoria[242][1]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][1]~380_combout\ = (!\ram|s_Memoria[242][1]~379_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[242][1]~379_combout\,
	combout => \ram|s_Memoria[242][1]~380_combout\);

-- Location: FF_X70_Y36_N3
\ram|s_Memoria[242][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[242][1]~feeder_combout\,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][1]~q\);

-- Location: LCCOMB_X65_Y37_N28
\ram|s_Memoria[250][1]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[250][1]~249_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~16_combout\)) # (!\ram|Decoder0~22_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~22_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~16_combout\,
	combout => \ram|s_Memoria[250][1]~249_combout\);

-- Location: LCCOMB_X65_Y37_N14
\ram|s_Memoria[250][1]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[250][1]~250_combout\ = (!\ram|s_Memoria[250][1]~249_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[250][1]~249_combout\,
	combout => \ram|s_Memoria[250][1]~250_combout\);

-- Location: FF_X62_Y36_N27
\ram|s_Memoria[250][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][1]~q\);

-- Location: LCCOMB_X66_Y34_N30
\ram|s_Memoria[218][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[218][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N28
\ram|s_Memoria[218][4]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][4]~225_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~22_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~22_combout\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[218][4]~225_combout\);

-- Location: LCCOMB_X65_Y38_N12
\ram|s_Memoria[218][4]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][4]~226_combout\ = (!\ram|s_Memoria[218][4]~225_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[218][4]~225_combout\,
	combout => \ram|s_Memoria[218][4]~226_combout\);

-- Location: FF_X66_Y34_N31
\ram|s_Memoria[218][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[218][1]~feeder_combout\,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][1]~q\);

-- Location: LCCOMB_X66_Y36_N6
\ram|s_Memoria[210][4]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[210][4]~283_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~25_combout\)) # (!\ram|Decoder0~8_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~8_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~25_combout\,
	combout => \ram|s_Memoria[210][4]~283_combout\);

-- Location: LCCOMB_X70_Y36_N30
\ram|s_Memoria[210][4]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[210][4]~284_combout\ = (!\ram|s_Memoria[210][4]~283_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[210][4]~283_combout\,
	combout => \ram|s_Memoria[210][4]~284_combout\);

-- Location: FF_X70_Y36_N13
\ram|s_Memoria[210][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][1]~q\);

-- Location: LCCOMB_X70_Y36_N12
\ram|Mux6~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~122_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[218][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[210][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[218][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[210][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~122_combout\);

-- Location: LCCOMB_X62_Y36_N26
\ram|Mux6~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~123_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux6~122_combout\ & ((\ram|s_Memoria[250][1]~q\))) # (!\ram|Mux6~122_combout\ & (\ram|s_Memoria[242][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux6~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[242][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[250][1]~q\,
	datad => \ram|Mux6~122_combout\,
	combout => \ram|Mux6~123_combout\);

-- Location: LCCOMB_X61_Y32_N2
\ram|Mux6~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~124_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~121_combout\ & ((\ram|Mux6~123_combout\))) # (!\ram|Mux6~121_combout\ & (\ram|Mux6~116_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux6~116_combout\,
	datac => \ram|Mux6~121_combout\,
	datad => \ram|Mux6~123_combout\,
	combout => \ram|Mux6~124_combout\);

-- Location: LCCOMB_X62_Y37_N14
\ram|Mux6~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~125_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~114_combout\ & ((\ram|Mux6~124_combout\))) # (!\ram|Mux6~114_combout\ & (\ram|Mux6~93_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~93_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux6~114_combout\,
	datad => \ram|Mux6~124_combout\,
	combout => \ram|Mux6~125_combout\);

-- Location: LCCOMB_X58_Y31_N10
\ram|s_Memoria[235][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[235][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[235][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N28
\ram|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~23_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(2) & \addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(2),
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Decoder0~23_combout\);

-- Location: LCCOMB_X50_Y39_N14
\ram|s_Memoria[235][0]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[235][0]~159_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~23_combout\,
	datad => \ram|Decoder0~18_combout\,
	combout => \ram|s_Memoria[235][0]~159_combout\);

-- Location: LCCOMB_X58_Y31_N4
\ram|s_Memoria[235][0]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[235][0]~160_combout\ = (!\ram|s_Memoria[235][0]~159_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \ram|s_Memoria[235][0]~159_combout\,
	combout => \ram|s_Memoria[235][0]~160_combout\);

-- Location: FF_X58_Y31_N11
\ram|s_Memoria[235][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[235][1]~feeder_combout\,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][1]~q\);

-- Location: LCCOMB_X52_Y32_N28
\ram|s_Memoria[251][3]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[251][3]~255_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~23_combout\)) # (!\ram|Decoder0~16_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~16_combout\,
	datab => \ram|Decoder0~23_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[251][3]~255_combout\);

-- Location: LCCOMB_X52_Y32_N30
\ram|s_Memoria[251][3]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[251][3]~256_combout\ = (!\ram|s_Memoria[251][3]~255_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[251][3]~255_combout\,
	combout => \ram|s_Memoria[251][3]~256_combout\);

-- Location: FF_X58_Y31_N1
\ram|s_Memoria[251][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][1]~q\);

-- Location: LCCOMB_X52_Y30_N24
\ram|s_Memoria[249][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[249][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[249][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y33_N0
\ram|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~21_combout\ = (!\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(0) & !\addresscounter|adder|s_cntValue\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \addresscounter|adder|s_cntValue\(2),
	combout => \ram|Decoder0~21_combout\);

-- Location: LCCOMB_X57_Y33_N2
\ram|s_Memoria[249][7]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[249][7]~251_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\) # (!\ram|Decoder0~16_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~16_combout\,
	datac => \ram|Decoder0~21_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[249][7]~251_combout\);

-- Location: LCCOMB_X58_Y30_N20
\ram|s_Memoria[249][7]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[249][7]~252_combout\ = (!\ram|s_Memoria[249][7]~251_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[249][7]~251_combout\,
	combout => \ram|s_Memoria[249][7]~252_combout\);

-- Location: FF_X52_Y30_N25
\ram|s_Memoria[249][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[249][1]~feeder_combout\,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][1]~q\);

-- Location: LCCOMB_X60_Y34_N20
\ram|s_Memoria[233][0]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[233][0]~135_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\)) # (!\ram|Decoder0~18_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~18_combout\,
	datac => \KEY[1]~input_o\,
	datad => \ram|Decoder0~21_combout\,
	combout => \ram|s_Memoria[233][0]~135_combout\);

-- Location: LCCOMB_X59_Y30_N16
\ram|s_Memoria[233][0]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[233][0]~136_combout\ = (!\ram|s_Memoria[233][0]~135_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[233][0]~135_combout\,
	combout => \ram|s_Memoria[233][0]~136_combout\);

-- Location: FF_X59_Y30_N11
\ram|s_Memoria[233][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][1]~q\);

-- Location: LCCOMB_X59_Y30_N10
\ram|Mux6~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~80_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[249][1]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[233][1]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[249][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[233][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux6~80_combout\);

-- Location: LCCOMB_X58_Y31_N0
\ram|Mux6~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~81_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~80_combout\ & ((\ram|s_Memoria[251][1]~q\))) # (!\ram|Mux6~80_combout\ & (\ram|s_Memoria[235][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[235][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[251][1]~q\,
	datad => \ram|Mux6~80_combout\,
	combout => \ram|Mux6~81_combout\);

-- Location: LCCOMB_X54_Y30_N30
\ram|s_Memoria[243][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[243][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[243][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y37_N26
\ram|Decoder0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~24_combout\ = (\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(3) & \addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Decoder0~24_combout\);

-- Location: LCCOMB_X52_Y32_N24
\ram|s_Memoria[243][0]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[243][0]~383_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~16_combout\)) # (!\ram|Decoder0~24_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~24_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~16_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[243][0]~383_combout\);

-- Location: LCCOMB_X53_Y32_N24
\ram|s_Memoria[243][0]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[243][0]~384_combout\ = (!\ram|s_Memoria[243][0]~383_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[243][0]~383_combout\,
	combout => \ram|s_Memoria[243][0]~384_combout\);

-- Location: FF_X54_Y30_N31
\ram|s_Memoria[243][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[243][1]~feeder_combout\,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][1]~q\);

-- Location: LCCOMB_X54_Y30_N0
\ram|s_Memoria[227][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[227][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[227][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y34_N8
\ram|s_Memoria[227][7]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[227][7]~377_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~24_combout\) # (!\ram|Decoder0~18_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~18_combout\,
	datad => \ram|Decoder0~24_combout\,
	combout => \ram|s_Memoria[227][7]~377_combout\);

-- Location: LCCOMB_X60_Y32_N22
\ram|s_Memoria[227][7]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[227][7]~378_combout\ = (!\ram|s_Memoria[227][7]~377_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[227][7]~377_combout\,
	combout => \ram|s_Memoria[227][7]~378_combout\);

-- Location: FF_X54_Y30_N1
\ram|s_Memoria[227][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[227][1]~feeder_combout\,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][1]~q\);

-- Location: LCCOMB_X65_Y31_N28
\ram|s_Memoria[241][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[241][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[241][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N4
\ram|Decoder0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Decoder0~26_combout\ = (\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(2) & (!\addresscounter|adder|s_cntValue\(1) & !\addresscounter|adder|s_cntValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Decoder0~26_combout\);

-- Location: LCCOMB_X54_Y36_N10
\ram|s_Memoria[241][1]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[241][1]~319_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~16_combout\)) # (!\ram|Decoder0~26_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~26_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~16_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[241][1]~319_combout\);

-- Location: LCCOMB_X50_Y36_N26
\ram|s_Memoria[241][1]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[241][1]~320_combout\ = (!\ram|s_Memoria[241][1]~319_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[241][1]~319_combout\,
	combout => \ram|s_Memoria[241][1]~320_combout\);

-- Location: FF_X65_Y31_N29
\ram|s_Memoria[241][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[241][1]~feeder_combout\,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][1]~q\);

-- Location: LCCOMB_X53_Y37_N10
\ram|s_Memoria[225][1]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[225][1]~303_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~18_combout\)) # (!\ram|Decoder0~26_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~26_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~18_combout\,
	combout => \ram|s_Memoria[225][1]~303_combout\);

-- Location: LCCOMB_X52_Y36_N20
\ram|s_Memoria[225][1]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[225][1]~304_combout\ = (!\ram|s_Memoria[225][1]~303_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[225][1]~303_combout\,
	combout => \ram|s_Memoria[225][1]~304_combout\);

-- Location: FF_X65_Y31_N23
\ram|s_Memoria[225][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][1]~q\);

-- Location: LCCOMB_X65_Y31_N22
\ram|Mux6~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~73_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[241][1]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[225][1]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[241][1]~q\,
	datac => \ram|s_Memoria[225][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux6~73_combout\);

-- Location: LCCOMB_X56_Y31_N26
\ram|Mux6~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~74_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~73_combout\ & (\ram|s_Memoria[243][1]~q\)) # (!\ram|Mux6~73_combout\ & ((\ram|s_Memoria[227][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[243][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[227][1]~q\,
	datad => \ram|Mux6~73_combout\,
	combout => \ram|Mux6~74_combout\);

-- Location: LCCOMB_X56_Y32_N16
\ram|s_Memoria[99][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[99][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[99][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y32_N10
\ram|s_Memoria[99][1]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[99][1]~353_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~24_combout\)) # (!\ram|Decoder0~19_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~19_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~24_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[99][1]~353_combout\);

-- Location: LCCOMB_X56_Y32_N12
\ram|s_Memoria[99][1]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[99][1]~354_combout\ = (!\ram|s_Memoria[99][1]~353_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[99][1]~353_combout\,
	combout => \ram|s_Memoria[99][1]~354_combout\);

-- Location: FF_X56_Y32_N17
\ram|s_Memoria[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[99][1]~feeder_combout\,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][1]~q\);

-- Location: LCCOMB_X52_Y32_N6
\ram|s_Memoria[115][0]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[115][0]~359_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~17_combout\)) # (!\ram|Decoder0~24_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~24_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~17_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[115][0]~359_combout\);

-- Location: LCCOMB_X57_Y32_N12
\ram|s_Memoria[115][0]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[115][0]~360_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[115][0]~359_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[115][0]~359_combout\,
	datab => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[115][0]~360_combout\);

-- Location: FF_X57_Y32_N15
\ram|s_Memoria[115][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][1]~q\);

-- Location: LCCOMB_X50_Y36_N16
\ram|s_Memoria[113][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[113][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[113][1]~feeder_combout\);

-- Location: LCCOMB_X49_Y36_N18
\ram|s_Memoria[113][0]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[113][0]~295_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\)) # (!\ram|Decoder0~17_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~17_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~26_combout\,
	combout => \ram|s_Memoria[113][0]~295_combout\);

-- Location: LCCOMB_X50_Y36_N0
\ram|s_Memoria[113][0]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[113][0]~296_combout\ = (!\ram|s_Memoria[113][0]~295_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[113][0]~295_combout\,
	combout => \ram|s_Memoria[113][0]~296_combout\);

-- Location: FF_X50_Y36_N17
\ram|s_Memoria[113][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[113][1]~feeder_combout\,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][1]~q\);

-- Location: LCCOMB_X54_Y36_N24
\ram|s_Memoria[97][2]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[97][2]~311_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\)) # (!\ram|Decoder0~19_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~19_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~26_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[97][2]~311_combout\);

-- Location: LCCOMB_X52_Y36_N22
\ram|s_Memoria[97][2]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[97][2]~312_combout\ = (!\ram|s_Memoria[97][2]~311_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[97][2]~311_combout\,
	combout => \ram|s_Memoria[97][2]~312_combout\);

-- Location: FF_X52_Y36_N31
\ram|s_Memoria[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][1]~q\);

-- Location: LCCOMB_X52_Y36_N30
\ram|Mux6~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~77_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[113][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[97][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[113][1]~q\,
	datac => \ram|s_Memoria[97][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux6~77_combout\);

-- Location: LCCOMB_X57_Y32_N14
\ram|Mux6~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~78_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~77_combout\ & ((\ram|s_Memoria[115][1]~q\))) # (!\ram|Mux6~77_combout\ & (\ram|s_Memoria[99][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[99][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[115][1]~q\,
	datad => \ram|Mux6~77_combout\,
	combout => \ram|Mux6~78_combout\);

-- Location: LCCOMB_X53_Y30_N18
\ram|s_Memoria[107][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[107][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[107][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y33_N10
\ram|s_Memoria[107][7]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[107][7]~223_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~23_combout\,
	datad => \ram|Decoder0~19_combout\,
	combout => \ram|s_Memoria[107][7]~223_combout\);

-- Location: LCCOMB_X56_Y33_N12
\ram|s_Memoria[107][7]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[107][7]~224_combout\ = (!\ram|s_Memoria[107][7]~223_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[107][7]~223_combout\,
	combout => \ram|s_Memoria[107][7]~224_combout\);

-- Location: FF_X53_Y30_N19
\ram|s_Memoria[107][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[107][1]~feeder_combout\,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][1]~q\);

-- Location: LCCOMB_X52_Y32_N2
\ram|s_Memoria[123][0]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[123][0]~191_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~23_combout\) # (!\ram|Decoder0~17_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~17_combout\,
	datad => \ram|Decoder0~23_combout\,
	combout => \ram|s_Memoria[123][0]~191_combout\);

-- Location: LCCOMB_X53_Y30_N30
\ram|s_Memoria[123][0]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[123][0]~192_combout\ = (!\ram|s_Memoria[123][0]~191_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[123][0]~191_combout\,
	combout => \ram|s_Memoria[123][0]~192_combout\);

-- Location: FF_X53_Y30_N25
\ram|s_Memoria[123][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][1]~q\);

-- Location: LCCOMB_X55_Y30_N22
\ram|s_Memoria[121][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[121][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[121][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y31_N20
\ram|s_Memoria[121][4]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[121][4]~187_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~17_combout\)) # (!\ram|Decoder0~21_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~21_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~17_combout\,
	combout => \ram|s_Memoria[121][4]~187_combout\);

-- Location: LCCOMB_X54_Y31_N18
\ram|s_Memoria[121][4]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[121][4]~188_combout\ = (!\ram|s_Memoria[121][4]~187_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[121][4]~187_combout\,
	combout => \ram|s_Memoria[121][4]~188_combout\);

-- Location: FF_X55_Y30_N23
\ram|s_Memoria[121][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[121][1]~feeder_combout\,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][1]~q\);

-- Location: LCCOMB_X55_Y31_N20
\ram|s_Memoria[105][7]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[105][7]~207_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~19_combout\)) # (!\ram|Decoder0~21_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~21_combout\,
	datac => \ram|Decoder0~19_combout\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[105][7]~207_combout\);

-- Location: LCCOMB_X55_Y30_N20
\ram|s_Memoria[105][7]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[105][7]~208_combout\ = (!\ram|s_Memoria[105][7]~207_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[105][7]~207_combout\,
	combout => \ram|s_Memoria[105][7]~208_combout\);

-- Location: FF_X55_Y30_N9
\ram|s_Memoria[105][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][1]~q\);

-- Location: LCCOMB_X55_Y30_N8
\ram|Mux6~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~75_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[121][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[105][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[121][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[105][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux6~75_combout\);

-- Location: LCCOMB_X53_Y30_N24
\ram|Mux6~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~76_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~75_combout\ & ((\ram|s_Memoria[123][1]~q\))) # (!\ram|Mux6~75_combout\ & (\ram|s_Memoria[107][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[107][1]~q\,
	datac => \ram|s_Memoria[123][1]~q\,
	datad => \ram|Mux6~75_combout\,
	combout => \ram|Mux6~76_combout\);

-- Location: LCCOMB_X57_Y32_N20
\ram|Mux6~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~79_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux6~76_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux6~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux6~78_combout\,
	datad => \ram|Mux6~76_combout\,
	combout => \ram|Mux6~79_combout\);

-- Location: LCCOMB_X57_Y32_N6
\ram|Mux6~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~82_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux6~79_combout\ & (\ram|Mux6~81_combout\)) # (!\ram|Mux6~79_combout\ & ((\ram|Mux6~74_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux6~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~81_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux6~74_combout\,
	datad => \ram|Mux6~79_combout\,
	combout => \ram|Mux6~82_combout\);

-- Location: LCCOMB_X53_Y31_N18
\ram|s_Memoria[91][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[91][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[91][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y31_N22
\ram|s_Memoria[91][1]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[91][1]~175_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~23_combout\)) # (!\ram|Decoder0~10_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~10_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~23_combout\,
	combout => \ram|s_Memoria[91][1]~175_combout\);

-- Location: LCCOMB_X54_Y33_N4
\ram|s_Memoria[91][1]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[91][1]~176_combout\ = (!\ram|s_Memoria[91][1]~175_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[91][1]~175_combout\,
	combout => \ram|s_Memoria[91][1]~176_combout\);

-- Location: FF_X53_Y31_N19
\ram|s_Memoria[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[91][1]~feeder_combout\,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][1]~q\);

-- Location: LCCOMB_X54_Y31_N28
\ram|s_Memoria[83][4]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[83][4]~263_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~24_combout\)) # (!\ram|Decoder0~10_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~10_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~24_combout\,
	combout => \ram|s_Memoria[83][4]~263_combout\);

-- Location: LCCOMB_X54_Y31_N26
\ram|s_Memoria[83][4]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[83][4]~264_combout\ = (!\ram|s_Memoria[83][4]~263_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[83][4]~263_combout\,
	combout => \ram|s_Memoria[83][4]~264_combout\);

-- Location: FF_X52_Y31_N9
\ram|s_Memoria[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][1]~q\);

-- Location: LCCOMB_X59_Y35_N4
\ram|s_Memoria[89][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[89][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y35_N26
\ram|s_Memoria[89][1]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][1]~171_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\)) # (!\ram|Decoder0~10_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~10_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~21_combout\,
	combout => \ram|s_Memoria[89][1]~171_combout\);

-- Location: LCCOMB_X59_Y35_N8
\ram|s_Memoria[89][1]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][1]~172_combout\ = (!\ram|s_Memoria[89][1]~171_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[89][1]~171_combout\,
	combout => \ram|s_Memoria[89][1]~172_combout\);

-- Location: FF_X59_Y35_N5
\ram|s_Memoria[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[89][1]~feeder_combout\,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][1]~q\);

-- Location: LCCOMB_X53_Y35_N28
\ram|s_Memoria[81][1]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[81][1]~327_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\) # (!\ram|Decoder0~10_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~10_combout\,
	datac => \ram|Decoder0~26_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[81][1]~327_combout\);

-- Location: LCCOMB_X53_Y35_N20
\ram|s_Memoria[81][1]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[81][1]~328_combout\ = (!\ram|s_Memoria[81][1]~327_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[81][1]~327_combout\,
	combout => \ram|s_Memoria[81][1]~328_combout\);

-- Location: FF_X52_Y31_N19
\ram|s_Memoria[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][1]~q\);

-- Location: LCCOMB_X52_Y31_N18
\ram|Mux6~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~42_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[89][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[81][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[89][1]~q\,
	datac => \ram|s_Memoria[81][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~42_combout\);

-- Location: LCCOMB_X52_Y31_N8
\ram|Mux6~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~43_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~42_combout\ & (\ram|s_Memoria[91][1]~q\)) # (!\ram|Mux6~42_combout\ & ((\ram|s_Memoria[83][1]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[91][1]~q\,
	datac => \ram|s_Memoria[83][1]~q\,
	datad => \ram|Mux6~42_combout\,
	combout => \ram|Mux6~43_combout\);

-- Location: LCCOMB_X53_Y32_N4
\ram|s_Memoria[211][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[211][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[211][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y32_N10
\ram|s_Memoria[211][4]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[211][4]~287_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~24_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~24_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[211][4]~287_combout\);

-- Location: LCCOMB_X53_Y32_N22
\ram|s_Memoria[211][4]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[211][4]~288_combout\ = (!\ram|s_Memoria[211][4]~287_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[211][4]~287_combout\,
	combout => \ram|s_Memoria[211][4]~288_combout\);

-- Location: FF_X53_Y32_N5
\ram|s_Memoria[211][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[211][1]~feeder_combout\,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][1]~q\);

-- Location: LCCOMB_X55_Y31_N10
\ram|s_Memoria[219][4]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[219][4]~231_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~23_combout\) # (!\ram|Decoder0~8_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~8_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~23_combout\,
	combout => \ram|s_Memoria[219][4]~231_combout\);

-- Location: LCCOMB_X55_Y31_N28
\ram|s_Memoria[219][4]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[219][4]~232_combout\ = (!\ram|s_Memoria[219][4]~231_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[219][4]~231_combout\,
	combout => \ram|s_Memoria[219][4]~232_combout\);

-- Location: FF_X56_Y31_N31
\ram|s_Memoria[219][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][1]~q\);

-- Location: LCCOMB_X57_Y31_N10
\ram|s_Memoria[217][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[217][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[217][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y33_N4
\ram|s_Memoria[217][4]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[217][4]~227_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~8_combout\) # (!\ram|Decoder0~21_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~21_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~8_combout\,
	combout => \ram|s_Memoria[217][4]~227_combout\);

-- Location: LCCOMB_X57_Y31_N4
\ram|s_Memoria[217][4]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[217][4]~228_combout\ = (!\ram|s_Memoria[217][4]~227_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[217][4]~227_combout\,
	combout => \ram|s_Memoria[217][4]~228_combout\);

-- Location: FF_X57_Y31_N11
\ram|s_Memoria[217][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[217][1]~feeder_combout\,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][1]~q\);

-- Location: LCCOMB_X53_Y35_N18
\ram|s_Memoria[209][4]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[209][4]~351_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\) # (!\ram|Decoder0~8_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~8_combout\,
	datad => \ram|Decoder0~26_combout\,
	combout => \ram|s_Memoria[209][4]~351_combout\);

-- Location: LCCOMB_X53_Y35_N22
\ram|s_Memoria[209][4]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[209][4]~352_combout\ = (!\ram|s_Memoria[209][4]~351_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[209][4]~351_combout\,
	combout => \ram|s_Memoria[209][4]~352_combout\);

-- Location: FF_X53_Y35_N31
\ram|s_Memoria[209][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][1]~q\);

-- Location: LCCOMB_X53_Y35_N30
\ram|Mux6~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~49_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[217][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[209][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[217][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[209][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~49_combout\);

-- Location: LCCOMB_X56_Y31_N30
\ram|Mux6~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~50_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~49_combout\ & ((\ram|s_Memoria[219][1]~q\))) # (!\ram|Mux6~49_combout\ & (\ram|s_Memoria[211][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[211][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[219][1]~q\,
	datad => \ram|Mux6~49_combout\,
	combout => \ram|Mux6~50_combout\);

-- Location: LCCOMB_X60_Y32_N18
\ram|s_Memoria[195][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[195][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y32_N24
\ram|s_Memoria[195][2]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][2]~281_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~24_combout\) # (!\ram|Decoder0~9_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~9_combout\,
	datac => \ram|Decoder0~24_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[195][2]~281_combout\);

-- Location: LCCOMB_X60_Y32_N30
\ram|s_Memoria[195][2]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][2]~282_combout\ = (!\ram|s_Memoria[195][2]~281_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[195][2]~281_combout\,
	combout => \ram|s_Memoria[195][2]~282_combout\);

-- Location: FF_X60_Y32_N19
\ram|s_Memoria[195][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[195][1]~feeder_combout\,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][1]~q\);

-- Location: LCCOMB_X55_Y31_N22
\ram|s_Memoria[203][4]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[203][4]~153_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~9_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~23_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~9_combout\,
	combout => \ram|s_Memoria[203][4]~153_combout\);

-- Location: LCCOMB_X56_Y31_N8
\ram|s_Memoria[203][4]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[203][4]~154_combout\ = (!\ram|s_Memoria[203][4]~153_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[203][4]~153_combout\,
	combout => \ram|s_Memoria[203][4]~154_combout\);

-- Location: FF_X56_Y31_N23
\ram|s_Memoria[203][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][1]~q\);

-- Location: LCCOMB_X61_Y35_N20
\ram|s_Memoria[201][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[201][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[201][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y35_N6
\ram|s_Memoria[201][4]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[201][4]~131_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\)) # (!\ram|Decoder0~9_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~9_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~21_combout\,
	combout => \ram|s_Memoria[201][4]~131_combout\);

-- Location: LCCOMB_X61_Y35_N8
\ram|s_Memoria[201][4]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[201][4]~132_combout\ = (!\ram|s_Memoria[201][4]~131_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[201][4]~131_combout\,
	combout => \ram|s_Memoria[201][4]~132_combout\);

-- Location: FF_X61_Y35_N21
\ram|s_Memoria[201][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[201][1]~feeder_combout\,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][1]~q\);

-- Location: LCCOMB_X52_Y35_N2
\ram|s_Memoria[193][2]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[193][2]~335_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~9_combout\) # (!\ram|Decoder0~26_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~26_combout\,
	datad => \ram|Decoder0~9_combout\,
	combout => \ram|s_Memoria[193][2]~335_combout\);

-- Location: LCCOMB_X52_Y35_N22
\ram|s_Memoria[193][2]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[193][2]~336_combout\ = (!\ram|s_Memoria[193][2]~335_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[193][2]~335_combout\,
	combout => \ram|s_Memoria[193][2]~336_combout\);

-- Location: FF_X52_Y35_N19
\ram|s_Memoria[193][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][1]~q\);

-- Location: LCCOMB_X52_Y35_N18
\ram|Mux6~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~44_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[201][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[193][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[201][1]~q\,
	datac => \ram|s_Memoria[193][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~44_combout\);

-- Location: LCCOMB_X56_Y31_N22
\ram|Mux6~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~45_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~44_combout\ & ((\ram|s_Memoria[203][1]~q\))) # (!\ram|Mux6~44_combout\ & (\ram|s_Memoria[195][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[195][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[203][1]~q\,
	datad => \ram|Mux6~44_combout\,
	combout => \ram|Mux6~45_combout\);

-- Location: LCCOMB_X56_Y32_N14
\ram|s_Memoria[67][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[67][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[67][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y34_N8
\ram|s_Memoria[67][0]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[67][0]~257_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~24_combout\) # (!\ram|Decoder0~11_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~11_combout\,
	datac => \ram|Decoder0~24_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[67][0]~257_combout\);

-- Location: LCCOMB_X56_Y32_N24
\ram|s_Memoria[67][0]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[67][0]~258_combout\ = (!\ram|s_Memoria[67][0]~257_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[67][0]~257_combout\,
	combout => \ram|s_Memoria[67][0]~258_combout\);

-- Location: FF_X56_Y32_N15
\ram|s_Memoria[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[67][1]~feeder_combout\,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][1]~q\);

-- Location: LCCOMB_X53_Y33_N2
\ram|s_Memoria[75][2]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[75][2]~217_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~23_combout\) # (!\ram|Decoder0~11_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~11_combout\,
	datac => \ram|Decoder0~23_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[75][2]~217_combout\);

-- Location: LCCOMB_X53_Y33_N14
\ram|s_Memoria[75][2]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[75][2]~218_combout\ = (!\ram|s_Memoria[75][2]~217_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[75][2]~217_combout\,
	combout => \ram|s_Memoria[75][2]~218_combout\);

-- Location: FF_X53_Y33_N9
\ram|s_Memoria[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][1]~q\);

-- Location: LCCOMB_X59_Y35_N22
\ram|s_Memoria[73][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[73][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[73][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y33_N14
\ram|s_Memoria[73][6]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[73][6]~203_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\)) # (!\ram|Decoder0~11_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \ram|Decoder0~11_combout\,
	datac => \ram|Decoder0~21_combout\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[73][6]~203_combout\);

-- Location: LCCOMB_X59_Y35_N6
\ram|s_Memoria[73][6]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[73][6]~204_combout\ = (!\ram|s_Memoria[73][6]~203_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[73][6]~203_combout\,
	combout => \ram|s_Memoria[73][6]~204_combout\);

-- Location: FF_X59_Y35_N23
\ram|s_Memoria[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[73][1]~feeder_combout\,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][1]~q\);

-- Location: LCCOMB_X53_Y38_N16
\ram|s_Memoria[65][5]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[65][5]~343_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~11_combout\) # (!\ram|Decoder0~26_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~26_combout\,
	datac => \ram|Decoder0~11_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[65][5]~343_combout\);

-- Location: LCCOMB_X52_Y35_N6
\ram|s_Memoria[65][5]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[65][5]~344_combout\ = (!\ram|s_Memoria[65][5]~343_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[65][5]~343_combout\,
	combout => \ram|s_Memoria[65][5]~344_combout\);

-- Location: FF_X52_Y35_N9
\ram|s_Memoria[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][1]~q\);

-- Location: LCCOMB_X52_Y35_N8
\ram|Mux6~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~46_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[73][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[65][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[73][1]~q\,
	datac => \ram|s_Memoria[65][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~46_combout\);

-- Location: LCCOMB_X53_Y33_N8
\ram|Mux6~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~47_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~46_combout\ & ((\ram|s_Memoria[75][1]~q\))) # (!\ram|Mux6~46_combout\ & (\ram|s_Memoria[67][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[67][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[75][1]~q\,
	datad => \ram|Mux6~46_combout\,
	combout => \ram|Mux6~47_combout\);

-- Location: LCCOMB_X56_Y31_N20
\ram|Mux6~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~48_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux6~45_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux6~45_combout\,
	datad => \ram|Mux6~47_combout\,
	combout => \ram|Mux6~48_combout\);

-- Location: LCCOMB_X56_Y31_N16
\ram|Mux6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~51_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~48_combout\ & ((\ram|Mux6~50_combout\))) # (!\ram|Mux6~48_combout\ & (\ram|Mux6~43_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux6~43_combout\,
	datac => \ram|Mux6~50_combout\,
	datad => \ram|Mux6~48_combout\,
	combout => \ram|Mux6~51_combout\);

-- Location: LCCOMB_X53_Y34_N2
\ram|s_Memoria[51][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[51][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[51][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y34_N24
\ram|s_Memoria[51][2]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[51][2]~375_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\) # (!\ram|Decoder0~24_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~24_combout\,
	datad => \ram|Decoder0~3_combout\,
	combout => \ram|s_Memoria[51][2]~375_combout\);

-- Location: LCCOMB_X53_Y34_N20
\ram|s_Memoria[51][2]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[51][2]~376_combout\ = (!\ram|s_Memoria[51][2]~375_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[51][2]~375_combout\,
	combout => \ram|s_Memoria[51][2]~376_combout\);

-- Location: FF_X53_Y34_N3
\ram|s_Memoria[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[51][1]~feeder_combout\,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][1]~q\);

-- Location: LCCOMB_X56_Y34_N26
\ram|s_Memoria[59][7]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[59][7]~167_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~23_combout\,
	datad => \ram|Decoder0~3_combout\,
	combout => \ram|s_Memoria[59][7]~167_combout\);

-- Location: LCCOMB_X52_Y33_N12
\ram|s_Memoria[59][7]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[59][7]~168_combout\ = (!\ram|s_Memoria[59][7]~167_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \ram|s_Memoria[59][7]~167_combout\,
	combout => \ram|s_Memoria[59][7]~168_combout\);

-- Location: FF_X52_Y33_N3
\ram|s_Memoria[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][1]~q\);

-- Location: LCCOMB_X49_Y34_N28
\ram|s_Memoria[43][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[43][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[43][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y34_N16
\ram|s_Memoria[43][0]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[43][0]~199_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~23_combout\) # (!\ram|Decoder0~7_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~7_combout\,
	datac => \ram|Decoder0~23_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[43][0]~199_combout\);

-- Location: LCCOMB_X56_Y34_N30
\ram|s_Memoria[43][0]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[43][0]~200_combout\ = (!\ram|s_Memoria[43][0]~199_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[43][0]~199_combout\,
	combout => \ram|s_Memoria[43][0]~200_combout\);

-- Location: FF_X49_Y34_N29
\ram|s_Memoria[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[43][1]~feeder_combout\,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][1]~q\);

-- Location: LCCOMB_X54_Y35_N8
\ram|s_Memoria[35][4]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[35][4]~369_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~7_combout\) # (!\ram|Decoder0~24_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~24_combout\,
	datad => \ram|Decoder0~7_combout\,
	combout => \ram|s_Memoria[35][4]~369_combout\);

-- Location: LCCOMB_X50_Y35_N8
\ram|s_Memoria[35][4]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[35][4]~370_combout\ = (!\ram|s_Memoria[35][4]~369_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[35][4]~369_combout\,
	combout => \ram|s_Memoria[35][4]~370_combout\);

-- Location: FF_X49_Y34_N31
\ram|s_Memoria[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][1]~q\);

-- Location: LCCOMB_X49_Y34_N30
\ram|Mux6~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~52_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[43][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[35][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[43][1]~q\,
	datac => \ram|s_Memoria[35][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~52_combout\);

-- Location: LCCOMB_X52_Y33_N2
\ram|Mux6~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~53_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~52_combout\ & ((\ram|s_Memoria[59][1]~q\))) # (!\ram|Mux6~52_combout\ & (\ram|s_Memoria[51][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[51][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[59][1]~q\,
	datad => \ram|Mux6~52_combout\,
	combout => \ram|Mux6~53_combout\);

-- Location: LCCOMB_X50_Y37_N16
\ram|s_Memoria[179][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[179][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[179][1]~feeder_combout\);

-- Location: LCCOMB_X50_Y37_N18
\ram|s_Memoria[179][7]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[179][7]~367_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~1_combout\)) # (!\ram|Decoder0~24_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~24_combout\,
	datab => \ram|Decoder0~1_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[179][7]~367_combout\);

-- Location: LCCOMB_X50_Y37_N12
\ram|s_Memoria[179][7]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[179][7]~368_combout\ = (!\ram|s_Memoria[179][7]~367_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[179][7]~367_combout\,
	combout => \ram|s_Memoria[179][7]~368_combout\);

-- Location: FF_X50_Y37_N17
\ram|s_Memoria[179][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[179][1]~feeder_combout\,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][1]~q\);

-- Location: LCCOMB_X57_Y30_N16
\ram|s_Memoria[187][6]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[187][6]~239_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~1_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~23_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~1_combout\,
	combout => \ram|s_Memoria[187][6]~239_combout\);

-- Location: LCCOMB_X57_Y30_N6
\ram|s_Memoria[187][6]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[187][6]~240_combout\ = (!\ram|s_Memoria[187][6]~239_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[187][6]~239_combout\,
	combout => \ram|s_Memoria[187][6]~240_combout\);

-- Location: FF_X57_Y30_N31
\ram|s_Memoria[187][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][1]~q\);

-- Location: LCCOMB_X57_Y33_N12
\ram|s_Memoria[171][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[171][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[171][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y30_N12
\ram|s_Memoria[171][7]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[171][7]~143_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~5_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~23_combout\,
	datad => \ram|Decoder0~5_combout\,
	combout => \ram|s_Memoria[171][7]~143_combout\);

-- Location: LCCOMB_X57_Y30_N18
\ram|s_Memoria[171][7]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[171][7]~144_combout\ = (!\ram|s_Memoria[171][7]~143_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[171][7]~143_combout\,
	combout => \ram|s_Memoria[171][7]~144_combout\);

-- Location: FF_X57_Y33_N13
\ram|s_Memoria[171][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[171][1]~feeder_combout\,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][1]~q\);

-- Location: LCCOMB_X57_Y33_N0
\ram|s_Memoria[163][7]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[163][7]~361_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~24_combout\) # (!\ram|Decoder0~5_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~5_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~24_combout\,
	combout => \ram|s_Memoria[163][7]~361_combout\);

-- Location: LCCOMB_X57_Y33_N26
\ram|s_Memoria[163][7]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[163][7]~362_combout\ = (!\ram|s_Memoria[163][7]~361_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[163][7]~361_combout\,
	combout => \ram|s_Memoria[163][7]~362_combout\);

-- Location: FF_X57_Y33_N11
\ram|s_Memoria[163][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][1]~q\);

-- Location: LCCOMB_X57_Y33_N10
\ram|Mux6~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~59_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[171][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[163][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[171][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[163][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~59_combout\);

-- Location: LCCOMB_X57_Y30_N30
\ram|Mux6~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~60_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~59_combout\ & ((\ram|s_Memoria[187][1]~q\))) # (!\ram|Mux6~59_combout\ & (\ram|s_Memoria[179][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[179][1]~q\,
	datac => \ram|s_Memoria[187][1]~q\,
	datad => \ram|Mux6~59_combout\,
	combout => \ram|Mux6~60_combout\);

-- Location: LCCOMB_X50_Y33_N22
\ram|s_Memoria[49][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[49][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[49][1]~feeder_combout\);

-- Location: LCCOMB_X50_Y33_N20
\ram|s_Memoria[49][6]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[49][6]~289_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~3_combout\)) # (!\ram|Decoder0~26_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~26_combout\,
	datab => \ram|Decoder0~3_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[49][6]~289_combout\);

-- Location: LCCOMB_X50_Y33_N16
\ram|s_Memoria[49][6]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[49][6]~290_combout\ = (!\ram|s_Memoria[49][6]~289_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[49][6]~289_combout\,
	combout => \ram|s_Memoria[49][6]~290_combout\);

-- Location: FF_X50_Y33_N23
\ram|s_Memoria[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[49][1]~feeder_combout\,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][1]~q\);

-- Location: LCCOMB_X55_Y34_N24
\ram|s_Memoria[57][5]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[57][5]~163_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\) # (!\ram|Decoder0~3_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~3_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~21_combout\,
	combout => \ram|s_Memoria[57][5]~163_combout\);

-- Location: LCCOMB_X54_Y34_N30
\ram|s_Memoria[57][5]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[57][5]~164_combout\ = (!\ram|s_Memoria[57][5]~163_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[57][5]~163_combout\,
	combout => \ram|s_Memoria[57][5]~164_combout\);

-- Location: FF_X54_Y34_N27
\ram|s_Memoria[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][1]~q\);

-- Location: LCCOMB_X54_Y34_N24
\ram|s_Memoria[41][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[41][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[41][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y35_N30
\ram|s_Memoria[41][5]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[41][5]~215_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\) # (!\ram|Decoder0~7_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~7_combout\,
	datad => \ram|Decoder0~21_combout\,
	combout => \ram|s_Memoria[41][5]~215_combout\);

-- Location: LCCOMB_X54_Y34_N0
\ram|s_Memoria[41][5]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[41][5]~216_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[41][5]~215_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[41][5]~215_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[41][5]~216_combout\);

-- Location: FF_X54_Y34_N25
\ram|s_Memoria[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[41][1]~feeder_combout\,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][1]~q\);

-- Location: LCCOMB_X52_Y37_N22
\ram|s_Memoria[33][2]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[33][2]~305_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\)) # (!\ram|Decoder0~7_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~7_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~26_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[33][2]~305_combout\);

-- Location: LCCOMB_X52_Y37_N16
\ram|s_Memoria[33][2]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[33][2]~306_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[33][2]~305_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[33][2]~305_combout\,
	datac => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[33][2]~306_combout\);

-- Location: FF_X52_Y37_N5
\ram|s_Memoria[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][1]~q\);

-- Location: LCCOMB_X52_Y37_N4
\ram|Mux6~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~56_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[41][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[33][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[41][1]~q\,
	datac => \ram|s_Memoria[33][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~56_combout\);

-- Location: LCCOMB_X54_Y34_N26
\ram|Mux6~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~57_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~56_combout\ & ((\ram|s_Memoria[57][1]~q\))) # (!\ram|Mux6~56_combout\ & (\ram|s_Memoria[49][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[49][1]~q\,
	datac => \ram|s_Memoria[57][1]~q\,
	datad => \ram|Mux6~56_combout\,
	combout => \ram|Mux6~57_combout\);

-- Location: LCCOMB_X52_Y34_N6
\ram|s_Memoria[177][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[177][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y34_N20
\ram|s_Memoria[177][7]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][7]~313_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\) # (!\ram|Decoder0~1_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~1_combout\,
	datad => \ram|Decoder0~26_combout\,
	combout => \ram|s_Memoria[177][7]~313_combout\);

-- Location: LCCOMB_X52_Y34_N22
\ram|s_Memoria[177][7]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][7]~314_combout\ = (!\ram|s_Memoria[177][7]~313_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[177][7]~313_combout\,
	combout => \ram|s_Memoria[177][7]~314_combout\);

-- Location: FF_X52_Y34_N7
\ram|s_Memoria[177][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[177][1]~feeder_combout\,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][1]~q\);

-- Location: LCCOMB_X57_Y30_N14
\ram|s_Memoria[185][2]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[185][2]~235_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\)) # (!\ram|Decoder0~1_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~1_combout\,
	datab => \ram|Decoder0~21_combout\,
	datac => \timer|DelayP~q\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[185][2]~235_combout\);

-- Location: LCCOMB_X58_Y30_N16
\ram|s_Memoria[185][2]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[185][2]~236_combout\ = (!\ram|s_Memoria[185][2]~235_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[185][2]~235_combout\,
	combout => \ram|s_Memoria[185][2]~236_combout\);

-- Location: FF_X58_Y30_N19
\ram|s_Memoria[185][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][1]~q\);

-- Location: LCCOMB_X50_Y34_N10
\ram|s_Memoria[169][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[169][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[169][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y33_N16
\ram|s_Memoria[169][7]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[169][7]~151_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~5_combout\) # (!\ram|Decoder0~21_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~21_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~5_combout\,
	combout => \ram|s_Memoria[169][7]~151_combout\);

-- Location: LCCOMB_X57_Y33_N6
\ram|s_Memoria[169][7]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[169][7]~152_combout\ = (!\ram|s_Memoria[169][7]~151_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[169][7]~151_combout\,
	combout => \ram|s_Memoria[169][7]~152_combout\);

-- Location: FF_X50_Y34_N11
\ram|s_Memoria[169][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[169][1]~feeder_combout\,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][1]~q\);

-- Location: LCCOMB_X50_Y34_N18
\ram|s_Memoria[161][7]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[161][7]~297_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~5_combout\) # (!\ram|Decoder0~26_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~26_combout\,
	datac => \ram|Decoder0~5_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[161][7]~297_combout\);

-- Location: LCCOMB_X50_Y34_N12
\ram|s_Memoria[161][7]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[161][7]~298_combout\ = (!\ram|s_Memoria[161][7]~297_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[161][7]~297_combout\,
	combout => \ram|s_Memoria[161][7]~298_combout\);

-- Location: FF_X50_Y34_N5
\ram|s_Memoria[161][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][1]~q\);

-- Location: LCCOMB_X50_Y34_N4
\ram|Mux6~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~54_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[169][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[161][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[169][1]~q\,
	datac => \ram|s_Memoria[161][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~54_combout\);

-- Location: LCCOMB_X58_Y30_N18
\ram|Mux6~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~55_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~54_combout\ & ((\ram|s_Memoria[185][1]~q\))) # (!\ram|Mux6~54_combout\ & (\ram|s_Memoria[177][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[177][1]~q\,
	datac => \ram|s_Memoria[185][1]~q\,
	datad => \ram|Mux6~54_combout\,
	combout => \ram|Mux6~55_combout\);

-- Location: LCCOMB_X62_Y37_N12
\ram|Mux6~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~58_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(1)) # (\ram|Mux6~55_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux6~57_combout\ & (!\addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~57_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \ram|Mux6~55_combout\,
	combout => \ram|Mux6~58_combout\);

-- Location: LCCOMB_X62_Y37_N26
\ram|Mux6~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~61_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~58_combout\ & ((\ram|Mux6~60_combout\))) # (!\ram|Mux6~58_combout\ & (\ram|Mux6~53_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~53_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux6~60_combout\,
	datad => \ram|Mux6~58_combout\,
	combout => \ram|Mux6~61_combout\);

-- Location: LCCOMB_X55_Y32_N6
\ram|s_Memoria[147][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[147][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[147][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y31_N8
\ram|s_Memoria[147][7]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[147][7]~271_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~24_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~24_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[147][7]~271_combout\);

-- Location: LCCOMB_X55_Y32_N24
\ram|s_Memoria[147][7]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[147][7]~272_combout\ = (!\ram|s_Memoria[147][7]~271_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[147][7]~271_combout\,
	combout => \ram|s_Memoria[147][7]~272_combout\);

-- Location: FF_X55_Y32_N7
\ram|s_Memoria[147][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[147][1]~feeder_combout\,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][1]~q\);

-- Location: LCCOMB_X59_Y33_N24
\ram|s_Memoria[155][7]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[155][7]~247_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~23_combout\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[155][7]~247_combout\);

-- Location: LCCOMB_X55_Y33_N26
\ram|s_Memoria[155][7]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[155][7]~248_combout\ = (!\ram|s_Memoria[155][7]~247_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[155][7]~247_combout\,
	combout => \ram|s_Memoria[155][7]~248_combout\);

-- Location: FF_X55_Y33_N29
\ram|s_Memoria[155][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][1]~q\);

-- Location: LCCOMB_X56_Y30_N10
\ram|s_Memoria[153][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[153][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y30_N12
\ram|s_Memoria[153][7]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][7]~243_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\) # (!\ram|Decoder0~21_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~21_combout\,
	datac => \ram|Decoder0~12_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[153][7]~243_combout\);

-- Location: LCCOMB_X56_Y30_N30
\ram|s_Memoria[153][7]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][7]~244_combout\ = (!\ram|s_Memoria[153][7]~243_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[153][7]~243_combout\,
	combout => \ram|s_Memoria[153][7]~244_combout\);

-- Location: FF_X56_Y30_N11
\ram|s_Memoria[153][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[153][1]~feeder_combout\,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][1]~q\);

-- Location: LCCOMB_X52_Y34_N28
\ram|s_Memoria[145][7]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[145][7]~345_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~12_combout\)) # (!\ram|Decoder0~26_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~26_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~12_combout\,
	combout => \ram|s_Memoria[145][7]~345_combout\);

-- Location: LCCOMB_X52_Y34_N26
\ram|s_Memoria[145][7]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[145][7]~346_combout\ = (!\ram|s_Memoria[145][7]~345_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[145][7]~345_combout\,
	combout => \ram|s_Memoria[145][7]~346_combout\);

-- Location: FF_X56_Y34_N29
\ram|s_Memoria[145][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][1]~q\);

-- Location: LCCOMB_X56_Y34_N28
\ram|Mux6~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~69_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[153][1]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[145][1]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[153][1]~q\,
	datac => \ram|s_Memoria[145][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux6~69_combout\);

-- Location: LCCOMB_X55_Y33_N28
\ram|Mux6~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~70_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~69_combout\ & ((\ram|s_Memoria[155][1]~q\))) # (!\ram|Mux6~69_combout\ & (\ram|s_Memoria[147][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[147][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[155][1]~q\,
	datad => \ram|Mux6~69_combout\,
	combout => \ram|Mux6~70_combout\);

-- Location: LCCOMB_X55_Y32_N0
\ram|s_Memoria[19][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[19][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[19][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y35_N4
\ram|s_Memoria[19][3]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[19][3]~279_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\)) # (!\ram|Decoder0~24_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~24_combout\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~14_combout\,
	datad => \KEY[1]~input_o\,
	combout => \ram|s_Memoria[19][3]~279_combout\);

-- Location: LCCOMB_X54_Y35_N18
\ram|s_Memoria[19][3]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[19][3]~280_combout\ = (!\ram|s_Memoria[19][3]~279_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \ram|s_Memoria[19][3]~279_combout\,
	combout => \ram|s_Memoria[19][3]~280_combout\);

-- Location: FF_X55_Y32_N1
\ram|s_Memoria[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[19][1]~feeder_combout\,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][1]~q\);

-- Location: LCCOMB_X50_Y33_N14
\ram|s_Memoria[27][6]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[27][6]~183_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\)) # (!\ram|Decoder0~23_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~23_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~14_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[27][6]~183_combout\);

-- Location: LCCOMB_X54_Y33_N12
\ram|s_Memoria[27][6]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[27][6]~184_combout\ = (!\ram|s_Memoria[27][6]~183_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[27][6]~183_combout\,
	combout => \ram|s_Memoria[27][6]~184_combout\);

-- Location: FF_X54_Y33_N19
\ram|s_Memoria[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][1]~q\);

-- Location: LCCOMB_X56_Y34_N14
\ram|s_Memoria[25][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[25][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y35_N16
\ram|s_Memoria[25][4]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][4]~179_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\)) # (!\ram|Decoder0~21_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~21_combout\,
	datab => \ram|Decoder0~14_combout\,
	datac => \KEY[1]~input_o\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[25][4]~179_combout\);

-- Location: LCCOMB_X56_Y35_N30
\ram|s_Memoria[25][4]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][4]~180_combout\ = (!\ram|s_Memoria[25][4]~179_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[25][4]~179_combout\,
	combout => \ram|s_Memoria[25][4]~180_combout\);

-- Location: FF_X56_Y34_N15
\ram|s_Memoria[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[25][1]~feeder_combout\,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][1]~q\);

-- Location: LCCOMB_X50_Y33_N18
\ram|s_Memoria[17][4]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[17][4]~321_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~14_combout\)) # (!\ram|Decoder0~26_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~26_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~14_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[17][4]~321_combout\);

-- Location: LCCOMB_X50_Y33_N12
\ram|s_Memoria[17][4]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[17][4]~322_combout\ = (!\ram|s_Memoria[17][4]~321_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[17][4]~321_combout\,
	combout => \ram|s_Memoria[17][4]~322_combout\);

-- Location: FF_X50_Y33_N9
\ram|s_Memoria[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][1]~q\);

-- Location: LCCOMB_X50_Y33_N8
\ram|Mux6~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~62_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[25][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[25][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[17][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~62_combout\);

-- Location: LCCOMB_X54_Y33_N18
\ram|Mux6~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~63_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~62_combout\ & ((\ram|s_Memoria[27][1]~q\))) # (!\ram|Mux6~62_combout\ & (\ram|s_Memoria[19][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[19][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[27][1]~q\,
	datad => \ram|Mux6~62_combout\,
	combout => \ram|Mux6~63_combout\);

-- Location: LCCOMB_X55_Y34_N8
\ram|s_Memoria[131][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[131][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[131][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y34_N10
\ram|s_Memoria[131][6]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[131][6]~265_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~13_combout\) # (!\ram|Decoder0~24_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \ram|Decoder0~24_combout\,
	datac => \ram|Decoder0~13_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[131][6]~265_combout\);

-- Location: LCCOMB_X55_Y34_N4
\ram|s_Memoria[131][6]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[131][6]~266_combout\ = (!\ram|s_Memoria[131][6]~265_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[131][6]~265_combout\,
	combout => \ram|s_Memoria[131][6]~266_combout\);

-- Location: FF_X55_Y34_N9
\ram|s_Memoria[131][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[131][1]~feeder_combout\,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][1]~q\);

-- Location: LCCOMB_X50_Y39_N10
\ram|s_Memoria[139][0]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[139][0]~139_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~13_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \timer|DelayP~q\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~23_combout\,
	datad => \ram|Decoder0~13_combout\,
	combout => \ram|s_Memoria[139][0]~139_combout\);

-- Location: LCCOMB_X50_Y39_N12
\ram|s_Memoria[139][0]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[139][0]~140_combout\ = (!\ram|s_Memoria[139][0]~139_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[139][0]~139_combout\,
	combout => \ram|s_Memoria[139][0]~140_combout\);

-- Location: FF_X50_Y39_N23
\ram|s_Memoria[139][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][1]~q\);

-- Location: LCCOMB_X49_Y33_N16
\ram|s_Memoria[137][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[137][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y30_N14
\ram|s_Memoria[137][3]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][3]~147_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~13_combout\) # (!\ram|Decoder0~21_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~21_combout\,
	datad => \ram|Decoder0~13_combout\,
	combout => \ram|s_Memoria[137][3]~147_combout\);

-- Location: LCCOMB_X56_Y30_N20
\ram|s_Memoria[137][3]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][3]~148_combout\ = (!\ram|s_Memoria[137][3]~147_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[137][3]~147_combout\,
	combout => \ram|s_Memoria[137][3]~148_combout\);

-- Location: FF_X49_Y33_N17
\ram|s_Memoria[137][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[137][1]~feeder_combout\,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][1]~q\);

-- Location: LCCOMB_X49_Y36_N20
\ram|s_Memoria[129][1]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[129][1]~329_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\)) # (!\ram|Decoder0~13_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~13_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~26_combout\,
	combout => \ram|s_Memoria[129][1]~329_combout\);

-- Location: LCCOMB_X49_Y36_N12
\ram|s_Memoria[129][1]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[129][1]~330_combout\ = (!\ram|s_Memoria[129][1]~329_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[129][1]~329_combout\,
	combout => \ram|s_Memoria[129][1]~330_combout\);

-- Location: FF_X49_Y36_N29
\ram|s_Memoria[129][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][1]~q\);

-- Location: LCCOMB_X49_Y36_N28
\ram|Mux6~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~64_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[137][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[129][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[137][1]~q\,
	datac => \ram|s_Memoria[129][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~64_combout\);

-- Location: LCCOMB_X50_Y39_N22
\ram|Mux6~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~65_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~64_combout\ & ((\ram|s_Memoria[139][1]~q\))) # (!\ram|Mux6~64_combout\ & (\ram|s_Memoria[131][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[131][1]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[139][1]~q\,
	datad => \ram|Mux6~64_combout\,
	combout => \ram|Mux6~65_combout\);

-- Location: LCCOMB_X55_Y34_N18
\ram|s_Memoria[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[3][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[3][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y34_N10
\ram|s_Memoria[3][7]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[3][7]~273_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~15_combout\)) # (!\ram|Decoder0~24_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~24_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~15_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[3][7]~273_combout\);

-- Location: LCCOMB_X55_Y34_N30
\ram|s_Memoria[3][7]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[3][7]~274_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[3][7]~273_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|s_Memoria[3][7]~273_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[3][7]~274_combout\);

-- Location: FF_X55_Y34_N19
\ram|s_Memoria[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[3][1]~feeder_combout\,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][1]~q\);

-- Location: LCCOMB_X53_Y38_N24
\ram|s_Memoria[11][2]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[11][2]~193_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~15_combout\) # (!\ram|Decoder0~23_combout\)))) # (!\timer|DelayP~q\ & (\KEY[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[1]~input_o\,
	datab => \timer|DelayP~q\,
	datac => \ram|Decoder0~23_combout\,
	datad => \ram|Decoder0~15_combout\,
	combout => \ram|s_Memoria[11][2]~193_combout\);

-- Location: LCCOMB_X53_Y38_N14
\ram|s_Memoria[11][2]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[11][2]~194_combout\ = (!\ram|s_Memoria[11][2]~193_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[11][2]~193_combout\,
	combout => \ram|s_Memoria[11][2]~194_combout\);

-- Location: FF_X50_Y38_N3
\ram|s_Memoria[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][1]~q\);

-- Location: LCCOMB_X56_Y35_N18
\ram|s_Memoria[9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[9][1]~feeder_combout\ = \aritmeticunit|Add0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~33_combout\,
	combout => \ram|s_Memoria[9][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y35_N16
\ram|s_Memoria[9][3]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[9][3]~211_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~21_combout\)) # (!\ram|Decoder0~15_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~15_combout\,
	datab => \KEY[1]~input_o\,
	datac => \timer|DelayP~q\,
	datad => \ram|Decoder0~21_combout\,
	combout => \ram|s_Memoria[9][3]~211_combout\);

-- Location: LCCOMB_X56_Y35_N8
\ram|s_Memoria[9][3]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[9][3]~212_combout\ = (!\KEY[2]~input_o\) # (!\ram|s_Memoria[9][3]~211_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram|s_Memoria[9][3]~211_combout\,
	datad => \KEY[2]~input_o\,
	combout => \ram|s_Memoria[9][3]~212_combout\);

-- Location: FF_X56_Y35_N19
\ram|s_Memoria[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[9][1]~feeder_combout\,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][1]~q\);

-- Location: LCCOMB_X50_Y38_N28
\ram|s_Memoria[1][0]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[1][0]~337_combout\ = (\timer|DelayP~q\ & (((!\ram|Decoder0~26_combout\)) # (!\ram|Decoder0~15_combout\))) # (!\timer|DelayP~q\ & (((\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Decoder0~15_combout\,
	datab => \KEY[1]~input_o\,
	datac => \ram|Decoder0~26_combout\,
	datad => \timer|DelayP~q\,
	combout => \ram|s_Memoria[1][0]~337_combout\);

-- Location: LCCOMB_X50_Y38_N30
\ram|s_Memoria[1][0]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[1][0]~338_combout\ = (!\ram|s_Memoria[1][0]~337_combout\) # (!\KEY[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datad => \ram|s_Memoria[1][0]~337_combout\,
	combout => \ram|s_Memoria[1][0]~338_combout\);

-- Location: FF_X50_Y38_N25
\ram|s_Memoria[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~33_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][1]~q\);

-- Location: LCCOMB_X50_Y38_N24
\ram|Mux6~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~66_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[9][1]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[9][1]~q\,
	datac => \ram|s_Memoria[1][1]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux6~66_combout\);

-- Location: LCCOMB_X50_Y38_N2
\ram|Mux6~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~67_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux6~66_combout\ & ((\ram|s_Memoria[11][1]~q\))) # (!\ram|Mux6~66_combout\ & (\ram|s_Memoria[3][1]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux6~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[3][1]~q\,
	datac => \ram|s_Memoria[11][1]~q\,
	datad => \ram|Mux6~66_combout\,
	combout => \ram|Mux6~67_combout\);

-- Location: LCCOMB_X50_Y39_N0
\ram|Mux6~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~68_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux6~65_combout\)) # (!\addresscounter|adder|s_cntValue\(7) & 
-- ((\ram|Mux6~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux6~65_combout\,
	datad => \ram|Mux6~67_combout\,
	combout => \ram|Mux6~68_combout\);

-- Location: LCCOMB_X62_Y37_N16
\ram|Mux6~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~71_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux6~68_combout\ & (\ram|Mux6~70_combout\)) # (!\ram|Mux6~68_combout\ & ((\ram|Mux6~63_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux6~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~70_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux6~63_combout\,
	datad => \ram|Mux6~68_combout\,
	combout => \ram|Mux6~71_combout\);

-- Location: LCCOMB_X62_Y37_N6
\ram|Mux6~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~72_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|Mux6~61_combout\)) # (!\addresscounter|adder|s_cntValue\(5) & 
-- ((\ram|Mux6~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux6~61_combout\,
	datad => \ram|Mux6~71_combout\,
	combout => \ram|Mux6~72_combout\);

-- Location: LCCOMB_X62_Y37_N24
\ram|Mux6~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~83_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux6~72_combout\ & (\ram|Mux6~82_combout\)) # (!\ram|Mux6~72_combout\ & ((\ram|Mux6~51_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux6~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux6~82_combout\,
	datac => \ram|Mux6~51_combout\,
	datad => \ram|Mux6~72_combout\,
	combout => \ram|Mux6~83_combout\);

-- Location: LCCOMB_X62_Y37_N28
\ram|Mux6~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~126_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(2)) # ((\ram|Mux6~83_combout\)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(2) & (\ram|Mux6~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \ram|Mux6~125_combout\,
	datad => \ram|Mux6~83_combout\,
	combout => \ram|Mux6~126_combout\);

-- Location: LCCOMB_X62_Y37_N0
\ram|Mux6~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux6~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux6~126_combout\ & ((\ram|Mux6~168_combout\))) # (!\ram|Mux6~126_combout\ & (\ram|Mux6~41_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (((\ram|Mux6~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux6~41_combout\,
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \ram|Mux6~168_combout\,
	datad => \ram|Mux6~126_combout\,
	combout => \ram|Mux6~169_combout\);

-- Location: FF_X62_Y37_N1
\ram|DataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux6~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(1));

-- Location: LCCOMB_X55_Y36_N24
\aritmeticunit|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~4_combout\ = (\SW[0]~input_o\ & ((\aritmeticunit|process_0~0_combout\ & (\registerbank|array1[2][0]~q\)) # (!\aritmeticunit|process_0~0_combout\ & ((\aritmeticunit|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[2][0]~q\,
	datab => \aritmeticunit|process_0~0_combout\,
	datac => \aritmeticunit|Add0~2_combout\,
	datad => \SW[0]~input_o\,
	combout => \aritmeticunit|Add0~4_combout\);

-- Location: LCCOMB_X55_Y36_N22
\aritmeticunit|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~5_combout\ = (\ram|s_Memoria~0_combout\ & ((\aritmeticunit|Add0~4_combout\) # ((!\SW[0]~input_o\ & \rom|Mux7~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \rom|Mux7~25_combout\,
	datad => \aritmeticunit|Add0~4_combout\,
	combout => \aritmeticunit|Add0~5_combout\);

-- Location: LCCOMB_X57_Y41_N12
\ram|s_Memoria[119][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[119][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[119][0]~feeder_combout\);

-- Location: FF_X57_Y41_N13
\ram|s_Memoria[119][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[119][0]~feeder_combout\,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][0]~q\);

-- Location: FF_X62_Y41_N29
\ram|s_Memoria[118][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][0]~q\);

-- Location: LCCOMB_X62_Y41_N28
\ram|Mux7~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~38_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[119][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[118][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[119][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[118][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~38_combout\);

-- Location: FF_X57_Y41_N23
\ram|s_Memoria[247][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][0]~q\);

-- Location: LCCOMB_X65_Y42_N14
\ram|s_Memoria[246][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[246][0]~feeder_combout\);

-- Location: FF_X65_Y42_N15
\ram|s_Memoria[246][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[246][0]~feeder_combout\,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][0]~q\);

-- Location: LCCOMB_X57_Y41_N22
\ram|Mux7~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~39_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~38_combout\ & (\ram|s_Memoria[247][0]~q\)) # (!\ram|Mux7~38_combout\ & ((\ram|s_Memoria[246][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux7~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux7~38_combout\,
	datac => \ram|s_Memoria[247][0]~q\,
	datad => \ram|s_Memoria[246][0]~q\,
	combout => \ram|Mux7~39_combout\);

-- Location: FF_X60_Y45_N3
\ram|s_Memoria[116][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][0]~q\);

-- Location: LCCOMB_X62_Y39_N20
\ram|s_Memoria[117][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[117][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[117][0]~feeder_combout\);

-- Location: FF_X62_Y39_N21
\ram|s_Memoria[117][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[117][0]~feeder_combout\,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][0]~q\);

-- Location: LCCOMB_X60_Y45_N2
\ram|Mux7~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~31_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[117][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[116][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[116][0]~q\,
	datad => \ram|s_Memoria[117][0]~q\,
	combout => \ram|Mux7~31_combout\);

-- Location: FF_X60_Y45_N29
\ram|s_Memoria[244][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][0]~q\);

-- Location: LCCOMB_X63_Y39_N4
\ram|s_Memoria[245][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[245][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[245][0]~feeder_combout\);

-- Location: FF_X63_Y39_N5
\ram|s_Memoria[245][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[245][0]~feeder_combout\,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][0]~q\);

-- Location: LCCOMB_X60_Y45_N28
\ram|Mux7~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~32_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~31_combout\ & ((\ram|s_Memoria[245][0]~q\))) # (!\ram|Mux7~31_combout\ & (\ram|s_Memoria[244][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux7~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux7~31_combout\,
	datac => \ram|s_Memoria[244][0]~q\,
	datad => \ram|s_Memoria[245][0]~q\,
	combout => \ram|Mux7~32_combout\);

-- Location: LCCOMB_X53_Y42_N16
\ram|s_Memoria[103][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[103][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[103][0]~feeder_combout\);

-- Location: FF_X53_Y42_N17
\ram|s_Memoria[103][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[103][0]~feeder_combout\,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][0]~q\);

-- Location: FF_X62_Y42_N21
\ram|s_Memoria[102][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][0]~q\);

-- Location: LCCOMB_X62_Y42_N20
\ram|Mux7~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~33_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[103][0]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[102][0]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[103][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[102][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux7~33_combout\);

-- Location: FF_X58_Y39_N25
\ram|s_Memoria[231][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][0]~q\);

-- Location: LCCOMB_X66_Y38_N6
\ram|s_Memoria[230][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[230][0]~feeder_combout\);

-- Location: FF_X66_Y38_N7
\ram|s_Memoria[230][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[230][0]~feeder_combout\,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][0]~q\);

-- Location: LCCOMB_X58_Y39_N24
\ram|Mux7~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~34_combout\ = (\ram|Mux7~33_combout\ & (((\ram|s_Memoria[231][0]~q\)) # (!\addresscounter|adder|s_cntValue\(7)))) # (!\ram|Mux7~33_combout\ & (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[230][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~33_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[231][0]~q\,
	datad => \ram|s_Memoria[230][0]~q\,
	combout => \ram|Mux7~34_combout\);

-- Location: LCCOMB_X50_Y39_N28
\ram|s_Memoria[228][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[228][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[228][0]~feeder_combout\);

-- Location: FF_X50_Y39_N29
\ram|s_Memoria[228][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[228][0]~feeder_combout\,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][0]~q\);

-- Location: FF_X63_Y39_N23
\ram|s_Memoria[229][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][0]~q\);

-- Location: LCCOMB_X62_Y39_N30
\ram|s_Memoria[101][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[101][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[101][0]~feeder_combout\);

-- Location: FF_X62_Y39_N31
\ram|s_Memoria[101][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[101][0]~feeder_combout\,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][0]~q\);

-- Location: FF_X63_Y38_N1
\ram|s_Memoria[100][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][0]~q\);

-- Location: LCCOMB_X63_Y38_N0
\ram|Mux7~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~35_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[101][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[100][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[101][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[100][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~35_combout\);

-- Location: LCCOMB_X63_Y39_N22
\ram|Mux7~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~36_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~35_combout\ & ((\ram|s_Memoria[229][0]~q\))) # (!\ram|Mux7~35_combout\ & (\ram|s_Memoria[228][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[228][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[229][0]~q\,
	datad => \ram|Mux7~35_combout\,
	combout => \ram|Mux7~36_combout\);

-- Location: LCCOMB_X54_Y40_N6
\ram|Mux7~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~37_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|Mux7~34_combout\)) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\ram|Mux7~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux7~34_combout\,
	datad => \ram|Mux7~36_combout\,
	combout => \ram|Mux7~37_combout\);

-- Location: LCCOMB_X54_Y40_N8
\ram|Mux7~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~40_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~37_combout\ & (\ram|Mux7~39_combout\)) # (!\ram|Mux7~37_combout\ & ((\ram|Mux7~32_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux7~39_combout\,
	datac => \ram|Mux7~32_combout\,
	datad => \ram|Mux7~37_combout\,
	combout => \ram|Mux7~40_combout\);

-- Location: LCCOMB_X57_Y39_N0
\ram|s_Memoria[133][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[133][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[133][0]~feeder_combout\);

-- Location: FF_X57_Y39_N1
\ram|s_Memoria[133][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[133][0]~feeder_combout\,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][0]~q\);

-- Location: FF_X56_Y38_N11
\ram|s_Memoria[132][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][0]~q\);

-- Location: LCCOMB_X56_Y38_N10
\ram|Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~20_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[133][0]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[132][0]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[133][0]~q\,
	datac => \ram|s_Memoria[132][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~20_combout\);

-- Location: FF_X57_Y40_N23
\ram|s_Memoria[148][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][0]~q\);

-- Location: FF_X56_Y40_N17
\ram|s_Memoria[149][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][0]~q\);

-- Location: LCCOMB_X56_Y40_N16
\ram|Mux7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~21_combout\ = (\ram|Mux7~20_combout\ & (((\ram|s_Memoria[149][0]~q\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux7~20_combout\ & (\ram|s_Memoria[148][0]~q\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~20_combout\,
	datab => \ram|s_Memoria[148][0]~q\,
	datac => \ram|s_Memoria[149][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~21_combout\);

-- Location: LCCOMB_X53_Y40_N6
\ram|s_Memoria[150][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[150][0]~feeder_combout\);

-- Location: FF_X53_Y40_N7
\ram|s_Memoria[150][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[150][0]~feeder_combout\,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][0]~q\);

-- Location: FF_X55_Y44_N11
\ram|s_Memoria[151][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][0]~q\);

-- Location: FF_X55_Y38_N11
\ram|s_Memoria[134][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][0]~q\);

-- Location: LCCOMB_X52_Y39_N30
\ram|s_Memoria[135][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[135][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[135][0]~feeder_combout\);

-- Location: FF_X52_Y39_N31
\ram|s_Memoria[135][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[135][0]~feeder_combout\,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][0]~q\);

-- Location: LCCOMB_X55_Y38_N10
\ram|Mux7~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~27_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[135][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[134][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[134][0]~q\,
	datad => \ram|s_Memoria[135][0]~q\,
	combout => \ram|Mux7~27_combout\);

-- Location: LCCOMB_X55_Y44_N10
\ram|Mux7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~28_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~27_combout\ & ((\ram|s_Memoria[151][0]~q\))) # (!\ram|Mux7~27_combout\ & (\ram|s_Memoria[150][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[150][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[151][0]~q\,
	datad => \ram|Mux7~27_combout\,
	combout => \ram|Mux7~28_combout\);

-- Location: FF_X53_Y40_N17
\ram|s_Memoria[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][0]~q\);

-- Location: FF_X53_Y37_N17
\ram|s_Memoria[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][0]~q\);

-- Location: LCCOMB_X57_Y38_N22
\ram|s_Memoria[7][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[7][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[7][0]~feeder_combout\);

-- Location: FF_X57_Y38_N23
\ram|s_Memoria[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[7][0]~feeder_combout\,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][0]~q\);

-- Location: FF_X55_Y38_N9
\ram|s_Memoria[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][0]~q\);

-- Location: LCCOMB_X55_Y38_N8
\ram|Mux7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~22_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[7][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[7][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[6][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~22_combout\);

-- Location: LCCOMB_X53_Y37_N16
\ram|Mux7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~23_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~22_combout\ & ((\ram|s_Memoria[23][0]~q\))) # (!\ram|Mux7~22_combout\ & (\ram|s_Memoria[22][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[22][0]~q\,
	datac => \ram|s_Memoria[23][0]~q\,
	datad => \ram|Mux7~22_combout\,
	combout => \ram|Mux7~23_combout\);

-- Location: FF_X58_Y40_N3
\ram|s_Memoria[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][0]~q\);

-- Location: FF_X56_Y40_N11
\ram|s_Memoria[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][0]~q\);

-- Location: LCCOMB_X52_Y39_N28
\ram|s_Memoria[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[5][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[5][0]~feeder_combout\);

-- Location: FF_X52_Y39_N29
\ram|s_Memoria[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[5][0]~feeder_combout\,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][0]~q\);

-- Location: FF_X54_Y37_N11
\ram|s_Memoria[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][0]~q\);

-- Location: LCCOMB_X54_Y37_N10
\ram|Mux7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~24_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[5][0]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[4][0]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[5][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[4][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~24_combout\);

-- Location: LCCOMB_X56_Y40_N10
\ram|Mux7~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~25_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~24_combout\ & ((\ram|s_Memoria[21][0]~q\))) # (!\ram|Mux7~24_combout\ & (\ram|s_Memoria[20][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[20][0]~q\,
	datac => \ram|s_Memoria[21][0]~q\,
	datad => \ram|Mux7~24_combout\,
	combout => \ram|Mux7~25_combout\);

-- Location: LCCOMB_X54_Y40_N0
\ram|Mux7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~26_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux7~23_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~23_combout\,
	datad => \ram|Mux7~25_combout\,
	combout => \ram|Mux7~26_combout\);

-- Location: LCCOMB_X54_Y40_N14
\ram|Mux7~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~29_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~26_combout\ & ((\ram|Mux7~28_combout\))) # (!\ram|Mux7~26_combout\ & (\ram|Mux7~21_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~21_combout\,
	datab => \ram|Mux7~28_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux7~26_combout\,
	combout => \ram|Mux7~29_combout\);

-- Location: LCCOMB_X60_Y41_N24
\ram|s_Memoria[212][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[212][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[212][0]~feeder_combout\);

-- Location: FF_X60_Y41_N25
\ram|s_Memoria[212][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[212][0]~feeder_combout\,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][0]~q\);

-- Location: FF_X59_Y39_N31
\ram|s_Memoria[213][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][0]~q\);

-- Location: FF_X60_Y39_N25
\ram|s_Memoria[196][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][0]~q\);

-- Location: LCCOMB_X59_Y39_N24
\ram|s_Memoria[197][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[197][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[197][0]~feeder_combout\);

-- Location: FF_X59_Y39_N25
\ram|s_Memoria[197][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[197][0]~feeder_combout\,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][0]~q\);

-- Location: LCCOMB_X60_Y39_N24
\ram|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~10_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[197][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[196][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[196][0]~q\,
	datad => \ram|s_Memoria[197][0]~q\,
	combout => \ram|Mux7~10_combout\);

-- Location: LCCOMB_X59_Y39_N30
\ram|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~11_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~10_combout\ & ((\ram|s_Memoria[213][0]~q\))) # (!\ram|Mux7~10_combout\ & (\ram|s_Memoria[212][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[212][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[213][0]~q\,
	datad => \ram|Mux7~10_combout\,
	combout => \ram|Mux7~11_combout\);

-- Location: LCCOMB_X65_Y42_N16
\ram|s_Memoria[214][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[214][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[214][0]~feeder_combout\);

-- Location: FF_X65_Y42_N17
\ram|s_Memoria[214][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[214][0]~feeder_combout\,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][0]~q\);

-- Location: FF_X54_Y41_N31
\ram|s_Memoria[215][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][0]~q\);

-- Location: LCCOMB_X52_Y38_N30
\ram|s_Memoria[199][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[199][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[199][0]~feeder_combout\);

-- Location: FF_X52_Y38_N31
\ram|s_Memoria[199][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[199][0]~feeder_combout\,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][0]~q\);

-- Location: FF_X66_Y38_N9
\ram|s_Memoria[198][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][0]~q\);

-- Location: LCCOMB_X66_Y38_N8
\ram|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~17_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[199][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[198][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[199][0]~q\,
	datac => \ram|s_Memoria[198][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~17_combout\);

-- Location: LCCOMB_X54_Y41_N30
\ram|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~18_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~17_combout\ & ((\ram|s_Memoria[215][0]~q\))) # (!\ram|Mux7~17_combout\ & (\ram|s_Memoria[214][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[214][0]~q\,
	datac => \ram|s_Memoria[215][0]~q\,
	datad => \ram|Mux7~17_combout\,
	combout => \ram|Mux7~18_combout\);

-- Location: FF_X53_Y41_N17
\ram|s_Memoria[86][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][0]~q\);

-- Location: FF_X54_Y41_N13
\ram|s_Memoria[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][0]~q\);

-- Location: LCCOMB_X52_Y38_N8
\ram|s_Memoria[71][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[71][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[71][0]~feeder_combout\);

-- Location: FF_X52_Y38_N9
\ram|s_Memoria[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[71][0]~feeder_combout\,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][0]~q\);

-- Location: FF_X52_Y41_N21
\ram|s_Memoria[70][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][0]~q\);

-- Location: LCCOMB_X52_Y41_N20
\ram|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~12_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[71][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[70][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[71][0]~q\,
	datac => \ram|s_Memoria[70][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~12_combout\);

-- Location: LCCOMB_X53_Y41_N26
\ram|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~13_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~12_combout\ & ((\ram|s_Memoria[87][0]~q\))) # (!\ram|Mux7~12_combout\ & (\ram|s_Memoria[86][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[86][0]~q\,
	datac => \ram|s_Memoria[87][0]~q\,
	datad => \ram|Mux7~12_combout\,
	combout => \ram|Mux7~13_combout\);

-- Location: LCCOMB_X60_Y41_N30
\ram|s_Memoria[84][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[84][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[84][0]~feeder_combout\);

-- Location: FF_X60_Y41_N31
\ram|s_Memoria[84][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[84][0]~feeder_combout\,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][0]~q\);

-- Location: FF_X59_Y43_N27
\ram|s_Memoria[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][0]~q\);

-- Location: FF_X60_Y39_N19
\ram|s_Memoria[68][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][0]~q\);

-- Location: LCCOMB_X59_Y43_N8
\ram|s_Memoria[69][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[69][0]~feeder_combout\);

-- Location: FF_X59_Y43_N9
\ram|s_Memoria[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[69][0]~feeder_combout\,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][0]~q\);

-- Location: LCCOMB_X60_Y39_N18
\ram|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~14_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[69][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[68][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[68][0]~q\,
	datad => \ram|s_Memoria[69][0]~q\,
	combout => \ram|Mux7~14_combout\);

-- Location: LCCOMB_X59_Y43_N26
\ram|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~15_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~14_combout\ & ((\ram|s_Memoria[85][0]~q\))) # (!\ram|Mux7~14_combout\ & (\ram|s_Memoria[84][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[84][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[85][0]~q\,
	datad => \ram|Mux7~14_combout\,
	combout => \ram|Mux7~15_combout\);

-- Location: LCCOMB_X54_Y40_N16
\ram|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~16_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|Mux7~13_combout\)) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\ram|Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux7~13_combout\,
	datad => \ram|Mux7~15_combout\,
	combout => \ram|Mux7~16_combout\);

-- Location: LCCOMB_X54_Y40_N18
\ram|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~19_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~16_combout\ & ((\ram|Mux7~18_combout\))) # (!\ram|Mux7~16_combout\ & (\ram|Mux7~11_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~11_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~18_combout\,
	datad => \ram|Mux7~16_combout\,
	combout => \ram|Mux7~19_combout\);

-- Location: LCCOMB_X54_Y40_N4
\ram|Mux7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~30_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~19_combout\))) # (!\addresscounter|adder|s_cntValue\(6) 
-- & (\ram|Mux7~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux7~29_combout\,
	datad => \ram|Mux7~19_combout\,
	combout => \ram|Mux7~30_combout\);

-- Location: FF_X62_Y40_N31
\ram|s_Memoria[181][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][0]~q\);

-- Location: FF_X57_Y40_N21
\ram|s_Memoria[180][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][0]~q\);

-- Location: LCCOMB_X62_Y40_N12
\ram|s_Memoria[53][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[53][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[53][0]~feeder_combout\);

-- Location: FF_X62_Y40_N13
\ram|s_Memoria[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[53][0]~feeder_combout\,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][0]~q\);

-- Location: FF_X58_Y40_N29
\ram|s_Memoria[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][0]~q\);

-- Location: LCCOMB_X58_Y40_N28
\ram|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~0_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[53][0]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[52][0]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[53][0]~q\,
	datac => \ram|s_Memoria[52][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux7~0_combout\);

-- Location: LCCOMB_X57_Y40_N20
\ram|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~1_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~0_combout\ & (\ram|s_Memoria[181][0]~q\)) # (!\ram|Mux7~0_combout\ & ((\ram|s_Memoria[180][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[181][0]~q\,
	datac => \ram|s_Memoria[180][0]~q\,
	datad => \ram|Mux7~0_combout\,
	combout => \ram|Mux7~1_combout\);

-- Location: FF_X55_Y44_N25
\ram|s_Memoria[183][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][0]~q\);

-- Location: FF_X54_Y40_N31
\ram|s_Memoria[182][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][0]~q\);

-- Location: FF_X54_Y39_N1
\ram|s_Memoria[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][0]~q\);

-- Location: FF_X54_Y40_N13
\ram|s_Memoria[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][0]~q\);

-- Location: LCCOMB_X54_Y40_N12
\ram|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~7_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[55][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[54][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[55][0]~q\,
	datac => \ram|s_Memoria[54][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~7_combout\);

-- Location: LCCOMB_X54_Y40_N30
\ram|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~8_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~7_combout\ & (\ram|s_Memoria[183][0]~q\)) # (!\ram|Mux7~7_combout\ & ((\ram|s_Memoria[182][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[183][0]~q\,
	datac => \ram|s_Memoria[182][0]~q\,
	datad => \ram|Mux7~7_combout\,
	combout => \ram|Mux7~8_combout\);

-- Location: FF_X54_Y38_N17
\ram|s_Memoria[166][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][0]~q\);

-- Location: FF_X55_Y39_N13
\ram|s_Memoria[167][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][0]~q\);

-- Location: LCCOMB_X57_Y38_N20
\ram|s_Memoria[39][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[39][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[39][0]~feeder_combout\);

-- Location: FF_X57_Y38_N21
\ram|s_Memoria[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[39][0]~feeder_combout\,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][0]~q\);

-- Location: FF_X54_Y38_N27
\ram|s_Memoria[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][0]~q\);

-- Location: LCCOMB_X54_Y38_N26
\ram|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~2_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[39][0]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[38][0]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[39][0]~q\,
	datac => \ram|s_Memoria[38][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux7~2_combout\);

-- Location: LCCOMB_X55_Y39_N12
\ram|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~3_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~2_combout\ & ((\ram|s_Memoria[167][0]~q\))) # (!\ram|Mux7~2_combout\ & (\ram|s_Memoria[166][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[166][0]~q\,
	datac => \ram|s_Memoria[167][0]~q\,
	datad => \ram|Mux7~2_combout\,
	combout => \ram|Mux7~3_combout\);

-- Location: LCCOMB_X56_Y38_N20
\ram|s_Memoria[164][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[164][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[164][0]~feeder_combout\);

-- Location: FF_X56_Y38_N21
\ram|s_Memoria[164][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[164][0]~feeder_combout\,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][0]~q\);

-- Location: FF_X65_Y39_N27
\ram|s_Memoria[165][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][0]~q\);

-- Location: FF_X59_Y40_N13
\ram|s_Memoria[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][0]~q\);

-- Location: LCCOMB_X65_Y39_N0
\ram|s_Memoria[37][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[37][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[37][0]~feeder_combout\);

-- Location: FF_X65_Y39_N1
\ram|s_Memoria[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[37][0]~feeder_combout\,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][0]~q\);

-- Location: LCCOMB_X59_Y40_N12
\ram|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~4_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[37][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[36][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[36][0]~q\,
	datad => \ram|s_Memoria[37][0]~q\,
	combout => \ram|Mux7~4_combout\);

-- Location: LCCOMB_X65_Y39_N26
\ram|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~5_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~4_combout\ & ((\ram|s_Memoria[165][0]~q\))) # (!\ram|Mux7~4_combout\ & (\ram|s_Memoria[164][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[164][0]~q\,
	datac => \ram|s_Memoria[165][0]~q\,
	datad => \ram|Mux7~4_combout\,
	combout => \ram|Mux7~5_combout\);

-- Location: LCCOMB_X54_Y40_N20
\ram|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~6_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|Mux7~3_combout\)) # (!\addresscounter|adder|s_cntValue\(1) 
-- & ((\ram|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~3_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \ram|Mux7~5_combout\,
	combout => \ram|Mux7~6_combout\);

-- Location: LCCOMB_X54_Y40_N10
\ram|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~9_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~6_combout\ & ((\ram|Mux7~8_combout\))) # (!\ram|Mux7~6_combout\ & (\ram|Mux7~1_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux7~1_combout\,
	datac => \ram|Mux7~8_combout\,
	datad => \ram|Mux7~6_combout\,
	combout => \ram|Mux7~9_combout\);

-- Location: LCCOMB_X54_Y40_N26
\ram|Mux7~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~41_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~30_combout\ & (\ram|Mux7~40_combout\)) # (!\ram|Mux7~30_combout\ & ((\ram|Mux7~9_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux7~40_combout\,
	datac => \ram|Mux7~30_combout\,
	datad => \ram|Mux7~9_combout\,
	combout => \ram|Mux7~41_combout\);

-- Location: LCCOMB_X65_Y37_N16
\ram|s_Memoria[254][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[254][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[254][0]~feeder_combout\);

-- Location: FF_X65_Y37_N17
\ram|s_Memoria[254][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[254][0]~feeder_combout\,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][0]~q\);

-- Location: FF_X58_Y41_N15
\ram|s_Memoria[255][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][0]~q\);

-- Location: LCCOMB_X53_Y39_N4
\ram|s_Memoria[223][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[223][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[223][0]~feeder_combout\);

-- Location: FF_X53_Y39_N5
\ram|s_Memoria[223][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[223][0]~feeder_combout\,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][0]~q\);

-- Location: FF_X59_Y41_N27
\ram|s_Memoria[222][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][0]~q\);

-- Location: LCCOMB_X59_Y41_N26
\ram|Mux7~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~165_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[223][0]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[222][0]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[223][0]~q\,
	datac => \ram|s_Memoria[222][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux7~165_combout\);

-- Location: LCCOMB_X58_Y41_N14
\ram|Mux7~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~166_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~165_combout\ & ((\ram|s_Memoria[255][0]~q\))) # (!\ram|Mux7~165_combout\ & (\ram|s_Memoria[254][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[254][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[255][0]~q\,
	datad => \ram|Mux7~165_combout\,
	combout => \ram|Mux7~166_combout\);

-- Location: LCCOMB_X61_Y41_N12
\ram|s_Memoria[238][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[238][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[238][0]~feeder_combout\);

-- Location: FF_X61_Y41_N13
\ram|s_Memoria[238][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[238][0]~feeder_combout\,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][0]~q\);

-- Location: FF_X58_Y41_N25
\ram|s_Memoria[239][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][0]~q\);

-- Location: LCCOMB_X56_Y42_N6
\ram|s_Memoria[207][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[207][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[207][0]~feeder_combout\);

-- Location: FF_X56_Y42_N7
\ram|s_Memoria[207][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[207][0]~feeder_combout\,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][0]~q\);

-- Location: FF_X59_Y41_N17
\ram|s_Memoria[206][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][0]~q\);

-- Location: LCCOMB_X59_Y41_N16
\ram|Mux7~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~160_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[207][0]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[206][0]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[207][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[206][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux7~160_combout\);

-- Location: LCCOMB_X58_Y41_N24
\ram|Mux7~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~161_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~160_combout\ & ((\ram|s_Memoria[239][0]~q\))) # (!\ram|Mux7~160_combout\ & (\ram|s_Memoria[238][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[238][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[239][0]~q\,
	datad => \ram|Mux7~160_combout\,
	combout => \ram|Mux7~161_combout\);

-- Location: LCCOMB_X55_Y41_N30
\ram|s_Memoria[174][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[174][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[174][0]~feeder_combout\);

-- Location: FF_X55_Y41_N31
\ram|s_Memoria[174][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[174][0]~feeder_combout\,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][0]~q\);

-- Location: FF_X54_Y42_N23
\ram|s_Memoria[175][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][0]~q\);

-- Location: LCCOMB_X56_Y39_N28
\ram|s_Memoria[143][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[143][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[143][0]~feeder_combout\);

-- Location: FF_X56_Y39_N29
\ram|s_Memoria[143][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[143][0]~feeder_combout\,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][0]~q\);

-- Location: FF_X55_Y40_N15
\ram|s_Memoria[142][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][0]~q\);

-- Location: LCCOMB_X55_Y40_N14
\ram|Mux7~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~162_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[143][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[142][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[143][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[142][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~162_combout\);

-- Location: LCCOMB_X54_Y42_N22
\ram|Mux7~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~163_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~162_combout\ & ((\ram|s_Memoria[175][0]~q\))) # (!\ram|Mux7~162_combout\ & (\ram|s_Memoria[174][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[174][0]~q\,
	datac => \ram|s_Memoria[175][0]~q\,
	datad => \ram|Mux7~162_combout\,
	combout => \ram|Mux7~163_combout\);

-- Location: LCCOMB_X61_Y38_N14
\ram|Mux7~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~164_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux7~161_combout\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~161_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \ram|Mux7~163_combout\,
	combout => \ram|Mux7~164_combout\);

-- Location: FF_X55_Y41_N9
\ram|s_Memoria[190][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][0]~q\);

-- Location: FF_X57_Y44_N23
\ram|s_Memoria[191][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][0]~q\);

-- Location: LCCOMB_X54_Y43_N12
\ram|s_Memoria[159][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[159][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[159][0]~feeder_combout\);

-- Location: FF_X54_Y43_N13
\ram|s_Memoria[159][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[159][0]~feeder_combout\,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][0]~q\);

-- Location: FF_X55_Y40_N17
\ram|s_Memoria[158][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][0]~q\);

-- Location: LCCOMB_X55_Y40_N16
\ram|Mux7~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~158_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[159][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[158][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[159][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[158][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~158_combout\);

-- Location: LCCOMB_X57_Y44_N22
\ram|Mux7~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~159_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~158_combout\ & ((\ram|s_Memoria[191][0]~q\))) # (!\ram|Mux7~158_combout\ & (\ram|s_Memoria[190][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[190][0]~q\,
	datac => \ram|s_Memoria[191][0]~q\,
	datad => \ram|Mux7~158_combout\,
	combout => \ram|Mux7~159_combout\);

-- Location: LCCOMB_X61_Y38_N16
\ram|Mux7~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~167_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~164_combout\ & (\ram|Mux7~166_combout\)) # (!\ram|Mux7~164_combout\ & ((\ram|Mux7~159_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~166_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux7~164_combout\,
	datad => \ram|Mux7~159_combout\,
	combout => \ram|Mux7~167_combout\);

-- Location: FF_X65_Y38_N31
\ram|s_Memoria[237][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][0]~q\);

-- Location: FF_X65_Y38_N9
\ram|s_Memoria[236][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][0]~q\);

-- Location: FF_X63_Y40_N15
\ram|s_Memoria[204][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][0]~q\);

-- Location: LCCOMB_X63_Y40_N20
\ram|s_Memoria[205][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[205][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[205][0]~feeder_combout\);

-- Location: FF_X63_Y40_N21
\ram|s_Memoria[205][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[205][0]~feeder_combout\,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][0]~q\);

-- Location: LCCOMB_X63_Y40_N14
\ram|Mux7~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~127_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[205][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[204][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[204][0]~q\,
	datad => \ram|s_Memoria[205][0]~q\,
	combout => \ram|Mux7~127_combout\);

-- Location: LCCOMB_X65_Y38_N8
\ram|Mux7~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~128_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~127_combout\ & (\ram|s_Memoria[237][0]~q\)) # (!\ram|Mux7~127_combout\ & ((\ram|s_Memoria[236][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[237][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[236][0]~q\,
	datad => \ram|Mux7~127_combout\,
	combout => \ram|Mux7~128_combout\);

-- Location: LCCOMB_X59_Y38_N24
\ram|s_Memoria[252][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[252][0]~feeder_combout\);

-- Location: FF_X59_Y38_N25
\ram|s_Memoria[252][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[252][0]~feeder_combout\,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][0]~q\);

-- Location: FF_X59_Y38_N11
\ram|s_Memoria[253][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][0]~q\);

-- Location: LCCOMB_X61_Y42_N0
\ram|s_Memoria[221][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[221][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[221][0]~feeder_combout\);

-- Location: FF_X61_Y42_N1
\ram|s_Memoria[221][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[221][0]~feeder_combout\,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][0]~q\);

-- Location: FF_X61_Y42_N31
\ram|s_Memoria[220][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][0]~q\);

-- Location: LCCOMB_X61_Y42_N30
\ram|Mux7~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~134_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[221][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[220][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[221][0]~q\,
	datac => \ram|s_Memoria[220][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~134_combout\);

-- Location: LCCOMB_X59_Y38_N10
\ram|Mux7~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~135_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~134_combout\ & ((\ram|s_Memoria[253][0]~q\))) # (!\ram|Mux7~134_combout\ & (\ram|s_Memoria[252][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[252][0]~q\,
	datac => \ram|s_Memoria[253][0]~q\,
	datad => \ram|Mux7~134_combout\,
	combout => \ram|Mux7~135_combout\);

-- Location: LCCOMB_X60_Y37_N18
\ram|s_Memoria[189][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[189][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[189][0]~feeder_combout\);

-- Location: FF_X60_Y37_N19
\ram|s_Memoria[189][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[189][0]~feeder_combout\,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][0]~q\);

-- Location: LCCOMB_X60_Y37_N4
\ram|s_Memoria[188][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[188][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[188][0]~feeder_combout\);

-- Location: FF_X60_Y37_N5
\ram|s_Memoria[188][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[188][0]~feeder_combout\,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][0]~q\);

-- Location: LCCOMB_X61_Y43_N16
\ram|s_Memoria[157][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[157][0]~feeder_combout\);

-- Location: FF_X61_Y43_N17
\ram|s_Memoria[157][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[157][0]~feeder_combout\,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][0]~q\);

-- Location: FF_X61_Y43_N27
\ram|s_Memoria[156][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][0]~q\);

-- Location: LCCOMB_X61_Y43_N26
\ram|Mux7~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~129_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[157][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[156][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[157][0]~q\,
	datac => \ram|s_Memoria[156][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~129_combout\);

-- Location: LCCOMB_X61_Y38_N4
\ram|Mux7~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~130_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~129_combout\ & (\ram|s_Memoria[189][0]~q\)) # (!\ram|Mux7~129_combout\ & ((\ram|s_Memoria[188][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[189][0]~q\,
	datab => \ram|s_Memoria[188][0]~q\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux7~129_combout\,
	combout => \ram|Mux7~130_combout\);

-- Location: LCCOMB_X56_Y41_N20
\ram|s_Memoria[172][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[172][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[172][0]~feeder_combout\);

-- Location: FF_X56_Y41_N21
\ram|s_Memoria[172][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[172][0]~feeder_combout\,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][0]~q\);

-- Location: FF_X61_Y39_N5
\ram|s_Memoria[173][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][0]~q\);

-- Location: LCCOMB_X58_Y42_N16
\ram|s_Memoria[141][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[141][0]~feeder_combout\);

-- Location: FF_X58_Y42_N17
\ram|s_Memoria[141][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[141][0]~feeder_combout\,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][0]~q\);

-- Location: FF_X56_Y41_N7
\ram|s_Memoria[140][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][0]~q\);

-- Location: LCCOMB_X56_Y41_N6
\ram|Mux7~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~131_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[141][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[140][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[141][0]~q\,
	datac => \ram|s_Memoria[140][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~131_combout\);

-- Location: LCCOMB_X61_Y39_N4
\ram|Mux7~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~132_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~131_combout\ & ((\ram|s_Memoria[173][0]~q\))) # (!\ram|Mux7~131_combout\ & (\ram|s_Memoria[172][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[172][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[173][0]~q\,
	datad => \ram|Mux7~131_combout\,
	combout => \ram|Mux7~132_combout\);

-- Location: LCCOMB_X65_Y38_N28
\ram|Mux7~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~133_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux7~130_combout\)) # (!\addresscounter|adder|s_cntValue\(4) 
-- & ((\ram|Mux7~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux7~130_combout\,
	datad => \ram|Mux7~132_combout\,
	combout => \ram|Mux7~133_combout\);

-- Location: LCCOMB_X65_Y38_N22
\ram|Mux7~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~136_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~133_combout\ & ((\ram|Mux7~135_combout\))) # (!\ram|Mux7~133_combout\ & (\ram|Mux7~128_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux7~128_combout\,
	datac => \ram|Mux7~135_combout\,
	datad => \ram|Mux7~133_combout\,
	combout => \ram|Mux7~136_combout\);

-- Location: LCCOMB_X54_Y42_N4
\ram|s_Memoria[47][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[47][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[47][0]~feeder_combout\);

-- Location: FF_X54_Y42_N5
\ram|s_Memoria[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[47][0]~feeder_combout\,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][0]~q\);

-- Location: FF_X55_Y42_N13
\ram|s_Memoria[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][0]~q\);

-- Location: LCCOMB_X55_Y42_N12
\ram|Mux7~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~137_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[47][0]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[46][0]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[47][0]~q\,
	datac => \ram|s_Memoria[46][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~137_combout\);

-- Location: FF_X60_Y42_N1
\ram|s_Memoria[110][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][0]~q\);

-- Location: FF_X60_Y42_N11
\ram|s_Memoria[111][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][0]~q\);

-- Location: LCCOMB_X60_Y42_N10
\ram|Mux7~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~138_combout\ = (\ram|Mux7~137_combout\ & (((\ram|s_Memoria[111][0]~q\) # (!\addresscounter|adder|s_cntValue\(6))))) # (!\ram|Mux7~137_combout\ & (\ram|s_Memoria[110][0]~q\ & ((\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~137_combout\,
	datab => \ram|s_Memoria[110][0]~q\,
	datac => \ram|s_Memoria[111][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~138_combout\);

-- Location: LCCOMB_X54_Y44_N16
\ram|s_Memoria[95][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[95][0]~feeder_combout\);

-- Location: FF_X54_Y44_N17
\ram|s_Memoria[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[95][0]~feeder_combout\,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][0]~q\);

-- Location: FF_X59_Y44_N29
\ram|s_Memoria[94][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][0]~q\);

-- Location: LCCOMB_X55_Y43_N8
\ram|s_Memoria[31][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[31][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[31][0]~feeder_combout\);

-- Location: FF_X55_Y43_N9
\ram|s_Memoria[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[31][0]~feeder_combout\,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][0]~q\);

-- Location: FF_X59_Y44_N19
\ram|s_Memoria[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][0]~q\);

-- Location: LCCOMB_X59_Y44_N18
\ram|Mux7~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~139_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[31][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[30][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[31][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[30][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~139_combout\);

-- Location: LCCOMB_X59_Y44_N28
\ram|Mux7~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~140_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~139_combout\ & (\ram|s_Memoria[95][0]~q\)) # (!\ram|Mux7~139_combout\ & ((\ram|s_Memoria[94][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[95][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[94][0]~q\,
	datad => \ram|Mux7~139_combout\,
	combout => \ram|Mux7~140_combout\);

-- Location: LCCOMB_X59_Y42_N8
\ram|s_Memoria[78][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[78][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[78][0]~feeder_combout\);

-- Location: FF_X59_Y42_N9
\ram|s_Memoria[78][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[78][0]~feeder_combout\,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][0]~q\);

-- Location: FF_X56_Y42_N21
\ram|s_Memoria[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][0]~q\);

-- Location: LCCOMB_X57_Y42_N8
\ram|s_Memoria[15][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[15][0]~feeder_combout\);

-- Location: FF_X57_Y42_N9
\ram|s_Memoria[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[15][0]~feeder_combout\,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][0]~q\);

-- Location: FF_X59_Y42_N27
\ram|s_Memoria[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][0]~q\);

-- Location: LCCOMB_X59_Y42_N26
\ram|Mux7~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~141_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[15][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[14][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[15][0]~q\,
	datac => \ram|s_Memoria[14][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~141_combout\);

-- Location: LCCOMB_X56_Y42_N20
\ram|Mux7~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~142_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~141_combout\ & ((\ram|s_Memoria[79][0]~q\))) # (!\ram|Mux7~141_combout\ & (\ram|s_Memoria[78][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[78][0]~q\,
	datac => \ram|s_Memoria[79][0]~q\,
	datad => \ram|Mux7~141_combout\,
	combout => \ram|Mux7~142_combout\);

-- Location: LCCOMB_X60_Y42_N4
\ram|Mux7~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~143_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux7~140_combout\)) # (!\addresscounter|adder|s_cntValue\(4) 
-- & ((\ram|Mux7~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux7~140_combout\,
	datad => \ram|Mux7~142_combout\,
	combout => \ram|Mux7~143_combout\);

-- Location: LCCOMB_X61_Y44_N24
\ram|s_Memoria[126][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[126][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[126][0]~feeder_combout\);

-- Location: FF_X61_Y44_N25
\ram|s_Memoria[126][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[126][0]~feeder_combout\,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][0]~q\);

-- Location: FF_X61_Y44_N7
\ram|s_Memoria[127][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][0]~q\);

-- Location: LCCOMB_X57_Y44_N16
\ram|s_Memoria[63][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[63][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[63][0]~feeder_combout\);

-- Location: FF_X57_Y44_N17
\ram|s_Memoria[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[63][0]~feeder_combout\,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][0]~q\);

-- Location: FF_X58_Y44_N1
\ram|s_Memoria[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][0]~q\);

-- Location: LCCOMB_X58_Y44_N0
\ram|Mux7~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~144_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[63][0]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[62][0]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[63][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[62][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~144_combout\);

-- Location: LCCOMB_X61_Y44_N6
\ram|Mux7~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~145_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~144_combout\ & ((\ram|s_Memoria[127][0]~q\))) # (!\ram|Mux7~144_combout\ & (\ram|s_Memoria[126][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[126][0]~q\,
	datac => \ram|s_Memoria[127][0]~q\,
	datad => \ram|Mux7~144_combout\,
	combout => \ram|Mux7~145_combout\);

-- Location: LCCOMB_X60_Y42_N26
\ram|Mux7~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~146_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~143_combout\ & ((\ram|Mux7~145_combout\))) # (!\ram|Mux7~143_combout\ & (\ram|Mux7~138_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~138_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux7~143_combout\,
	datad => \ram|Mux7~145_combout\,
	combout => \ram|Mux7~146_combout\);

-- Location: LCCOMB_X62_Y44_N26
\ram|s_Memoria[124][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[124][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[124][0]~feeder_combout\);

-- Location: FF_X62_Y44_N27
\ram|s_Memoria[124][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[124][0]~feeder_combout\,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][0]~q\);

-- Location: FF_X61_Y40_N7
\ram|s_Memoria[125][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][0]~q\);

-- Location: LCCOMB_X60_Y40_N24
\ram|s_Memoria[61][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[61][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[61][0]~feeder_combout\);

-- Location: FF_X60_Y40_N25
\ram|s_Memoria[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[61][0]~feeder_combout\,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][0]~q\);

-- Location: FF_X65_Y40_N19
\ram|s_Memoria[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][0]~q\);

-- Location: LCCOMB_X65_Y40_N18
\ram|Mux7~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~154_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[61][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[60][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[61][0]~q\,
	datac => \ram|s_Memoria[60][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~154_combout\);

-- Location: LCCOMB_X61_Y40_N6
\ram|Mux7~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~155_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~154_combout\ & ((\ram|s_Memoria[125][0]~q\))) # (!\ram|Mux7~154_combout\ & (\ram|s_Memoria[124][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[124][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[125][0]~q\,
	datad => \ram|Mux7~154_combout\,
	combout => \ram|Mux7~155_combout\);

-- Location: FF_X61_Y39_N23
\ram|s_Memoria[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][0]~q\);

-- Location: FF_X65_Y40_N5
\ram|s_Memoria[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][0]~q\);

-- Location: LCCOMB_X65_Y40_N4
\ram|Mux7~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~147_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[45][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[44][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[45][0]~q\,
	datac => \ram|s_Memoria[44][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~147_combout\);

-- Location: LCCOMB_X63_Y42_N24
\ram|s_Memoria[108][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[108][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[108][0]~feeder_combout\);

-- Location: FF_X63_Y42_N25
\ram|s_Memoria[108][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[108][0]~feeder_combout\,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][0]~q\);

-- Location: FF_X61_Y40_N1
\ram|s_Memoria[109][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][0]~q\);

-- Location: LCCOMB_X61_Y40_N0
\ram|Mux7~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~148_combout\ = (\ram|Mux7~147_combout\ & (((\ram|s_Memoria[109][0]~q\) # (!\addresscounter|adder|s_cntValue\(6))))) # (!\ram|Mux7~147_combout\ & (\ram|s_Memoria[108][0]~q\ & ((\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~147_combout\,
	datab => \ram|s_Memoria[108][0]~q\,
	datac => \ram|s_Memoria[109][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~148_combout\);

-- Location: LCCOMB_X66_Y42_N0
\ram|s_Memoria[76][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[76][0]~feeder_combout\);

-- Location: FF_X66_Y42_N1
\ram|s_Memoria[76][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[76][0]~feeder_combout\,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][0]~q\);

-- Location: FF_X57_Y43_N31
\ram|s_Memoria[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][0]~q\);

-- Location: LCCOMB_X58_Y42_N26
\ram|s_Memoria[13][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[13][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[13][0]~feeder_combout\);

-- Location: FF_X58_Y42_N27
\ram|s_Memoria[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[13][0]~feeder_combout\,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][0]~q\);

-- Location: FF_X58_Y43_N19
\ram|s_Memoria[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][0]~q\);

-- Location: LCCOMB_X58_Y43_N18
\ram|Mux7~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~151_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[13][0]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[12][0]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[13][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[12][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~151_combout\);

-- Location: LCCOMB_X57_Y43_N30
\ram|Mux7~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~152_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~151_combout\ & ((\ram|s_Memoria[77][0]~q\))) # (!\ram|Mux7~151_combout\ & (\ram|s_Memoria[76][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[76][0]~q\,
	datac => \ram|s_Memoria[77][0]~q\,
	datad => \ram|Mux7~151_combout\,
	combout => \ram|Mux7~152_combout\);

-- Location: LCCOMB_X62_Y44_N20
\ram|s_Memoria[92][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[92][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[92][0]~feeder_combout\);

-- Location: FF_X62_Y44_N21
\ram|s_Memoria[92][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[92][0]~feeder_combout\,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][0]~q\);

-- Location: FF_X57_Y43_N25
\ram|s_Memoria[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][0]~q\);

-- Location: LCCOMB_X60_Y43_N16
\ram|s_Memoria[29][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[29][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[29][0]~feeder_combout\);

-- Location: FF_X60_Y43_N17
\ram|s_Memoria[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[29][0]~feeder_combout\,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][0]~q\);

-- Location: FF_X58_Y43_N25
\ram|s_Memoria[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][0]~q\);

-- Location: LCCOMB_X58_Y43_N24
\ram|Mux7~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~149_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[29][0]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[28][0]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[29][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[28][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~149_combout\);

-- Location: LCCOMB_X57_Y43_N24
\ram|Mux7~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~150_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~149_combout\ & ((\ram|s_Memoria[93][0]~q\))) # (!\ram|Mux7~149_combout\ & (\ram|s_Memoria[92][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[92][0]~q\,
	datac => \ram|s_Memoria[93][0]~q\,
	datad => \ram|Mux7~149_combout\,
	combout => \ram|Mux7~150_combout\);

-- Location: LCCOMB_X60_Y42_N28
\ram|Mux7~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~153_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~150_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux7~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux7~152_combout\,
	datad => \ram|Mux7~150_combout\,
	combout => \ram|Mux7~153_combout\);

-- Location: LCCOMB_X60_Y42_N6
\ram|Mux7~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~156_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~153_combout\ & (\ram|Mux7~155_combout\)) # (!\ram|Mux7~153_combout\ & ((\ram|Mux7~148_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux7~155_combout\,
	datac => \ram|Mux7~148_combout\,
	datad => \ram|Mux7~153_combout\,
	combout => \ram|Mux7~156_combout\);

-- Location: LCCOMB_X60_Y42_N20
\ram|Mux7~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~157_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux7~146_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~146_combout\,
	datad => \ram|Mux7~156_combout\,
	combout => \ram|Mux7~157_combout\);

-- Location: LCCOMB_X53_Y36_N22
\ram|Mux7~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~168_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~157_combout\ & (\ram|Mux7~167_combout\)) # (!\ram|Mux7~157_combout\ & ((\ram|Mux7~136_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux7~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~167_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~136_combout\,
	datad => \ram|Mux7~157_combout\,
	combout => \ram|Mux7~168_combout\);

-- Location: LCCOMB_X67_Y33_N12
\ram|s_Memoria[80][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[80][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[80][0]~feeder_combout\);

-- Location: FF_X67_Y33_N13
\ram|s_Memoria[80][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[80][0]~feeder_combout\,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][0]~q\);

-- Location: FF_X54_Y35_N29
\ram|s_Memoria[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][0]~q\);

-- Location: LCCOMB_X54_Y35_N28
\ram|Mux7~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~104_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[80][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[80][0]~q\,
	datac => \ram|s_Memoria[16][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~104_combout\);

-- Location: LCCOMB_X50_Y37_N8
\ram|s_Memoria[17][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[17][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[17][0]~feeder_combout\);

-- Location: FF_X50_Y37_N9
\ram|s_Memoria[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[17][0]~feeder_combout\,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][0]~q\);

-- Location: FF_X53_Y35_N1
\ram|s_Memoria[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][0]~q\);

-- Location: LCCOMB_X53_Y35_N0
\ram|Mux7~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~105_combout\ = (\ram|Mux7~104_combout\ & (((\ram|s_Memoria[81][0]~q\) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\ram|Mux7~104_combout\ & (\ram|s_Memoria[17][0]~q\ & ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~104_combout\,
	datab => \ram|s_Memoria[17][0]~q\,
	datac => \ram|s_Memoria[81][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~105_combout\);

-- Location: FF_X52_Y34_N27
\ram|s_Memoria[145][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][0]~q\);

-- Location: FF_X53_Y35_N23
\ram|s_Memoria[209][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][0]~q\);

-- Location: FF_X62_Y32_N13
\ram|s_Memoria[144][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][0]~q\);

-- Location: FF_X66_Y36_N29
\ram|s_Memoria[208][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][0]~q\);

-- Location: LCCOMB_X62_Y32_N12
\ram|Mux7~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~111_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[208][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[144][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[144][0]~q\,
	datad => \ram|s_Memoria[208][0]~q\,
	combout => \ram|Mux7~111_combout\);

-- Location: LCCOMB_X53_Y36_N8
\ram|Mux7~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~112_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~111_combout\ & ((\ram|s_Memoria[209][0]~q\))) # (!\ram|Mux7~111_combout\ & (\ram|s_Memoria[145][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[145][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[209][0]~q\,
	datad => \ram|Mux7~111_combout\,
	combout => \ram|Mux7~112_combout\);

-- Location: LCCOMB_X49_Y36_N30
\ram|s_Memoria[129][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[129][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[129][0]~feeder_combout\);

-- Location: FF_X49_Y36_N31
\ram|s_Memoria[129][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[129][0]~feeder_combout\,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][0]~q\);

-- Location: FF_X52_Y35_N13
\ram|s_Memoria[193][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][0]~q\);

-- Location: FF_X63_Y34_N25
\ram|s_Memoria[192][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][0]~q\);

-- Location: FF_X63_Y37_N1
\ram|s_Memoria[128][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][0]~q\);

-- Location: LCCOMB_X63_Y37_N0
\ram|Mux7~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~106_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[192][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[128][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[192][0]~q\,
	datac => \ram|s_Memoria[128][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~106_combout\);

-- Location: LCCOMB_X52_Y35_N12
\ram|Mux7~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~107_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~106_combout\ & ((\ram|s_Memoria[193][0]~q\))) # (!\ram|Mux7~106_combout\ & (\ram|s_Memoria[129][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[129][0]~q\,
	datac => \ram|s_Memoria[193][0]~q\,
	datad => \ram|Mux7~106_combout\,
	combout => \ram|Mux7~107_combout\);

-- Location: LCCOMB_X50_Y38_N12
\ram|s_Memoria[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[1][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[1][0]~feeder_combout\);

-- Location: FF_X50_Y38_N13
\ram|s_Memoria[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[1][0]~feeder_combout\,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][0]~q\);

-- Location: FF_X53_Y36_N17
\ram|s_Memoria[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][0]~q\);

-- Location: LCCOMB_X63_Y34_N18
\ram|s_Memoria[64][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[64][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[64][0]~feeder_combout\);

-- Location: FF_X63_Y34_N19
\ram|s_Memoria[64][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[64][0]~feeder_combout\,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][0]~q\);

-- Location: FF_X63_Y35_N31
\ram|s_Memoria[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][0]~q\);

-- Location: LCCOMB_X63_Y35_N30
\ram|Mux7~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~108_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[64][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[64][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[0][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~108_combout\);

-- Location: LCCOMB_X53_Y36_N16
\ram|Mux7~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~109_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~108_combout\ & ((\ram|s_Memoria[65][0]~q\))) # (!\ram|Mux7~108_combout\ & (\ram|s_Memoria[1][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[1][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[65][0]~q\,
	datad => \ram|Mux7~108_combout\,
	combout => \ram|Mux7~109_combout\);

-- Location: LCCOMB_X53_Y36_N2
\ram|Mux7~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~110_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux7~107_combout\)) # (!\addresscounter|adder|s_cntValue\(7) 
-- & ((\ram|Mux7~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~107_combout\,
	datad => \ram|Mux7~109_combout\,
	combout => \ram|Mux7~110_combout\);

-- Location: LCCOMB_X53_Y36_N26
\ram|Mux7~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~113_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~110_combout\ & ((\ram|Mux7~112_combout\))) # (!\ram|Mux7~110_combout\ & (\ram|Mux7~105_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux7~105_combout\,
	datac => \ram|Mux7~112_combout\,
	datad => \ram|Mux7~110_combout\,
	combout => \ram|Mux7~113_combout\);

-- Location: LCCOMB_X52_Y34_N8
\ram|s_Memoria[177][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[177][0]~feeder_combout\);

-- Location: FF_X52_Y34_N9
\ram|s_Memoria[177][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[177][0]~feeder_combout\,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][0]~q\);

-- Location: FF_X50_Y36_N19
\ram|s_Memoria[241][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][0]~q\);

-- Location: LCCOMB_X63_Y36_N6
\ram|s_Memoria[240][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[240][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[240][0]~feeder_combout\);

-- Location: FF_X63_Y36_N7
\ram|s_Memoria[240][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[240][0]~feeder_combout\,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][0]~q\);

-- Location: FF_X54_Y36_N17
\ram|s_Memoria[176][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][0]~q\);

-- Location: LCCOMB_X54_Y36_N16
\ram|Mux7~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~101_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[240][0]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[176][0]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[240][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[176][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~101_combout\);

-- Location: LCCOMB_X50_Y36_N18
\ram|Mux7~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~102_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~101_combout\ & ((\ram|s_Memoria[241][0]~q\))) # (!\ram|Mux7~101_combout\ & (\ram|s_Memoria[177][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[177][0]~q\,
	datac => \ram|s_Memoria[241][0]~q\,
	datad => \ram|Mux7~101_combout\,
	combout => \ram|Mux7~102_combout\);

-- Location: FF_X50_Y33_N17
\ram|s_Memoria[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][0]~q\);

-- Location: FF_X50_Y36_N21
\ram|s_Memoria[113][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][0]~q\);

-- Location: FF_X63_Y36_N5
\ram|s_Memoria[112][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][0]~q\);

-- Location: FF_X58_Y32_N29
\ram|s_Memoria[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][0]~q\);

-- Location: LCCOMB_X58_Y32_N28
\ram|Mux7~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~94_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[112][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[48][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[112][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[48][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux7~94_combout\);

-- Location: LCCOMB_X50_Y36_N20
\ram|Mux7~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~95_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~94_combout\ & ((\ram|s_Memoria[113][0]~q\))) # (!\ram|Mux7~94_combout\ & (\ram|s_Memoria[49][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[49][0]~q\,
	datac => \ram|s_Memoria[113][0]~q\,
	datad => \ram|Mux7~94_combout\,
	combout => \ram|Mux7~95_combout\);

-- Location: LCCOMB_X52_Y37_N24
\ram|s_Memoria[33][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[33][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[33][0]~feeder_combout\);

-- Location: FF_X52_Y37_N25
\ram|s_Memoria[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[33][0]~feeder_combout\,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][0]~q\);

-- Location: FF_X52_Y36_N15
\ram|s_Memoria[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][0]~q\);

-- Location: FF_X63_Y33_N3
\ram|s_Memoria[96][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][0]~q\);

-- Location: FF_X60_Y33_N9
\ram|s_Memoria[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][0]~q\);

-- Location: LCCOMB_X60_Y33_N8
\ram|Mux7~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~98_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[96][0]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[32][0]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[96][0]~q\,
	datac => \ram|s_Memoria[32][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~98_combout\);

-- Location: LCCOMB_X52_Y36_N14
\ram|Mux7~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~99_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~98_combout\ & ((\ram|s_Memoria[97][0]~q\))) # (!\ram|Mux7~98_combout\ & (\ram|s_Memoria[33][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[33][0]~q\,
	datac => \ram|s_Memoria[97][0]~q\,
	datad => \ram|Mux7~98_combout\,
	combout => \ram|Mux7~99_combout\);

-- Location: FF_X49_Y36_N13
\ram|s_Memoria[161][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][0]~q\);

-- Location: FF_X52_Y36_N1
\ram|s_Memoria[225][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][0]~q\);

-- Location: FF_X60_Y35_N21
\ram|s_Memoria[160][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][0]~q\);

-- Location: LCCOMB_X63_Y33_N24
\ram|s_Memoria[224][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[224][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[224][0]~feeder_combout\);

-- Location: FF_X63_Y33_N25
\ram|s_Memoria[224][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[224][0]~feeder_combout\,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][0]~q\);

-- Location: LCCOMB_X60_Y35_N20
\ram|Mux7~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~96_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[224][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[160][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[160][0]~q\,
	datad => \ram|s_Memoria[224][0]~q\,
	combout => \ram|Mux7~96_combout\);

-- Location: LCCOMB_X52_Y36_N0
\ram|Mux7~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~97_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~96_combout\ & ((\ram|s_Memoria[225][0]~q\))) # (!\ram|Mux7~96_combout\ & (\ram|s_Memoria[161][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[161][0]~q\,
	datac => \ram|s_Memoria[225][0]~q\,
	datad => \ram|Mux7~96_combout\,
	combout => \ram|Mux7~97_combout\);

-- Location: LCCOMB_X52_Y36_N12
\ram|Mux7~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~100_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux7~97_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux7~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux7~99_combout\,
	datad => \ram|Mux7~97_combout\,
	combout => \ram|Mux7~100_combout\);

-- Location: LCCOMB_X53_Y36_N6
\ram|Mux7~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~103_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux7~100_combout\ & (\ram|Mux7~102_combout\)) # (!\ram|Mux7~100_combout\ & ((\ram|Mux7~95_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux7~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux7~102_combout\,
	datac => \ram|Mux7~95_combout\,
	datad => \ram|Mux7~100_combout\,
	combout => \ram|Mux7~103_combout\);

-- Location: LCCOMB_X53_Y36_N12
\ram|Mux7~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~114_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~103_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux7~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux7~113_combout\,
	datad => \ram|Mux7~103_combout\,
	combout => \ram|Mux7~114_combout\);

-- Location: FF_X57_Y32_N13
\ram|s_Memoria[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][0]~q\);

-- Location: FF_X56_Y32_N1
\ram|s_Memoria[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][0]~q\);

-- Location: LCCOMB_X68_Y36_N8
\ram|s_Memoria[82][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[82][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[82][0]~feeder_combout\);

-- Location: FF_X68_Y36_N9
\ram|s_Memoria[82][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[82][0]~feeder_combout\,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][0]~q\);

-- Location: FF_X67_Y36_N9
\ram|s_Memoria[66][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][0]~q\);

-- Location: LCCOMB_X67_Y36_N8
\ram|Mux7~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~84_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[82][0]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[66][0]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[82][0]~q\,
	datac => \ram|s_Memoria[66][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~84_combout\);

-- Location: LCCOMB_X56_Y32_N0
\ram|Mux7~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~85_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~84_combout\ & (\ram|s_Memoria[83][0]~q\)) # (!\ram|Mux7~84_combout\ & ((\ram|s_Memoria[67][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[83][0]~q\,
	datac => \ram|s_Memoria[67][0]~q\,
	datad => \ram|Mux7~84_combout\,
	combout => \ram|Mux7~85_combout\);

-- Location: LCCOMB_X60_Y32_N20
\ram|s_Memoria[195][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[195][0]~feeder_combout\);

-- Location: FF_X60_Y32_N21
\ram|s_Memoria[195][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[195][0]~feeder_combout\,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][0]~q\);

-- Location: FF_X53_Y32_N13
\ram|s_Memoria[211][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][0]~q\);

-- Location: LCCOMB_X70_Y36_N20
\ram|s_Memoria[210][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[210][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[210][0]~feeder_combout\);

-- Location: FF_X70_Y36_N21
\ram|s_Memoria[210][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[210][0]~feeder_combout\,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][0]~q\);

-- Location: FF_X66_Y32_N3
\ram|s_Memoria[194][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][0]~q\);

-- Location: LCCOMB_X66_Y32_N2
\ram|Mux7~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~91_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[210][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[194][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[210][0]~q\,
	datac => \ram|s_Memoria[194][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~91_combout\);

-- Location: LCCOMB_X53_Y32_N12
\ram|Mux7~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~92_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~91_combout\ & ((\ram|s_Memoria[211][0]~q\))) # (!\ram|Mux7~91_combout\ & (\ram|s_Memoria[195][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[195][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[211][0]~q\,
	datad => \ram|Mux7~91_combout\,
	combout => \ram|Mux7~92_combout\);

-- Location: FF_X55_Y34_N5
\ram|s_Memoria[131][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][0]~q\);

-- Location: FF_X55_Y32_N9
\ram|s_Memoria[147][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][0]~q\);

-- Location: LCCOMB_X69_Y36_N12
\ram|s_Memoria[146][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[146][0]~feeder_combout\);

-- Location: FF_X69_Y36_N13
\ram|s_Memoria[146][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[146][0]~feeder_combout\,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][0]~q\);

-- Location: FF_X66_Y35_N17
\ram|s_Memoria[130][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][0]~q\);

-- Location: LCCOMB_X66_Y35_N16
\ram|Mux7~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~86_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[146][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[130][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[146][0]~q\,
	datac => \ram|s_Memoria[130][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~86_combout\);

-- Location: LCCOMB_X55_Y32_N8
\ram|Mux7~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~87_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~86_combout\ & ((\ram|s_Memoria[147][0]~q\))) # (!\ram|Mux7~86_combout\ & (\ram|s_Memoria[131][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[131][0]~q\,
	datac => \ram|s_Memoria[147][0]~q\,
	datad => \ram|Mux7~86_combout\,
	combout => \ram|Mux7~87_combout\);

-- Location: FF_X55_Y34_N31
\ram|s_Memoria[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][0]~q\);

-- Location: FF_X55_Y32_N19
\ram|s_Memoria[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][0]~q\);

-- Location: LCCOMB_X63_Y32_N28
\ram|s_Memoria[18][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[18][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[18][0]~feeder_combout\);

-- Location: FF_X63_Y32_N29
\ram|s_Memoria[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[18][0]~feeder_combout\,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][0]~q\);

-- Location: FF_X66_Y32_N17
\ram|s_Memoria[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][0]~q\);

-- Location: LCCOMB_X66_Y32_N16
\ram|Mux7~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~88_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[18][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[18][0]~q\,
	datac => \ram|s_Memoria[2][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~88_combout\);

-- Location: LCCOMB_X55_Y32_N18
\ram|Mux7~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~89_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~88_combout\ & ((\ram|s_Memoria[19][0]~q\))) # (!\ram|Mux7~88_combout\ & (\ram|s_Memoria[3][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[3][0]~q\,
	datac => \ram|s_Memoria[19][0]~q\,
	datad => \ram|Mux7~88_combout\,
	combout => \ram|Mux7~89_combout\);

-- Location: LCCOMB_X55_Y32_N28
\ram|Mux7~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~90_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux7~87_combout\)) # (!\addresscounter|adder|s_cntValue\(7) & 
-- ((\ram|Mux7~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~87_combout\,
	datad => \ram|Mux7~89_combout\,
	combout => \ram|Mux7~90_combout\);

-- Location: LCCOMB_X56_Y32_N6
\ram|Mux7~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~93_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~90_combout\ & ((\ram|Mux7~92_combout\))) # (!\ram|Mux7~90_combout\ & (\ram|Mux7~85_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux7~85_combout\,
	datac => \ram|Mux7~92_combout\,
	datad => \ram|Mux7~90_combout\,
	combout => \ram|Mux7~93_combout\);

-- Location: LCCOMB_X50_Y35_N12
\ram|s_Memoria[35][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[35][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[35][0]~feeder_combout\);

-- Location: FF_X50_Y35_N13
\ram|s_Memoria[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[35][0]~feeder_combout\,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][0]~q\);

-- Location: FF_X53_Y34_N23
\ram|s_Memoria[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][0]~q\);

-- Location: LCCOMB_X65_Y36_N30
\ram|s_Memoria[50][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[50][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[50][0]~feeder_combout\);

-- Location: FF_X65_Y36_N31
\ram|s_Memoria[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[50][0]~feeder_combout\,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][0]~q\);

-- Location: FF_X65_Y35_N31
\ram|s_Memoria[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][0]~q\);

-- Location: LCCOMB_X65_Y35_N30
\ram|Mux7~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~119_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[50][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[34][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[50][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[34][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~119_combout\);

-- Location: LCCOMB_X53_Y34_N22
\ram|Mux7~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~120_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~119_combout\ & ((\ram|s_Memoria[51][0]~q\))) # (!\ram|Mux7~119_combout\ & (\ram|s_Memoria[35][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[35][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[51][0]~q\,
	datad => \ram|Mux7~119_combout\,
	combout => \ram|Mux7~120_combout\);

-- Location: LCCOMB_X57_Y33_N28
\ram|s_Memoria[163][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[163][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[163][0]~feeder_combout\);

-- Location: FF_X57_Y33_N29
\ram|s_Memoria[163][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[163][0]~feeder_combout\,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][0]~q\);

-- Location: FF_X53_Y34_N1
\ram|s_Memoria[179][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][0]~q\);

-- Location: LCCOMB_X65_Y36_N20
\ram|s_Memoria[178][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[178][0]~feeder_combout\);

-- Location: FF_X65_Y36_N21
\ram|s_Memoria[178][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[178][0]~feeder_combout\,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][0]~q\);

-- Location: FF_X65_Y35_N13
\ram|s_Memoria[162][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][0]~q\);

-- Location: LCCOMB_X65_Y35_N12
\ram|Mux7~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~117_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[178][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[162][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[178][0]~q\,
	datac => \ram|s_Memoria[162][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~117_combout\);

-- Location: LCCOMB_X53_Y34_N0
\ram|Mux7~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~118_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~117_combout\ & ((\ram|s_Memoria[179][0]~q\))) # (!\ram|Mux7~117_combout\ & (\ram|s_Memoria[163][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[163][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[179][0]~q\,
	datad => \ram|Mux7~117_combout\,
	combout => \ram|Mux7~118_combout\);

-- Location: LCCOMB_X53_Y34_N16
\ram|Mux7~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~121_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~118_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux7~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~120_combout\,
	datad => \ram|Mux7~118_combout\,
	combout => \ram|Mux7~121_combout\);

-- Location: LCCOMB_X54_Y30_N28
\ram|s_Memoria[227][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[227][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[227][0]~feeder_combout\);

-- Location: FF_X54_Y30_N29
\ram|s_Memoria[227][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[227][0]~feeder_combout\,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][0]~q\);

-- Location: FF_X54_Y30_N11
\ram|s_Memoria[243][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][0]~q\);

-- Location: LCCOMB_X69_Y34_N4
\ram|s_Memoria[242][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[242][0]~feeder_combout\);

-- Location: FF_X69_Y34_N5
\ram|s_Memoria[242][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[242][0]~feeder_combout\,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][0]~q\);

-- Location: FF_X67_Y34_N17
\ram|s_Memoria[226][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][0]~q\);

-- Location: LCCOMB_X67_Y34_N16
\ram|Mux7~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~122_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[242][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[226][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[242][0]~q\,
	datac => \ram|s_Memoria[226][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux7~122_combout\);

-- Location: LCCOMB_X54_Y30_N10
\ram|Mux7~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~123_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~122_combout\ & ((\ram|s_Memoria[243][0]~q\))) # (!\ram|Mux7~122_combout\ & (\ram|s_Memoria[227][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[227][0]~q\,
	datac => \ram|s_Memoria[243][0]~q\,
	datad => \ram|Mux7~122_combout\,
	combout => \ram|Mux7~123_combout\);

-- Location: FF_X56_Y32_N13
\ram|s_Memoria[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][0]~q\);

-- Location: FF_X57_Y32_N23
\ram|s_Memoria[115][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][0]~q\);

-- Location: LCCOMB_X68_Y36_N18
\ram|s_Memoria[114][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[114][0]~feeder_combout\);

-- Location: FF_X68_Y36_N19
\ram|s_Memoria[114][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[114][0]~feeder_combout\,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][0]~q\);

-- Location: FF_X67_Y36_N27
\ram|s_Memoria[98][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][0]~q\);

-- Location: LCCOMB_X67_Y36_N26
\ram|Mux7~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~115_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[114][0]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[98][0]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[114][0]~q\,
	datac => \ram|s_Memoria[98][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~115_combout\);

-- Location: LCCOMB_X57_Y32_N22
\ram|Mux7~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~116_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~115_combout\ & ((\ram|s_Memoria[115][0]~q\))) # (!\ram|Mux7~115_combout\ & (\ram|s_Memoria[99][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[99][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[115][0]~q\,
	datad => \ram|Mux7~115_combout\,
	combout => \ram|Mux7~116_combout\);

-- Location: LCCOMB_X53_Y34_N18
\ram|Mux7~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~124_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~121_combout\ & (\ram|Mux7~123_combout\)) # (!\ram|Mux7~121_combout\ & ((\ram|Mux7~116_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux7~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux7~121_combout\,
	datac => \ram|Mux7~123_combout\,
	datad => \ram|Mux7~116_combout\,
	combout => \ram|Mux7~124_combout\);

-- Location: LCCOMB_X53_Y36_N14
\ram|Mux7~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~125_combout\ = (\ram|Mux7~114_combout\ & (((\ram|Mux7~124_combout\)) # (!\addresscounter|adder|s_cntValue\(1)))) # (!\ram|Mux7~114_combout\ & (\addresscounter|adder|s_cntValue\(1) & (\ram|Mux7~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~114_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux7~93_combout\,
	datad => \ram|Mux7~124_combout\,
	combout => \ram|Mux7~125_combout\);

-- Location: LCCOMB_X61_Y32_N20
\ram|s_Memoria[58][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[58][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[58][0]~feeder_combout\);

-- Location: FF_X61_Y32_N21
\ram|s_Memoria[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[58][0]~feeder_combout\,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][0]~q\);

-- Location: FF_X59_Y32_N1
\ram|s_Memoria[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][0]~q\);

-- Location: LCCOMB_X54_Y34_N4
\ram|s_Memoria[57][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[57][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[57][0]~feeder_combout\);

-- Location: FF_X54_Y34_N5
\ram|s_Memoria[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[57][0]~feeder_combout\,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][0]~q\);

-- Location: LCCOMB_X59_Y32_N0
\ram|Mux7~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~52_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[57][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[56][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[56][0]~q\,
	datad => \ram|s_Memoria[57][0]~q\,
	combout => \ram|Mux7~52_combout\);

-- Location: FF_X52_Y33_N21
\ram|s_Memoria[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][0]~q\);

-- Location: LCCOMB_X52_Y33_N20
\ram|Mux7~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~53_combout\ = (\ram|Mux7~52_combout\ & (((\ram|s_Memoria[59][0]~q\) # (!\addresscounter|adder|s_cntValue\(1))))) # (!\ram|Mux7~52_combout\ & (\ram|s_Memoria[58][0]~q\ & ((\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[58][0]~q\,
	datab => \ram|Mux7~52_combout\,
	datac => \ram|s_Memoria[59][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux7~53_combout\);

-- Location: LCCOMB_X53_Y31_N4
\ram|s_Memoria[122][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[122][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[122][0]~feeder_combout\);

-- Location: FF_X53_Y31_N5
\ram|s_Memoria[122][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[122][0]~feeder_combout\,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][0]~q\);

-- Location: FF_X52_Y33_N31
\ram|s_Memoria[123][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][0]~q\);

-- Location: LCCOMB_X54_Y31_N12
\ram|s_Memoria[121][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[121][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[121][0]~feeder_combout\);

-- Location: FF_X54_Y31_N13
\ram|s_Memoria[121][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[121][0]~feeder_combout\,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][0]~q\);

-- Location: FF_X59_Y31_N17
\ram|s_Memoria[120][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][0]~q\);

-- Location: LCCOMB_X59_Y31_N16
\ram|Mux7~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~59_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[121][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[120][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[121][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[120][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~59_combout\);

-- Location: LCCOMB_X52_Y33_N30
\ram|Mux7~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~60_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux7~59_combout\ & ((\ram|s_Memoria[123][0]~q\))) # (!\ram|Mux7~59_combout\ & (\ram|s_Memoria[122][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux7~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[122][0]~q\,
	datac => \ram|s_Memoria[123][0]~q\,
	datad => \ram|Mux7~59_combout\,
	combout => \ram|Mux7~60_combout\);

-- Location: LCCOMB_X62_Y33_N12
\ram|s_Memoria[90][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[90][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[90][0]~feeder_combout\);

-- Location: FF_X62_Y33_N13
\ram|s_Memoria[90][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[90][0]~feeder_combout\,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][0]~q\);

-- Location: FF_X54_Y33_N9
\ram|s_Memoria[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][0]~q\);

-- Location: FF_X60_Y31_N9
\ram|s_Memoria[88][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][0]~q\);

-- Location: LCCOMB_X59_Y35_N12
\ram|s_Memoria[89][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[89][0]~feeder_combout\);

-- Location: FF_X59_Y35_N13
\ram|s_Memoria[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[89][0]~feeder_combout\,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][0]~q\);

-- Location: LCCOMB_X60_Y31_N8
\ram|Mux7~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~54_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1)) # ((\ram|s_Memoria[89][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[88][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[88][0]~q\,
	datad => \ram|s_Memoria[89][0]~q\,
	combout => \ram|Mux7~54_combout\);

-- Location: LCCOMB_X54_Y33_N8
\ram|Mux7~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~55_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux7~54_combout\ & ((\ram|s_Memoria[91][0]~q\))) # (!\ram|Mux7~54_combout\ & (\ram|s_Memoria[90][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux7~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[90][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[91][0]~q\,
	datad => \ram|Mux7~54_combout\,
	combout => \ram|Mux7~55_combout\);

-- Location: FF_X58_Y35_N17
\ram|s_Memoria[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][0]~q\);

-- Location: FF_X54_Y33_N3
\ram|s_Memoria[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][0]~q\);

-- Location: LCCOMB_X58_Y35_N6
\ram|s_Memoria[24][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[24][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[24][0]~feeder_combout\);

-- Location: FF_X58_Y35_N7
\ram|s_Memoria[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[24][0]~feeder_combout\,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][0]~q\);

-- Location: LCCOMB_X56_Y35_N16
\ram|s_Memoria[25][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[25][0]~feeder_combout\);

-- Location: FF_X56_Y35_N17
\ram|s_Memoria[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[25][0]~feeder_combout\,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][0]~q\);

-- Location: LCCOMB_X57_Y35_N8
\ram|Mux7~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~56_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[25][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[24][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[24][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[25][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~56_combout\);

-- Location: LCCOMB_X54_Y33_N2
\ram|Mux7~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~57_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux7~56_combout\ & ((\ram|s_Memoria[27][0]~q\))) # (!\ram|Mux7~56_combout\ & (\ram|s_Memoria[26][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux7~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[26][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[27][0]~q\,
	datad => \ram|Mux7~56_combout\,
	combout => \ram|Mux7~57_combout\);

-- Location: LCCOMB_X53_Y36_N10
\ram|Mux7~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~58_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux7~55_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux7~55_combout\,
	datad => \ram|Mux7~57_combout\,
	combout => \ram|Mux7~58_combout\);

-- Location: LCCOMB_X53_Y36_N4
\ram|Mux7~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~61_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~58_combout\ & ((\ram|Mux7~60_combout\))) # (!\ram|Mux7~58_combout\ & (\ram|Mux7~53_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~53_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux7~60_combout\,
	datad => \ram|Mux7~58_combout\,
	combout => \ram|Mux7~61_combout\);

-- Location: LCCOMB_X62_Y35_N24
\ram|s_Memoria[42][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[42][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[42][0]~feeder_combout\);

-- Location: FF_X62_Y35_N25
\ram|s_Memoria[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[42][0]~feeder_combout\,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][0]~q\);

-- Location: FF_X62_Y33_N15
\ram|s_Memoria[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][0]~q\);

-- Location: LCCOMB_X62_Y33_N14
\ram|Mux7~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~62_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[42][0]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[10][0]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[42][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[10][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~62_combout\);

-- Location: FF_X56_Y33_N1
\ram|s_Memoria[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][0]~q\);

-- Location: LCCOMB_X53_Y33_N28
\ram|s_Memoria[11][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[11][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[11][0]~feeder_combout\);

-- Location: FF_X53_Y33_N29
\ram|s_Memoria[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[11][0]~feeder_combout\,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][0]~q\);

-- Location: LCCOMB_X56_Y33_N0
\ram|Mux7~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~63_combout\ = (\ram|Mux7~62_combout\ & (((\ram|s_Memoria[43][0]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux7~62_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[11][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~62_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[43][0]~q\,
	datad => \ram|s_Memoria[11][0]~q\,
	combout => \ram|Mux7~63_combout\);

-- Location: LCCOMB_X55_Y31_N26
\ram|s_Memoria[40][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[40][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[40][0]~feeder_combout\);

-- Location: FF_X55_Y31_N27
\ram|s_Memoria[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[40][0]~feeder_combout\,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][0]~q\);

-- Location: FF_X54_Y34_N11
\ram|s_Memoria[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][0]~q\);

-- Location: LCCOMB_X63_Y35_N20
\ram|s_Memoria[8][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[8][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[8][0]~feeder_combout\);

-- Location: FF_X63_Y35_N21
\ram|s_Memoria[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[8][0]~feeder_combout\,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][0]~q\);

-- Location: LCCOMB_X56_Y35_N14
\ram|s_Memoria[9][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[9][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[9][0]~feeder_combout\);

-- Location: FF_X56_Y35_N15
\ram|s_Memoria[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[9][0]~feeder_combout\,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][0]~q\);

-- Location: LCCOMB_X62_Y35_N30
\ram|Mux7~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~66_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[9][0]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[8][0]~q\,
	datab => \ram|s_Memoria[9][0]~q\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~66_combout\);

-- Location: LCCOMB_X54_Y34_N10
\ram|Mux7~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~67_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~66_combout\ & ((\ram|s_Memoria[41][0]~q\))) # (!\ram|Mux7~66_combout\ & (\ram|s_Memoria[40][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[40][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[41][0]~q\,
	datad => \ram|Mux7~66_combout\,
	combout => \ram|Mux7~67_combout\);

-- Location: LCCOMB_X55_Y30_N4
\ram|s_Memoria[105][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[105][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[105][0]~feeder_combout\);

-- Location: FF_X55_Y30_N5
\ram|s_Memoria[105][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[105][0]~feeder_combout\,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][0]~q\);

-- Location: LCCOMB_X59_Y31_N2
\ram|s_Memoria[104][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[104][0]~feeder_combout\);

-- Location: FF_X59_Y31_N3
\ram|s_Memoria[104][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[104][0]~feeder_combout\,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][0]~q\);

-- Location: FF_X59_Y35_N7
\ram|s_Memoria[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][0]~q\);

-- Location: FF_X60_Y31_N11
\ram|s_Memoria[72][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][0]~q\);

-- Location: LCCOMB_X60_Y31_N10
\ram|Mux7~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~64_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[73][0]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[72][0]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[73][0]~q\,
	datac => \ram|s_Memoria[72][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux7~64_combout\);

-- Location: LCCOMB_X55_Y31_N0
\ram|Mux7~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~65_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~64_combout\ & (\ram|s_Memoria[105][0]~q\)) # (!\ram|Mux7~64_combout\ & ((\ram|s_Memoria[104][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[105][0]~q\,
	datab => \ram|s_Memoria[104][0]~q\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux7~64_combout\,
	combout => \ram|Mux7~65_combout\);

-- Location: LCCOMB_X53_Y36_N18
\ram|Mux7~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~68_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(1)) # (\ram|Mux7~65_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux7~67_combout\ & (!\addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux7~67_combout\,
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \ram|Mux7~65_combout\,
	combout => \ram|Mux7~68_combout\);

-- Location: FF_X53_Y33_N15
\ram|s_Memoria[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][0]~q\);

-- Location: FF_X56_Y33_N15
\ram|s_Memoria[107][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][0]~q\);

-- Location: LCCOMB_X65_Y33_N16
\ram|s_Memoria[106][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[106][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[106][0]~feeder_combout\);

-- Location: FF_X65_Y33_N17
\ram|s_Memoria[106][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[106][0]~feeder_combout\,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][0]~q\);

-- Location: FF_X65_Y33_N7
\ram|s_Memoria[74][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][0]~q\);

-- Location: LCCOMB_X65_Y33_N6
\ram|Mux7~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~69_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[106][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[74][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[106][0]~q\,
	datac => \ram|s_Memoria[74][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux7~69_combout\);

-- Location: LCCOMB_X56_Y33_N14
\ram|Mux7~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~70_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~69_combout\ & ((\ram|s_Memoria[107][0]~q\))) # (!\ram|Mux7~69_combout\ & (\ram|s_Memoria[75][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[75][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[107][0]~q\,
	datad => \ram|Mux7~69_combout\,
	combout => \ram|Mux7~70_combout\);

-- Location: LCCOMB_X53_Y36_N0
\ram|Mux7~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~71_combout\ = (\ram|Mux7~68_combout\ & (((\ram|Mux7~70_combout\) # (!\addresscounter|adder|s_cntValue\(1))))) # (!\ram|Mux7~68_combout\ & (\ram|Mux7~63_combout\ & (\addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~63_combout\,
	datab => \ram|Mux7~68_combout\,
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \ram|Mux7~70_combout\,
	combout => \ram|Mux7~71_combout\);

-- Location: LCCOMB_X53_Y36_N30
\ram|Mux7~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~72_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux7~61_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~61_combout\,
	datad => \ram|Mux7~71_combout\,
	combout => \ram|Mux7~72_combout\);

-- Location: LCCOMB_X66_Y34_N2
\ram|s_Memoria[218][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[218][0]~feeder_combout\);

-- Location: FF_X66_Y34_N3
\ram|s_Memoria[218][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[218][0]~feeder_combout\,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][0]~q\);

-- Location: FF_X56_Y31_N11
\ram|s_Memoria[219][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][0]~q\);

-- Location: LCCOMB_X57_Y31_N16
\ram|s_Memoria[217][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[217][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[217][0]~feeder_combout\);

-- Location: FF_X57_Y31_N17
\ram|s_Memoria[217][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[217][0]~feeder_combout\,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][0]~q\);

-- Location: FF_X57_Y31_N19
\ram|s_Memoria[216][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][0]~q\);

-- Location: LCCOMB_X57_Y31_N18
\ram|Mux7~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~73_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[217][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[216][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[217][0]~q\,
	datac => \ram|s_Memoria[216][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~73_combout\);

-- Location: LCCOMB_X56_Y31_N10
\ram|Mux7~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~74_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux7~73_combout\ & ((\ram|s_Memoria[219][0]~q\))) # (!\ram|Mux7~73_combout\ & (\ram|s_Memoria[218][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux7~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[218][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[219][0]~q\,
	datad => \ram|Mux7~73_combout\,
	combout => \ram|Mux7~74_combout\);

-- Location: LCCOMB_X65_Y34_N22
\ram|s_Memoria[250][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[250][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[250][0]~feeder_combout\);

-- Location: FF_X65_Y34_N23
\ram|s_Memoria[250][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[250][0]~feeder_combout\,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][0]~q\);

-- Location: FF_X58_Y31_N7
\ram|s_Memoria[251][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][0]~q\);

-- Location: LCCOMB_X58_Y30_N10
\ram|s_Memoria[249][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[249][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[249][0]~feeder_combout\);

-- Location: FF_X58_Y30_N11
\ram|s_Memoria[249][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[249][0]~feeder_combout\,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][0]~q\);

-- Location: FF_X61_Y30_N3
\ram|s_Memoria[248][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][0]~q\);

-- Location: LCCOMB_X61_Y30_N2
\ram|Mux7~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~80_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[249][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[248][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[249][0]~q\,
	datac => \ram|s_Memoria[248][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~80_combout\);

-- Location: LCCOMB_X58_Y31_N6
\ram|Mux7~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~81_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux7~80_combout\ & ((\ram|s_Memoria[251][0]~q\))) # (!\ram|Mux7~80_combout\ & (\ram|s_Memoria[250][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux7~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[250][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[251][0]~q\,
	datad => \ram|Mux7~80_combout\,
	combout => \ram|Mux7~81_combout\);

-- Location: LCCOMB_X61_Y33_N2
\ram|s_Memoria[154][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[154][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[154][0]~feeder_combout\);

-- Location: FF_X61_Y33_N3
\ram|s_Memoria[154][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[154][0]~feeder_combout\,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][0]~q\);

-- Location: FF_X55_Y33_N31
\ram|s_Memoria[155][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][0]~q\);

-- Location: LCCOMB_X56_Y30_N6
\ram|s_Memoria[153][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[153][0]~feeder_combout\);

-- Location: FF_X56_Y30_N7
\ram|s_Memoria[153][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[153][0]~feeder_combout\,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][0]~q\);

-- Location: LCCOMB_X61_Y34_N8
\ram|s_Memoria[152][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[152][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[152][0]~feeder_combout\);

-- Location: FF_X61_Y34_N9
\ram|s_Memoria[152][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[152][0]~feeder_combout\,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][0]~q\);

-- Location: LCCOMB_X56_Y30_N4
\ram|Mux7~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~77_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[153][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[152][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[153][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[152][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~77_combout\);

-- Location: LCCOMB_X55_Y33_N30
\ram|Mux7~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~78_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux7~77_combout\ & ((\ram|s_Memoria[155][0]~q\))) # (!\ram|Mux7~77_combout\ & (\ram|s_Memoria[154][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux7~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[154][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[155][0]~q\,
	datad => \ram|Mux7~77_combout\,
	combout => \ram|Mux7~78_combout\);

-- Location: LCCOMB_X65_Y32_N22
\ram|s_Memoria[186][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[186][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[186][0]~feeder_combout\);

-- Location: FF_X65_Y32_N23
\ram|s_Memoria[186][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[186][0]~feeder_combout\,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][0]~q\);

-- Location: FF_X57_Y30_N11
\ram|s_Memoria[187][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][0]~q\);

-- Location: LCCOMB_X58_Y30_N4
\ram|s_Memoria[185][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[185][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[185][0]~feeder_combout\);

-- Location: FF_X58_Y30_N5
\ram|s_Memoria[185][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[185][0]~feeder_combout\,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][0]~q\);

-- Location: FF_X61_Y30_N21
\ram|s_Memoria[184][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][0]~q\);

-- Location: LCCOMB_X61_Y30_N20
\ram|Mux7~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~75_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[185][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[184][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[185][0]~q\,
	datac => \ram|s_Memoria[184][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~75_combout\);

-- Location: LCCOMB_X57_Y30_N10
\ram|Mux7~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~76_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux7~75_combout\ & ((\ram|s_Memoria[187][0]~q\))) # (!\ram|Mux7~75_combout\ & (\ram|s_Memoria[186][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux7~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[186][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[187][0]~q\,
	datad => \ram|Mux7~75_combout\,
	combout => \ram|Mux7~76_combout\);

-- Location: LCCOMB_X55_Y33_N0
\ram|Mux7~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~79_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~76_combout\))) # (!\addresscounter|adder|s_cntValue\(5) 
-- & (\ram|Mux7~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux7~78_combout\,
	datad => \ram|Mux7~76_combout\,
	combout => \ram|Mux7~79_combout\);

-- Location: LCCOMB_X55_Y33_N2
\ram|Mux7~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~82_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~79_combout\ & ((\ram|Mux7~81_combout\))) # (!\ram|Mux7~79_combout\ & (\ram|Mux7~74_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~74_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux7~81_combout\,
	datad => \ram|Mux7~79_combout\,
	combout => \ram|Mux7~82_combout\);

-- Location: FF_X59_Y30_N17
\ram|s_Memoria[233][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][0]~q\);

-- Location: FF_X60_Y30_N13
\ram|s_Memoria[232][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][0]~q\);

-- Location: FF_X61_Y35_N23
\ram|s_Memoria[200][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][0]~q\);

-- Location: FF_X61_Y35_N9
\ram|s_Memoria[201][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][0]~q\);

-- Location: LCCOMB_X61_Y35_N22
\ram|Mux7~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~42_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|s_Memoria[201][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[200][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[200][0]~q\,
	datad => \ram|s_Memoria[201][0]~q\,
	combout => \ram|Mux7~42_combout\);

-- Location: LCCOMB_X60_Y30_N12
\ram|Mux7~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~43_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~42_combout\ & (\ram|s_Memoria[233][0]~q\)) # (!\ram|Mux7~42_combout\ & ((\ram|s_Memoria[232][0]~q\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[233][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[232][0]~q\,
	datad => \ram|Mux7~42_combout\,
	combout => \ram|Mux7~43_combout\);

-- Location: LCCOMB_X56_Y31_N4
\ram|s_Memoria[203][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[203][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[203][0]~feeder_combout\);

-- Location: FF_X56_Y31_N5
\ram|s_Memoria[203][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[203][0]~feeder_combout\,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][0]~q\);

-- Location: FF_X58_Y31_N21
\ram|s_Memoria[235][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][0]~q\);

-- Location: FF_X65_Y34_N17
\ram|s_Memoria[234][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][0]~q\);

-- Location: FF_X66_Y34_N21
\ram|s_Memoria[202][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][0]~q\);

-- Location: LCCOMB_X66_Y34_N20
\ram|Mux7~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~49_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[234][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[202][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[234][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[202][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux7~49_combout\);

-- Location: LCCOMB_X58_Y31_N20
\ram|Mux7~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~50_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux7~49_combout\ & ((\ram|s_Memoria[235][0]~q\))) # (!\ram|Mux7~49_combout\ & (\ram|s_Memoria[203][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux7~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[203][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[235][0]~q\,
	datad => \ram|Mux7~49_combout\,
	combout => \ram|Mux7~50_combout\);

-- Location: LCCOMB_X60_Y30_N26
\ram|s_Memoria[168][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[168][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[168][0]~feeder_combout\);

-- Location: FF_X60_Y30_N27
\ram|s_Memoria[168][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[168][0]~feeder_combout\,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][0]~q\);

-- Location: FF_X59_Y30_N19
\ram|s_Memoria[169][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][0]~q\);

-- Location: LCCOMB_X56_Y30_N16
\ram|s_Memoria[137][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[137][0]~feeder_combout\);

-- Location: FF_X56_Y30_N17
\ram|s_Memoria[137][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[137][0]~feeder_combout\,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][0]~q\);

-- Location: FF_X62_Y30_N17
\ram|s_Memoria[136][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][0]~q\);

-- Location: LCCOMB_X62_Y30_N16
\ram|Mux7~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~46_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[137][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[136][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[137][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[136][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~46_combout\);

-- Location: LCCOMB_X59_Y30_N18
\ram|Mux7~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~47_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~46_combout\ & ((\ram|s_Memoria[169][0]~q\))) # (!\ram|Mux7~46_combout\ & (\ram|s_Memoria[168][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[168][0]~q\,
	datac => \ram|s_Memoria[169][0]~q\,
	datad => \ram|Mux7~46_combout\,
	combout => \ram|Mux7~47_combout\);

-- Location: LCCOMB_X65_Y32_N24
\ram|s_Memoria[170][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[170][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[170][0]~feeder_combout\);

-- Location: FF_X65_Y32_N25
\ram|s_Memoria[170][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[170][0]~feeder_combout\,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][0]~q\);

-- Location: FF_X57_Y30_N5
\ram|s_Memoria[171][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][0]~q\);

-- Location: LCCOMB_X55_Y33_N4
\ram|s_Memoria[139][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[139][0]~feeder_combout\ = \aritmeticunit|Add0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~5_combout\,
	combout => \ram|s_Memoria[139][0]~feeder_combout\);

-- Location: FF_X55_Y33_N5
\ram|s_Memoria[139][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[139][0]~feeder_combout\,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][0]~q\);

-- Location: FF_X61_Y33_N21
\ram|s_Memoria[138][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~5_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][0]~q\);

-- Location: LCCOMB_X61_Y33_N20
\ram|Mux7~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~44_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[139][0]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[138][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[139][0]~q\,
	datac => \ram|s_Memoria[138][0]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux7~44_combout\);

-- Location: LCCOMB_X57_Y30_N4
\ram|Mux7~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~45_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux7~44_combout\ & ((\ram|s_Memoria[171][0]~q\))) # (!\ram|Mux7~44_combout\ & (\ram|s_Memoria[170][0]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux7~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[170][0]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[171][0]~q\,
	datad => \ram|Mux7~44_combout\,
	combout => \ram|Mux7~45_combout\);

-- Location: LCCOMB_X59_Y30_N12
\ram|Mux7~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~48_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(6)) # (\ram|Mux7~45_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (\ram|Mux7~47_combout\ & (!\addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux7~47_combout\,
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \ram|Mux7~45_combout\,
	combout => \ram|Mux7~48_combout\);

-- Location: LCCOMB_X59_Y30_N14
\ram|Mux7~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~51_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux7~48_combout\ & ((\ram|Mux7~50_combout\))) # (!\ram|Mux7~48_combout\ & (\ram|Mux7~43_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux7~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux7~43_combout\,
	datac => \ram|Mux7~50_combout\,
	datad => \ram|Mux7~48_combout\,
	combout => \ram|Mux7~51_combout\);

-- Location: LCCOMB_X53_Y36_N20
\ram|Mux7~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~83_combout\ = (\ram|Mux7~72_combout\ & (((\ram|Mux7~82_combout\)) # (!\addresscounter|adder|s_cntValue\(7)))) # (!\ram|Mux7~72_combout\ & (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux7~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux7~72_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux7~82_combout\,
	datad => \ram|Mux7~51_combout\,
	combout => \ram|Mux7~83_combout\);

-- Location: LCCOMB_X53_Y36_N24
\ram|Mux7~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~126_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux7~83_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|Mux7~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux7~125_combout\,
	datad => \ram|Mux7~83_combout\,
	combout => \ram|Mux7~126_combout\);

-- Location: LCCOMB_X53_Y36_N28
\ram|Mux7~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux7~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux7~126_combout\ & ((\ram|Mux7~168_combout\))) # (!\ram|Mux7~126_combout\ & (\ram|Mux7~41_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (((\ram|Mux7~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \ram|Mux7~41_combout\,
	datac => \ram|Mux7~168_combout\,
	datad => \ram|Mux7~126_combout\,
	combout => \ram|Mux7~169_combout\);

-- Location: FF_X53_Y36_N29
\ram|DataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux7~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(0));

-- Location: LCCOMB_X65_Y28_N14
\bcddisplayram|bin2bcd|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~1_cout\ = CARRY(!\ram|DataOut\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(0),
	datad => VCC,
	cout => \bcddisplayram|bin2bcd|Add0~1_cout\);

-- Location: LCCOMB_X65_Y28_N16
\bcddisplayram|bin2bcd|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~2_combout\ = (\ram|DataOut\(1) & ((\bcddisplayram|bin2bcd|Add0~1_cout\) # (GND))) # (!\ram|DataOut\(1) & (!\bcddisplayram|bin2bcd|Add0~1_cout\))
-- \bcddisplayram|bin2bcd|Add0~3\ = CARRY((\ram|DataOut\(1)) # (!\bcddisplayram|bin2bcd|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(1),
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Add0~1_cout\,
	combout => \bcddisplayram|bin2bcd|Add0~2_combout\,
	cout => \bcddisplayram|bin2bcd|Add0~3\);

-- Location: LCCOMB_X57_Y36_N28
\aritmeticunit|adder8_1|bit3|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit3|cout~0_combout\ = (\registerbank|array1[0][3]~q\ & \registerbank|array1[1][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][3]~q\,
	datad => \registerbank|array1[1][3]~q\,
	combout => \aritmeticunit|adder8_1|bit3|cout~0_combout\);

-- Location: LCCOMB_X57_Y36_N26
\aritmeticunit|adder8_1|bit3|cout~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit3|cout~1_combout\ = (\registerbank|array1[0][3]~q\) # (\registerbank|array1[1][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][3]~q\,
	datad => \registerbank|array1[1][3]~q\,
	combout => \aritmeticunit|adder8_1|bit3|cout~1_combout\);

-- Location: LCCOMB_X57_Y36_N24
\aritmeticunit|adder8_1|bit3|cout~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit3|cout~2_combout\ = (\aritmeticunit|adder8_1|bit3|cout~1_combout\ & ((\registerbank|array1[0][2]~q\ & ((\registerbank|array1[1][2]~q\) # (\aritmeticunit|adder8_1|bit1|cout~0_combout\))) # (!\registerbank|array1[0][2]~q\ & 
-- (\registerbank|array1[1][2]~q\ & \aritmeticunit|adder8_1|bit1|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][2]~q\,
	datab => \registerbank|array1[1][2]~q\,
	datac => \aritmeticunit|adder8_1|bit1|cout~0_combout\,
	datad => \aritmeticunit|adder8_1|bit3|cout~1_combout\,
	combout => \aritmeticunit|adder8_1|bit3|cout~2_combout\);

-- Location: LCCOMB_X57_Y36_N14
\aritmeticunit|adder8_1|bit4|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit4|cout~0_combout\ = (\registerbank|array1[0][4]~q\ & ((\aritmeticunit|adder8_1|bit3|cout~0_combout\) # ((\registerbank|array1[1][4]~q\) # (\aritmeticunit|adder8_1|bit3|cout~2_combout\)))) # (!\registerbank|array1[0][4]~q\ & 
-- (\registerbank|array1[1][4]~q\ & ((\aritmeticunit|adder8_1|bit3|cout~0_combout\) # (\aritmeticunit|adder8_1|bit3|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][4]~q\,
	datab => \aritmeticunit|adder8_1|bit3|cout~0_combout\,
	datac => \registerbank|array1[1][4]~q\,
	datad => \aritmeticunit|adder8_1|bit3|cout~2_combout\,
	combout => \aritmeticunit|adder8_1|bit4|cout~0_combout\);

-- Location: LCCOMB_X57_Y36_N18
\aritmeticunit|adder8_1|bit5|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit5|cout~0_combout\ = (\registerbank|array1[0][5]~q\ & ((\registerbank|array1[1][5]~q\) # (\aritmeticunit|adder8_1|bit4|cout~0_combout\))) # (!\registerbank|array1[0][5]~q\ & (\registerbank|array1[1][5]~q\ & 
-- \aritmeticunit|adder8_1|bit4|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][5]~q\,
	datab => \registerbank|array1[1][5]~q\,
	datac => \aritmeticunit|adder8_1|bit4|cout~0_combout\,
	combout => \aritmeticunit|adder8_1|bit5|cout~0_combout\);

-- Location: LCCOMB_X58_Y36_N22
\aritmeticunit|adder8_1|bit6|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit6|cout~0_combout\ = (\registerbank|array1[0][6]~q\ & ((\registerbank|array1[1][6]~q\) # (\aritmeticunit|adder8_1|bit5|cout~0_combout\))) # (!\registerbank|array1[0][6]~q\ & (\registerbank|array1[1][6]~q\ & 
-- \aritmeticunit|adder8_1|bit5|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][6]~q\,
	datab => \registerbank|array1[1][6]~q\,
	datad => \aritmeticunit|adder8_1|bit5|cout~0_combout\,
	combout => \aritmeticunit|adder8_1|bit6|cout~0_combout\);

-- Location: LCCOMB_X58_Y36_N4
\aritmeticunit|adder8_1|bit7|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit7|s~0_combout\ = \registerbank|array1[1][7]~q\ $ (\registerbank|array1[0][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[1][7]~q\,
	datab => \registerbank|array1[0][7]~q\,
	combout => \aritmeticunit|adder8_1|bit7|s~0_combout\);

-- Location: LCCOMB_X58_Y36_N26
\aritmeticunit|adder8_1|bit6|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit6|s~0_combout\ = \registerbank|array1[1][6]~q\ $ (\registerbank|array1[0][6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerbank|array1[1][6]~q\,
	datac => \registerbank|array1[0][6]~q\,
	combout => \aritmeticunit|adder8_1|bit6|s~0_combout\);

-- Location: LCCOMB_X57_Y36_N10
\aritmeticunit|adder8_1|bit5|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit5|s~0_combout\ = \registerbank|array1[0][5]~q\ $ (\registerbank|array1[1][5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][5]~q\,
	datad => \registerbank|array1[1][5]~q\,
	combout => \aritmeticunit|adder8_1|bit5|s~0_combout\);

-- Location: LCCOMB_X56_Y36_N6
\aritmeticunit|adder8_1|bit3|cout~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit3|cout~3_combout\ = (\registerbank|array1[0][3]~q\ & ((\registerbank|array1[1][3]~q\) # (\aritmeticunit|adder8_1|bit2|cout~0_combout\))) # (!\registerbank|array1[0][3]~q\ & (\registerbank|array1[1][3]~q\ & 
-- \aritmeticunit|adder8_1|bit2|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][3]~q\,
	datac => \registerbank|array1[1][3]~q\,
	datad => \aritmeticunit|adder8_1|bit2|cout~0_combout\,
	combout => \aritmeticunit|adder8_1|bit3|cout~3_combout\);

-- Location: LCCOMB_X57_Y36_N22
\aritmeticunit|adder8_1|bit4|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit4|s~0_combout\ = \registerbank|array1[0][4]~q\ $ (\registerbank|array1[1][4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][4]~q\,
	datad => \registerbank|array1[1][4]~q\,
	combout => \aritmeticunit|adder8_1|bit4|s~0_combout\);

-- Location: LCCOMB_X57_Y36_N8
\aritmeticunit|adder8_1|bit3|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder8_1|bit3|s~0_combout\ = \registerbank|array1[1][3]~q\ $ (\registerbank|array1[0][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[1][3]~q\,
	datac => \registerbank|array1[0][3]~q\,
	combout => \aritmeticunit|adder8_1|bit3|s~0_combout\);

-- Location: LCCOMB_X56_Y36_N22
\aritmeticunit|adder9_1|bit3|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit3|cout~0_combout\ = (\registerbank|array1[2][3]~q\ & ((\aritmeticunit|adder9_1|bit2|cout~0_combout\) # (\aritmeticunit|adder8_1|bit3|s~0_combout\ $ (\aritmeticunit|adder8_1|bit2|cout~0_combout\)))) # 
-- (!\registerbank|array1[2][3]~q\ & (\aritmeticunit|adder9_1|bit2|cout~0_combout\ & (\aritmeticunit|adder8_1|bit3|s~0_combout\ $ (\aritmeticunit|adder8_1|bit2|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder8_1|bit3|s~0_combout\,
	datab => \aritmeticunit|adder8_1|bit2|cout~0_combout\,
	datac => \registerbank|array1[2][3]~q\,
	datad => \aritmeticunit|adder9_1|bit2|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit3|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N14
\aritmeticunit|adder9_1|bit4|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit4|cout~0_combout\ = (\registerbank|array1[2][4]~q\ & ((\aritmeticunit|adder9_1|bit3|cout~0_combout\) # (\aritmeticunit|adder8_1|bit3|cout~3_combout\ $ (\aritmeticunit|adder8_1|bit4|s~0_combout\)))) # 
-- (!\registerbank|array1[2][4]~q\ & (\aritmeticunit|adder9_1|bit3|cout~0_combout\ & (\aritmeticunit|adder8_1|bit3|cout~3_combout\ $ (\aritmeticunit|adder8_1|bit4|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder8_1|bit3|cout~3_combout\,
	datab => \aritmeticunit|adder8_1|bit4|s~0_combout\,
	datac => \registerbank|array1[2][4]~q\,
	datad => \aritmeticunit|adder9_1|bit3|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit4|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N26
\aritmeticunit|adder9_1|bit5|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit5|cout~0_combout\ = (\registerbank|array1[2][5]~q\ & ((\aritmeticunit|adder9_1|bit4|cout~0_combout\) # (\aritmeticunit|adder8_1|bit4|cout~0_combout\ $ (\aritmeticunit|adder8_1|bit5|s~0_combout\)))) # 
-- (!\registerbank|array1[2][5]~q\ & (\aritmeticunit|adder9_1|bit4|cout~0_combout\ & (\aritmeticunit|adder8_1|bit4|cout~0_combout\ $ (\aritmeticunit|adder8_1|bit5|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder8_1|bit4|cout~0_combout\,
	datab => \aritmeticunit|adder8_1|bit5|s~0_combout\,
	datac => \registerbank|array1[2][5]~q\,
	datad => \aritmeticunit|adder9_1|bit4|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit5|cout~0_combout\);

-- Location: LCCOMB_X58_Y36_N18
\aritmeticunit|adder9_1|bit6|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit6|cout~0_combout\ = (\registerbank|array1[2][6]~q\ & ((\aritmeticunit|adder9_1|bit5|cout~0_combout\) # (\aritmeticunit|adder8_1|bit6|s~0_combout\ $ (\aritmeticunit|adder8_1|bit5|cout~0_combout\)))) # 
-- (!\registerbank|array1[2][6]~q\ & (\aritmeticunit|adder9_1|bit5|cout~0_combout\ & (\aritmeticunit|adder8_1|bit6|s~0_combout\ $ (\aritmeticunit|adder8_1|bit5|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder8_1|bit6|s~0_combout\,
	datab => \aritmeticunit|adder8_1|bit5|cout~0_combout\,
	datac => \registerbank|array1[2][6]~q\,
	datad => \aritmeticunit|adder9_1|bit5|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit6|cout~0_combout\);

-- Location: LCCOMB_X58_Y36_N28
\aritmeticunit|adder9_1|bit7|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit7|cout~0_combout\ = (\registerbank|array1[2][7]~q\ & ((\aritmeticunit|adder9_1|bit6|cout~0_combout\) # (\aritmeticunit|adder8_1|bit7|s~0_combout\ $ (\aritmeticunit|adder8_1|bit6|cout~0_combout\)))) # 
-- (!\registerbank|array1[2][7]~q\ & (\aritmeticunit|adder9_1|bit6|cout~0_combout\ & (\aritmeticunit|adder8_1|bit7|s~0_combout\ $ (\aritmeticunit|adder8_1|bit6|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[2][7]~q\,
	datab => \aritmeticunit|adder8_1|bit7|s~0_combout\,
	datac => \aritmeticunit|adder8_1|bit6|cout~0_combout\,
	datad => \aritmeticunit|adder9_1|bit6|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit7|cout~0_combout\);

-- Location: LCCOMB_X58_Y36_N10
\aritmeticunit|adder9_1|bit8|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit8|cout~0_combout\ = (\aritmeticunit|adder9_1|bit7|cout~0_combout\ & ((\registerbank|array1[1][7]~q\ & ((\registerbank|array1[0][7]~q\) # (\aritmeticunit|adder8_1|bit6|cout~0_combout\))) # (!\registerbank|array1[1][7]~q\ & 
-- (\registerbank|array1[0][7]~q\ & \aritmeticunit|adder8_1|bit6|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[1][7]~q\,
	datab => \registerbank|array1[0][7]~q\,
	datac => \aritmeticunit|adder8_1|bit6|cout~0_combout\,
	datad => \aritmeticunit|adder9_1|bit7|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit8|cout~0_combout\);

-- Location: LCCOMB_X58_Y36_N16
\aritmeticunit|adder10_1|bit8|cout~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit8|cout~1_combout\ = (\registerbank|array1[0][7]~q\ & (!\aritmeticunit|adder8_1|bit6|cout~0_combout\ & !\registerbank|array1[1][7]~q\)) # (!\registerbank|array1[0][7]~q\ & ((!\registerbank|array1[1][7]~q\) # 
-- (!\aritmeticunit|adder8_1|bit6|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerbank|array1[0][7]~q\,
	datac => \aritmeticunit|adder8_1|bit6|cout~0_combout\,
	datad => \registerbank|array1[1][7]~q\,
	combout => \aritmeticunit|adder10_1|bit8|cout~1_combout\);

-- Location: LCCOMB_X58_Y36_N6
\aritmeticunit|adder9_1|bit7|s~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit7|s~3_combout\ = \registerbank|array1[1][7]~q\ $ (\registerbank|array1[0][7]~q\ $ (!\registerbank|array1[2][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[1][7]~q\,
	datab => \registerbank|array1[0][7]~q\,
	datac => \registerbank|array1[2][7]~q\,
	combout => \aritmeticunit|adder9_1|bit7|s~3_combout\);

-- Location: LCCOMB_X57_Y36_N4
\aritmeticunit|adder9_1|bit7|s~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit7|s~2_combout\ = \aritmeticunit|adder9_1|bit7|s~3_combout\ $ (((\registerbank|array1[1][6]~q\ & (!\registerbank|array1[0][6]~q\ & !\aritmeticunit|adder8_1|bit5|cout~0_combout\)) # (!\registerbank|array1[1][6]~q\ & 
-- ((!\aritmeticunit|adder8_1|bit5|cout~0_combout\) # (!\registerbank|array1[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[1][6]~q\,
	datab => \registerbank|array1[0][6]~q\,
	datac => \aritmeticunit|adder8_1|bit5|cout~0_combout\,
	datad => \aritmeticunit|adder9_1|bit7|s~3_combout\,
	combout => \aritmeticunit|adder9_1|bit7|s~2_combout\);

-- Location: LCCOMB_X58_Y36_N12
\aritmeticunit|adder9_1|bit6|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit6|s~0_combout\ = \registerbank|array1[0][6]~q\ $ (\registerbank|array1[2][6]~q\ $ (\registerbank|array1[1][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][6]~q\,
	datab => \registerbank|array1[2][6]~q\,
	datac => \registerbank|array1[1][6]~q\,
	combout => \aritmeticunit|adder9_1|bit6|s~0_combout\);

-- Location: LCCOMB_X57_Y36_N0
\aritmeticunit|adder9_1|bit6|s~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit6|s~1_combout\ = \aritmeticunit|adder9_1|bit6|s~0_combout\ $ (((\registerbank|array1[0][5]~q\ & ((\aritmeticunit|adder8_1|bit4|cout~0_combout\) # (\registerbank|array1[1][5]~q\))) # (!\registerbank|array1[0][5]~q\ & 
-- (\aritmeticunit|adder8_1|bit4|cout~0_combout\ & \registerbank|array1[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][5]~q\,
	datab => \aritmeticunit|adder8_1|bit4|cout~0_combout\,
	datac => \aritmeticunit|adder9_1|bit6|s~0_combout\,
	datad => \registerbank|array1[1][5]~q\,
	combout => \aritmeticunit|adder9_1|bit6|s~1_combout\);

-- Location: LCCOMB_X57_Y36_N2
\aritmeticunit|adder9_1|bit5|s~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit5|s~2_combout\ = \registerbank|array1[0][5]~q\ $ (\aritmeticunit|adder8_1|bit4|cout~0_combout\ $ (\registerbank|array1[1][5]~q\ $ (\registerbank|array1[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[0][5]~q\,
	datab => \aritmeticunit|adder8_1|bit4|cout~0_combout\,
	datac => \registerbank|array1[1][5]~q\,
	datad => \registerbank|array1[2][5]~q\,
	combout => \aritmeticunit|adder9_1|bit5|s~2_combout\);

-- Location: LCCOMB_X57_Y36_N12
\aritmeticunit|adder9_1|bit4|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit4|s~0_combout\ = \registerbank|array1[2][4]~q\ $ (\aritmeticunit|adder8_1|bit4|s~0_combout\ $ (((\aritmeticunit|adder8_1|bit3|cout~0_combout\) # (\aritmeticunit|adder8_1|bit3|cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[2][4]~q\,
	datab => \aritmeticunit|adder8_1|bit4|s~0_combout\,
	datac => \aritmeticunit|adder8_1|bit3|cout~0_combout\,
	datad => \aritmeticunit|adder8_1|bit3|cout~2_combout\,
	combout => \aritmeticunit|adder9_1|bit4|s~0_combout\);

-- Location: LCCOMB_X56_Y36_N28
\aritmeticunit|adder10_1|bit3|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit3|cout~0_combout\ = (\registerbank|array1[3][3]~q\ & ((\aritmeticunit|adder10_1|bit2|cout~0_combout\) # (\aritmeticunit|adder9_1|bit2|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit3|s~2_combout\)))) # 
-- (!\registerbank|array1[3][3]~q\ & (\aritmeticunit|adder10_1|bit2|cout~0_combout\ & (\aritmeticunit|adder9_1|bit2|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit3|s~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit2|cout~0_combout\,
	datab => \aritmeticunit|adder9_1|bit3|s~2_combout\,
	datac => \registerbank|array1[3][3]~q\,
	datad => \aritmeticunit|adder10_1|bit2|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit3|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N24
\aritmeticunit|adder10_1|bit4|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit4|cout~0_combout\ = (\registerbank|array1[3][4]~q\ & ((\aritmeticunit|adder10_1|bit3|cout~0_combout\) # (\aritmeticunit|adder9_1|bit3|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit4|s~0_combout\)))) # 
-- (!\registerbank|array1[3][4]~q\ & (\aritmeticunit|adder10_1|bit3|cout~0_combout\ & (\aritmeticunit|adder9_1|bit3|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit4|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit3|cout~0_combout\,
	datab => \aritmeticunit|adder9_1|bit4|s~0_combout\,
	datac => \registerbank|array1[3][4]~q\,
	datad => \aritmeticunit|adder10_1|bit3|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit4|cout~0_combout\);

-- Location: LCCOMB_X56_Y36_N20
\aritmeticunit|adder10_1|bit5|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit5|cout~0_combout\ = (\registerbank|array1[3][5]~q\ & ((\aritmeticunit|adder10_1|bit4|cout~0_combout\) # (\aritmeticunit|adder9_1|bit5|s~2_combout\ $ (\aritmeticunit|adder9_1|bit4|cout~0_combout\)))) # 
-- (!\registerbank|array1[3][5]~q\ & (\aritmeticunit|adder10_1|bit4|cout~0_combout\ & (\aritmeticunit|adder9_1|bit5|s~2_combout\ $ (\aritmeticunit|adder9_1|bit4|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit5|s~2_combout\,
	datab => \aritmeticunit|adder9_1|bit4|cout~0_combout\,
	datac => \registerbank|array1[3][5]~q\,
	datad => \aritmeticunit|adder10_1|bit4|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit5|cout~0_combout\);

-- Location: LCCOMB_X59_Y36_N28
\aritmeticunit|adder10_1|bit6|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit6|cout~0_combout\ = (\registerbank|array1[3][6]~q\ & ((\aritmeticunit|adder10_1|bit5|cout~0_combout\) # (\aritmeticunit|adder9_1|bit6|s~1_combout\ $ (\aritmeticunit|adder9_1|bit5|cout~0_combout\)))) # 
-- (!\registerbank|array1[3][6]~q\ & (\aritmeticunit|adder10_1|bit5|cout~0_combout\ & (\aritmeticunit|adder9_1|bit6|s~1_combout\ $ (\aritmeticunit|adder9_1|bit5|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit6|s~1_combout\,
	datab => \registerbank|array1[3][6]~q\,
	datac => \aritmeticunit|adder9_1|bit5|cout~0_combout\,
	datad => \aritmeticunit|adder10_1|bit5|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit6|cout~0_combout\);

-- Location: LCCOMB_X59_Y36_N26
\aritmeticunit|adder10_1|bit8|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit8|cout~0_combout\ = (\aritmeticunit|adder10_1|bit6|cout~0_combout\ & ((\registerbank|array1[3][7]~q\) # (\aritmeticunit|adder9_1|bit7|s~2_combout\ $ (\aritmeticunit|adder9_1|bit6|cout~0_combout\)))) # 
-- (!\aritmeticunit|adder10_1|bit6|cout~0_combout\ & (\registerbank|array1[3][7]~q\ & (\aritmeticunit|adder9_1|bit7|s~2_combout\ $ (\aritmeticunit|adder9_1|bit6|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit7|s~2_combout\,
	datab => \aritmeticunit|adder10_1|bit6|cout~0_combout\,
	datac => \registerbank|array1[3][7]~q\,
	datad => \aritmeticunit|adder9_1|bit6|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit8|cout~0_combout\);

-- Location: LCCOMB_X58_Y36_N2
\aritmeticunit|adder10_1|bit8|cout~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit8|cout~2_combout\ = (\aritmeticunit|adder10_1|bit8|cout~0_combout\ & (\aritmeticunit|adder10_1|bit8|cout~1_combout\ $ (!\aritmeticunit|adder9_1|bit7|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aritmeticunit|adder10_1|bit8|cout~1_combout\,
	datac => \aritmeticunit|adder10_1|bit8|cout~0_combout\,
	datad => \aritmeticunit|adder9_1|bit7|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit8|cout~2_combout\);

-- Location: LCCOMB_X58_Y36_N14
\aritmeticunit|adder9_1|bit8|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder9_1|bit8|s~combout\ = \aritmeticunit|adder9_1|bit7|cout~0_combout\ $ (((\aritmeticunit|adder8_1|bit6|cout~0_combout\ & ((\registerbank|array1[1][7]~q\) # (\registerbank|array1[0][7]~q\))) # 
-- (!\aritmeticunit|adder8_1|bit6|cout~0_combout\ & (\registerbank|array1[1][7]~q\ & \registerbank|array1[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder8_1|bit6|cout~0_combout\,
	datab => \registerbank|array1[1][7]~q\,
	datac => \registerbank|array1[0][7]~q\,
	datad => \aritmeticunit|adder9_1|bit7|cout~0_combout\,
	combout => \aritmeticunit|adder9_1|bit8|s~combout\);

-- Location: LCCOMB_X59_Y36_N30
\aritmeticunit|adder10_1|bit7|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit7|s~combout\ = \aritmeticunit|adder9_1|bit7|s~2_combout\ $ (\aritmeticunit|adder10_1|bit6|cout~0_combout\ $ (\registerbank|array1[3][7]~q\ $ (\aritmeticunit|adder9_1|bit6|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit7|s~2_combout\,
	datab => \aritmeticunit|adder10_1|bit6|cout~0_combout\,
	datac => \registerbank|array1[3][7]~q\,
	datad => \aritmeticunit|adder9_1|bit6|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit7|s~combout\);

-- Location: LCCOMB_X56_Y36_N18
\aritmeticunit|adder10_1|bit6|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit6|s~combout\ = \registerbank|array1[3][6]~q\ $ (\aritmeticunit|adder9_1|bit5|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit6|s~1_combout\ $ (\aritmeticunit|adder10_1|bit5|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[3][6]~q\,
	datab => \aritmeticunit|adder9_1|bit5|cout~0_combout\,
	datac => \aritmeticunit|adder9_1|bit6|s~1_combout\,
	datad => \aritmeticunit|adder10_1|bit5|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit6|s~combout\);

-- Location: LCCOMB_X56_Y36_N2
\aritmeticunit|adder10_1|bit5|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit5|s~combout\ = \aritmeticunit|adder9_1|bit5|s~2_combout\ $ (\registerbank|array1[3][5]~q\ $ (\aritmeticunit|adder9_1|bit4|cout~0_combout\ $ (\aritmeticunit|adder10_1|bit4|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit5|s~2_combout\,
	datab => \registerbank|array1[3][5]~q\,
	datac => \aritmeticunit|adder9_1|bit4|cout~0_combout\,
	datad => \aritmeticunit|adder10_1|bit4|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit5|s~combout\);

-- Location: LCCOMB_X56_Y36_N12
\aritmeticunit|adder10_1|bit4|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|adder10_1|bit4|s~combout\ = \registerbank|array1[3][4]~q\ $ (\aritmeticunit|adder9_1|bit3|cout~0_combout\ $ (\aritmeticunit|adder9_1|bit4|s~0_combout\ $ (\aritmeticunit|adder10_1|bit3|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[3][4]~q\,
	datab => \aritmeticunit|adder9_1|bit3|cout~0_combout\,
	datac => \aritmeticunit|adder9_1|bit4|s~0_combout\,
	datad => \aritmeticunit|adder10_1|bit3|cout~0_combout\,
	combout => \aritmeticunit|adder10_1|bit4|s~combout\);

-- Location: LCCOMB_X59_Y36_N8
\aritmeticunit|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~8_combout\ = (\aritmeticunit|adder10_1|bit4|s~combout\ & (!\aritmeticunit|Add0~7\)) # (!\aritmeticunit|adder10_1|bit4|s~combout\ & ((\aritmeticunit|Add0~7\) # (GND)))
-- \aritmeticunit|Add0~9\ = CARRY((!\aritmeticunit|Add0~7\) # (!\aritmeticunit|adder10_1|bit4|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aritmeticunit|adder10_1|bit4|s~combout\,
	datad => VCC,
	cin => \aritmeticunit|Add0~7\,
	combout => \aritmeticunit|Add0~8_combout\,
	cout => \aritmeticunit|Add0~9\);

-- Location: LCCOMB_X59_Y36_N10
\aritmeticunit|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~10_combout\ = (\aritmeticunit|adder10_1|bit5|s~combout\ & (\aritmeticunit|Add0~9\ $ (GND))) # (!\aritmeticunit|adder10_1|bit5|s~combout\ & (!\aritmeticunit|Add0~9\ & VCC))
-- \aritmeticunit|Add0~11\ = CARRY((\aritmeticunit|adder10_1|bit5|s~combout\ & !\aritmeticunit|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aritmeticunit|adder10_1|bit5|s~combout\,
	datad => VCC,
	cin => \aritmeticunit|Add0~9\,
	combout => \aritmeticunit|Add0~10_combout\,
	cout => \aritmeticunit|Add0~11\);

-- Location: LCCOMB_X59_Y36_N12
\aritmeticunit|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~12_combout\ = (\aritmeticunit|adder10_1|bit6|s~combout\ & (!\aritmeticunit|Add0~11\)) # (!\aritmeticunit|adder10_1|bit6|s~combout\ & ((\aritmeticunit|Add0~11\) # (GND)))
-- \aritmeticunit|Add0~13\ = CARRY((!\aritmeticunit|Add0~11\) # (!\aritmeticunit|adder10_1|bit6|s~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder10_1|bit6|s~combout\,
	datad => VCC,
	cin => \aritmeticunit|Add0~11\,
	combout => \aritmeticunit|Add0~12_combout\,
	cout => \aritmeticunit|Add0~13\);

-- Location: LCCOMB_X59_Y36_N14
\aritmeticunit|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~14_combout\ = (\aritmeticunit|adder10_1|bit7|s~combout\ & (\aritmeticunit|Add0~13\ $ (GND))) # (!\aritmeticunit|adder10_1|bit7|s~combout\ & (!\aritmeticunit|Add0~13\ & VCC))
-- \aritmeticunit|Add0~15\ = CARRY((\aritmeticunit|adder10_1|bit7|s~combout\ & !\aritmeticunit|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder10_1|bit7|s~combout\,
	datad => VCC,
	cin => \aritmeticunit|Add0~13\,
	combout => \aritmeticunit|Add0~14_combout\,
	cout => \aritmeticunit|Add0~15\);

-- Location: LCCOMB_X59_Y36_N16
\aritmeticunit|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~16_combout\ = (\aritmeticunit|Add0~15\ & (\aritmeticunit|adder9_1|bit8|s~combout\ $ ((!\aritmeticunit|adder10_1|bit8|cout~0_combout\)))) # (!\aritmeticunit|Add0~15\ & ((\aritmeticunit|adder9_1|bit8|s~combout\ $ 
-- (\aritmeticunit|adder10_1|bit8|cout~0_combout\)) # (GND)))
-- \aritmeticunit|Add0~17\ = CARRY((\aritmeticunit|adder9_1|bit8|s~combout\ $ (!\aritmeticunit|adder10_1|bit8|cout~0_combout\)) # (!\aritmeticunit|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit8|s~combout\,
	datab => \aritmeticunit|adder10_1|bit8|cout~0_combout\,
	datad => VCC,
	cin => \aritmeticunit|Add0~15\,
	combout => \aritmeticunit|Add0~16_combout\,
	cout => \aritmeticunit|Add0~17\);

-- Location: LCCOMB_X59_Y36_N18
\aritmeticunit|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~18_combout\ = \aritmeticunit|Add0~17\ $ (((!\aritmeticunit|adder9_1|bit8|cout~0_combout\ & !\aritmeticunit|adder10_1|bit8|cout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|adder9_1|bit8|cout~0_combout\,
	datad => \aritmeticunit|adder10_1|bit8|cout~2_combout\,
	cin => \aritmeticunit|Add0~17\,
	combout => \aritmeticunit|Add0~18_combout\);

-- Location: LCCOMB_X59_Y36_N0
\aritmeticunit|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~20_combout\ = (\aritmeticunit|process_0~0_combout\ & (\registerbank|array1[2][7]~q\)) # (!\aritmeticunit|process_0~0_combout\ & ((\aritmeticunit|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aritmeticunit|process_0~0_combout\,
	datab => \registerbank|array1[2][7]~q\,
	datad => \aritmeticunit|Add0~18_combout\,
	combout => \aritmeticunit|Add0~20_combout\);

-- Location: LCCOMB_X59_Y36_N20
\aritmeticunit|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~21_combout\ = (\ram|s_Memoria~0_combout\ & ((\SW[0]~input_o\ & ((\aritmeticunit|Add0~20_combout\))) # (!\SW[0]~input_o\ & (\rom|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria~0_combout\,
	datab => \rom|Mux0~5_combout\,
	datac => \SW[0]~input_o\,
	datad => \aritmeticunit|Add0~20_combout\,
	combout => \aritmeticunit|Add0~21_combout\);

-- Location: LCCOMB_X61_Y44_N4
\ram|s_Memoria[126][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[126][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[126][7]~feeder_combout\);

-- Location: FF_X61_Y44_N5
\ram|s_Memoria[126][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[126][7]~feeder_combout\,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][7]~q\);

-- Location: FF_X58_Y44_N15
\ram|s_Memoria[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][7]~q\);

-- Location: LCCOMB_X60_Y42_N18
\ram|s_Memoria[110][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[110][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[110][7]~feeder_combout\);

-- Location: FF_X60_Y42_N19
\ram|s_Memoria[110][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[110][7]~feeder_combout\,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][7]~q\);

-- Location: FF_X58_Y44_N21
\ram|s_Memoria[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][7]~q\);

-- Location: LCCOMB_X58_Y44_N20
\ram|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~31_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[110][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[46][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[110][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[46][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~31_combout\);

-- Location: LCCOMB_X58_Y44_N14
\ram|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~32_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~31_combout\ & (\ram|s_Memoria[126][7]~q\)) # (!\ram|Mux0~31_combout\ & ((\ram|s_Memoria[62][7]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[126][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[62][7]~q\,
	datad => \ram|Mux0~31_combout\,
	combout => \ram|Mux0~32_combout\);

-- Location: FF_X61_Y41_N11
\ram|s_Memoria[238][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][7]~q\);

-- Location: FF_X61_Y41_N29
\ram|s_Memoria[254][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][7]~q\);

-- Location: FF_X55_Y41_N19
\ram|s_Memoria[174][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][7]~q\);

-- Location: LCCOMB_X55_Y41_N12
\ram|s_Memoria[190][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[190][7]~feeder_combout\);

-- Location: FF_X55_Y41_N13
\ram|s_Memoria[190][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[190][7]~feeder_combout\,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][7]~q\);

-- Location: LCCOMB_X55_Y41_N18
\ram|Mux0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~38_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|s_Memoria[190][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[174][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[174][7]~q\,
	datad => \ram|s_Memoria[190][7]~q\,
	combout => \ram|Mux0~38_combout\);

-- Location: LCCOMB_X61_Y41_N28
\ram|Mux0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~39_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~38_combout\ & ((\ram|s_Memoria[254][7]~q\))) # (!\ram|Mux0~38_combout\ & (\ram|s_Memoria[238][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[238][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[254][7]~q\,
	datad => \ram|Mux0~38_combout\,
	combout => \ram|Mux0~39_combout\);

-- Location: LCCOMB_X55_Y40_N20
\ram|s_Memoria[158][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[158][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[158][7]~feeder_combout\);

-- Location: FF_X55_Y40_N21
\ram|s_Memoria[158][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[158][7]~feeder_combout\,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][7]~q\);

-- Location: FF_X55_Y40_N7
\ram|s_Memoria[142][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][7]~q\);

-- Location: LCCOMB_X55_Y40_N6
\ram|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~33_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[158][7]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[142][7]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[158][7]~q\,
	datac => \ram|s_Memoria[142][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~33_combout\);

-- Location: FF_X59_Y41_N5
\ram|s_Memoria[206][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][7]~q\);

-- Location: FF_X59_Y41_N3
\ram|s_Memoria[222][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][7]~q\);

-- Location: LCCOMB_X59_Y41_N2
\ram|Mux0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~34_combout\ = (\ram|Mux0~33_combout\ & (((\ram|s_Memoria[222][7]~q\) # (!\addresscounter|adder|s_cntValue\(6))))) # (!\ram|Mux0~33_combout\ & (\ram|s_Memoria[206][7]~q\ & ((\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~33_combout\,
	datab => \ram|s_Memoria[206][7]~q\,
	datac => \ram|s_Memoria[222][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~34_combout\);

-- Location: FF_X59_Y42_N3
\ram|s_Memoria[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][7]~q\);

-- Location: LCCOMB_X59_Y42_N12
\ram|s_Memoria[78][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[78][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[78][7]~feeder_combout\);

-- Location: FF_X59_Y42_N13
\ram|s_Memoria[78][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[78][7]~feeder_combout\,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][7]~q\);

-- Location: LCCOMB_X59_Y42_N2
\ram|Mux0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~35_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[78][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[14][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[14][7]~q\,
	datad => \ram|s_Memoria[78][7]~q\,
	combout => \ram|Mux0~35_combout\);

-- Location: FF_X59_Y44_N17
\ram|s_Memoria[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][7]~q\);

-- Location: FF_X59_Y44_N27
\ram|s_Memoria[94][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][7]~q\);

-- Location: LCCOMB_X59_Y44_N26
\ram|Mux0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~36_combout\ = (\ram|Mux0~35_combout\ & (((\ram|s_Memoria[94][7]~q\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux0~35_combout\ & (\ram|s_Memoria[30][7]~q\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~35_combout\,
	datab => \ram|s_Memoria[30][7]~q\,
	datac => \ram|s_Memoria[94][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~36_combout\);

-- Location: LCCOMB_X62_Y38_N16
\ram|Mux0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~37_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux0~34_combout\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~34_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux0~36_combout\,
	combout => \ram|Mux0~37_combout\);

-- Location: LCCOMB_X62_Y38_N14
\ram|Mux0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~40_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~37_combout\ & ((\ram|Mux0~39_combout\))) # (!\ram|Mux0~37_combout\ & (\ram|Mux0~32_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~32_combout\,
	datab => \ram|Mux0~39_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux0~37_combout\,
	combout => \ram|Mux0~40_combout\);

-- Location: LCCOMB_X59_Y38_N16
\ram|s_Memoria[252][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[252][7]~feeder_combout\);

-- Location: FF_X59_Y38_N17
\ram|s_Memoria[252][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[252][7]~feeder_combout\,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][7]~q\);

-- Location: FF_X60_Y44_N19
\ram|s_Memoria[172][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][7]~q\);

-- Location: LCCOMB_X65_Y38_N4
\ram|s_Memoria[236][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[236][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[236][7]~feeder_combout\);

-- Location: FF_X65_Y38_N5
\ram|s_Memoria[236][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[236][7]~feeder_combout\,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][7]~q\);

-- Location: LCCOMB_X60_Y44_N18
\ram|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~7_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[236][7]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[172][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[172][7]~q\,
	datad => \ram|s_Memoria[236][7]~q\,
	combout => \ram|Mux0~7_combout\);

-- Location: FF_X60_Y44_N13
\ram|s_Memoria[188][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][7]~q\);

-- Location: LCCOMB_X60_Y44_N12
\ram|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~8_combout\ = (\ram|Mux0~7_combout\ & ((\ram|s_Memoria[252][7]~q\) # ((!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux0~7_combout\ & (((\ram|s_Memoria[188][7]~q\ & \addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[252][7]~q\,
	datab => \ram|Mux0~7_combout\,
	datac => \ram|s_Memoria[188][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~8_combout\);

-- Location: FF_X63_Y40_N13
\ram|s_Memoria[204][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][7]~q\);

-- Location: FF_X62_Y38_N31
\ram|s_Memoria[140][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][7]~q\);

-- Location: LCCOMB_X62_Y38_N30
\ram|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~0_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[204][7]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[140][7]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[204][7]~q\,
	datac => \ram|s_Memoria[140][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~0_combout\);

-- Location: FF_X62_Y38_N29
\ram|s_Memoria[156][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][7]~q\);

-- Location: LCCOMB_X61_Y42_N28
\ram|s_Memoria[220][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[220][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[220][7]~feeder_combout\);

-- Location: FF_X61_Y42_N29
\ram|s_Memoria[220][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[220][7]~feeder_combout\,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][7]~q\);

-- Location: LCCOMB_X62_Y38_N28
\ram|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~1_combout\ = (\ram|Mux0~0_combout\ & (((\ram|s_Memoria[220][7]~q\)) # (!\addresscounter|adder|s_cntValue\(4)))) # (!\ram|Mux0~0_combout\ & (\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[156][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~0_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[156][7]~q\,
	datad => \ram|s_Memoria[220][7]~q\,
	combout => \ram|Mux0~1_combout\);

-- Location: LCCOMB_X66_Y42_N26
\ram|s_Memoria[76][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[76][7]~feeder_combout\);

-- Location: FF_X66_Y42_N27
\ram|s_Memoria[76][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[76][7]~feeder_combout\,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][7]~q\);

-- Location: FF_X66_Y42_N13
\ram|s_Memoria[92][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][7]~q\);

-- Location: LCCOMB_X58_Y43_N20
\ram|s_Memoria[28][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[28][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[28][7]~feeder_combout\);

-- Location: FF_X58_Y43_N21
\ram|s_Memoria[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[28][7]~feeder_combout\,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][7]~q\);

-- Location: FF_X58_Y43_N31
\ram|s_Memoria[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][7]~q\);

-- Location: LCCOMB_X58_Y43_N30
\ram|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~4_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[28][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[28][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[12][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~4_combout\);

-- Location: LCCOMB_X66_Y42_N12
\ram|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~5_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~4_combout\ & ((\ram|s_Memoria[92][7]~q\))) # (!\ram|Mux0~4_combout\ & (\ram|s_Memoria[76][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[76][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[92][7]~q\,
	datad => \ram|Mux0~4_combout\,
	combout => \ram|Mux0~5_combout\);

-- Location: LCCOMB_X63_Y42_N18
\ram|s_Memoria[108][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[108][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[108][7]~feeder_combout\);

-- Location: FF_X63_Y42_N19
\ram|s_Memoria[108][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[108][7]~feeder_combout\,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][7]~q\);

-- Location: FF_X63_Y42_N5
\ram|s_Memoria[124][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][7]~q\);

-- Location: FF_X65_Y40_N29
\ram|s_Memoria[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][7]~q\);

-- Location: FF_X65_Y40_N3
\ram|s_Memoria[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][7]~q\);

-- Location: LCCOMB_X65_Y40_N2
\ram|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~2_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[60][7]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[44][7]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[60][7]~q\,
	datac => \ram|s_Memoria[44][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~2_combout\);

-- Location: LCCOMB_X63_Y42_N4
\ram|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~3_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~2_combout\ & ((\ram|s_Memoria[124][7]~q\))) # (!\ram|Mux0~2_combout\ & (\ram|s_Memoria[108][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[108][7]~q\,
	datac => \ram|s_Memoria[124][7]~q\,
	datad => \ram|Mux0~2_combout\,
	combout => \ram|Mux0~3_combout\);

-- Location: LCCOMB_X62_Y38_N20
\ram|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~6_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux0~3_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux0~5_combout\,
	datad => \ram|Mux0~3_combout\,
	combout => \ram|Mux0~6_combout\);

-- Location: LCCOMB_X62_Y38_N22
\ram|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~9_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~6_combout\ & (\ram|Mux0~8_combout\)) # (!\ram|Mux0~6_combout\ & ((\ram|Mux0~1_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~8_combout\,
	datab => \ram|Mux0~1_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux0~6_combout\,
	combout => \ram|Mux0~9_combout\);

-- Location: FF_X57_Y40_N13
\ram|s_Memoria[148][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][7]~q\);

-- Location: FF_X57_Y40_N3
\ram|s_Memoria[180][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][7]~q\);

-- Location: FF_X58_Y40_N21
\ram|s_Memoria[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][7]~q\);

-- Location: FF_X58_Y40_N23
\ram|s_Memoria[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][7]~q\);

-- Location: LCCOMB_X58_Y40_N22
\ram|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~20_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[52][7]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[20][7]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[52][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[20][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~20_combout\);

-- Location: LCCOMB_X57_Y40_N2
\ram|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~21_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~20_combout\ & ((\ram|s_Memoria[180][7]~q\))) # (!\ram|Mux0~20_combout\ & (\ram|s_Memoria[148][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[148][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[180][7]~q\,
	datad => \ram|Mux0~20_combout\,
	combout => \ram|Mux0~21_combout\);

-- Location: LCCOMB_X60_Y41_N28
\ram|s_Memoria[212][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[212][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[212][7]~feeder_combout\);

-- Location: FF_X60_Y41_N29
\ram|s_Memoria[212][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[212][7]~feeder_combout\,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][7]~q\);

-- Location: FF_X60_Y41_N11
\ram|s_Memoria[84][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][7]~q\);

-- Location: LCCOMB_X60_Y41_N10
\ram|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~27_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[212][7]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[84][7]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[212][7]~q\,
	datac => \ram|s_Memoria[84][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~27_combout\);

-- Location: LCCOMB_X60_Y45_N24
\ram|s_Memoria[116][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[116][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[116][7]~feeder_combout\);

-- Location: FF_X60_Y45_N25
\ram|s_Memoria[116][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[116][7]~feeder_combout\,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][7]~q\);

-- Location: FF_X60_Y45_N27
\ram|s_Memoria[244][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][7]~q\);

-- Location: LCCOMB_X60_Y45_N26
\ram|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~28_combout\ = (\ram|Mux0~27_combout\ & (((\ram|s_Memoria[244][7]~q\) # (!\addresscounter|adder|s_cntValue\(5))))) # (!\ram|Mux0~27_combout\ & (\ram|s_Memoria[116][7]~q\ & ((\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~27_combout\,
	datab => \ram|s_Memoria[116][7]~q\,
	datac => \ram|s_Memoria[244][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~28_combout\);

-- Location: FF_X56_Y38_N9
\ram|s_Memoria[132][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][7]~q\);

-- Location: LCCOMB_X56_Y38_N26
\ram|s_Memoria[164][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[164][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[164][7]~feeder_combout\);

-- Location: FF_X56_Y38_N27
\ram|s_Memoria[164][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[164][7]~feeder_combout\,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][7]~q\);

-- Location: FF_X59_Y40_N3
\ram|s_Memoria[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][7]~q\);

-- Location: FF_X59_Y40_N9
\ram|s_Memoria[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][7]~q\);

-- Location: LCCOMB_X59_Y40_N8
\ram|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~24_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[36][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[36][7]~q\,
	datac => \ram|s_Memoria[4][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~24_combout\);

-- Location: LCCOMB_X57_Y38_N8
\ram|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~25_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~24_combout\ & ((\ram|s_Memoria[164][7]~q\))) # (!\ram|Mux0~24_combout\ & (\ram|s_Memoria[132][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[132][7]~q\,
	datac => \ram|s_Memoria[164][7]~q\,
	datad => \ram|Mux0~24_combout\,
	combout => \ram|Mux0~25_combout\);

-- Location: FF_X63_Y38_N15
\ram|s_Memoria[100][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][7]~q\);

-- Location: FF_X63_Y38_N29
\ram|s_Memoria[228][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][7]~q\);

-- Location: FF_X60_Y39_N1
\ram|s_Memoria[196][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][7]~q\);

-- Location: FF_X60_Y39_N31
\ram|s_Memoria[68][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][7]~q\);

-- Location: LCCOMB_X60_Y39_N30
\ram|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~22_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[196][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[68][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[196][7]~q\,
	datac => \ram|s_Memoria[68][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~22_combout\);

-- Location: LCCOMB_X63_Y38_N28
\ram|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~23_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~22_combout\ & ((\ram|s_Memoria[228][7]~q\))) # (!\ram|Mux0~22_combout\ & (\ram|s_Memoria[100][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[100][7]~q\,
	datac => \ram|s_Memoria[228][7]~q\,
	datad => \ram|Mux0~22_combout\,
	combout => \ram|Mux0~23_combout\);

-- Location: LCCOMB_X62_Y38_N6
\ram|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~26_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4)) # (\ram|Mux0~23_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux0~25_combout\ & (!\addresscounter|adder|s_cntValue\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux0~25_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux0~23_combout\,
	combout => \ram|Mux0~26_combout\);

-- Location: LCCOMB_X62_Y38_N4
\ram|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~29_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~26_combout\ & ((\ram|Mux0~28_combout\))) # (!\ram|Mux0~26_combout\ & (\ram|Mux0~21_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux0~21_combout\,
	datac => \ram|Mux0~28_combout\,
	datad => \ram|Mux0~26_combout\,
	combout => \ram|Mux0~29_combout\);

-- Location: FF_X62_Y41_N3
\ram|s_Memoria[118][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][7]~q\);

-- Location: FF_X62_Y41_N9
\ram|s_Memoria[86][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][7]~q\);

-- Location: LCCOMB_X62_Y41_N8
\ram|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~17_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[118][7]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[86][7]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[118][7]~q\,
	datac => \ram|s_Memoria[86][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~17_combout\);

-- Location: FF_X65_Y42_N9
\ram|s_Memoria[214][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][7]~q\);

-- Location: FF_X65_Y42_N23
\ram|s_Memoria[246][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][7]~q\);

-- Location: LCCOMB_X62_Y38_N26
\ram|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~18_combout\ = (\ram|Mux0~17_combout\ & (((\ram|s_Memoria[246][7]~q\) # (!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux0~17_combout\ & (\ram|s_Memoria[214][7]~q\ & (\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~17_combout\,
	datab => \ram|s_Memoria[214][7]~q\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|s_Memoria[246][7]~q\,
	combout => \ram|Mux0~18_combout\);

-- Location: FF_X66_Y38_N17
\ram|s_Memoria[198][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][7]~q\);

-- Location: FF_X66_Y38_N15
\ram|s_Memoria[230][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][7]~q\);

-- Location: LCCOMB_X62_Y42_N18
\ram|s_Memoria[102][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[102][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[102][7]~feeder_combout\);

-- Location: FF_X62_Y42_N19
\ram|s_Memoria[102][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[102][7]~feeder_combout\,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][7]~q\);

-- Location: FF_X62_Y42_N25
\ram|s_Memoria[70][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][7]~q\);

-- Location: LCCOMB_X62_Y42_N24
\ram|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~10_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[102][7]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[70][7]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[102][7]~q\,
	datac => \ram|s_Memoria[70][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~10_combout\);

-- Location: LCCOMB_X66_Y38_N14
\ram|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~11_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~10_combout\ & ((\ram|s_Memoria[230][7]~q\))) # (!\ram|Mux0~10_combout\ & (\ram|s_Memoria[198][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[198][7]~q\,
	datac => \ram|s_Memoria[230][7]~q\,
	datad => \ram|Mux0~10_combout\,
	combout => \ram|Mux0~11_combout\);

-- Location: LCCOMB_X54_Y40_N28
\ram|s_Memoria[54][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[54][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[54][7]~feeder_combout\);

-- Location: FF_X54_Y40_N29
\ram|s_Memoria[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[54][7]~feeder_combout\,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][7]~q\);

-- Location: FF_X54_Y40_N3
\ram|s_Memoria[182][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][7]~q\);

-- Location: LCCOMB_X53_Y40_N24
\ram|s_Memoria[150][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[150][7]~feeder_combout\);

-- Location: FF_X53_Y40_N25
\ram|s_Memoria[150][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[150][7]~feeder_combout\,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][7]~q\);

-- Location: FF_X53_Y40_N19
\ram|s_Memoria[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][7]~q\);

-- Location: LCCOMB_X53_Y40_N18
\ram|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~12_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[150][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[22][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[150][7]~q\,
	datac => \ram|s_Memoria[22][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~12_combout\);

-- Location: LCCOMB_X54_Y40_N2
\ram|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~13_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~12_combout\ & ((\ram|s_Memoria[182][7]~q\))) # (!\ram|Mux0~12_combout\ & (\ram|s_Memoria[54][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[54][7]~q\,
	datac => \ram|s_Memoria[182][7]~q\,
	datad => \ram|Mux0~12_combout\,
	combout => \ram|Mux0~13_combout\);

-- Location: FF_X54_Y38_N29
\ram|s_Memoria[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][7]~q\);

-- Location: FF_X54_Y38_N7
\ram|s_Memoria[166][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][7]~q\);

-- Location: FF_X55_Y38_N7
\ram|s_Memoria[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][7]~q\);

-- Location: FF_X55_Y38_N29
\ram|s_Memoria[134][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][7]~q\);

-- Location: LCCOMB_X55_Y38_N6
\ram|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~14_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|s_Memoria[134][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[6][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[6][7]~q\,
	datad => \ram|s_Memoria[134][7]~q\,
	combout => \ram|Mux0~14_combout\);

-- Location: LCCOMB_X54_Y38_N6
\ram|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~15_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~14_combout\ & ((\ram|s_Memoria[166][7]~q\))) # (!\ram|Mux0~14_combout\ & (\ram|s_Memoria[38][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[38][7]~q\,
	datac => \ram|s_Memoria[166][7]~q\,
	datad => \ram|Mux0~14_combout\,
	combout => \ram|Mux0~15_combout\);

-- Location: LCCOMB_X62_Y38_N24
\ram|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~16_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux0~13_combout\)) # (!\addresscounter|adder|s_cntValue\(4) & 
-- ((\ram|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux0~13_combout\,
	datad => \ram|Mux0~15_combout\,
	combout => \ram|Mux0~16_combout\);

-- Location: LCCOMB_X62_Y38_N12
\ram|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~19_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~16_combout\ & (\ram|Mux0~18_combout\)) # (!\ram|Mux0~16_combout\ & ((\ram|Mux0~11_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~18_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux0~11_combout\,
	datad => \ram|Mux0~16_combout\,
	combout => \ram|Mux0~19_combout\);

-- Location: LCCOMB_X62_Y38_N10
\ram|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~30_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux0~19_combout\))) # (!\addresscounter|adder|s_cntValue\(1) 
-- & (\ram|Mux0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux0~29_combout\,
	datad => \ram|Mux0~19_combout\,
	combout => \ram|Mux0~30_combout\);

-- Location: LCCOMB_X62_Y38_N8
\ram|Mux0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~41_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~30_combout\ & (\ram|Mux0~40_combout\)) # (!\ram|Mux0~30_combout\ & ((\ram|Mux0~9_combout\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|Mux0~40_combout\,
	datac => \ram|Mux0~9_combout\,
	datad => \ram|Mux0~30_combout\,
	combout => \ram|Mux0~41_combout\);

-- Location: LCCOMB_X53_Y44_N12
\ram|s_Memoria[159][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[159][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[159][7]~feeder_combout\);

-- Location: FF_X53_Y44_N13
\ram|s_Memoria[159][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[159][7]~feeder_combout\,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][7]~q\);

-- Location: FF_X57_Y44_N21
\ram|s_Memoria[191][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][7]~q\);

-- Location: LCCOMB_X55_Y44_N14
\ram|s_Memoria[151][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[151][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[151][7]~feeder_combout\);

-- Location: FF_X55_Y44_N15
\ram|s_Memoria[151][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[151][7]~feeder_combout\,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][7]~q\);

-- Location: LCCOMB_X55_Y44_N4
\ram|s_Memoria[183][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[183][7]~feeder_combout\);

-- Location: FF_X55_Y44_N5
\ram|s_Memoria[183][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[183][7]~feeder_combout\,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][7]~q\);

-- Location: LCCOMB_X56_Y44_N14
\ram|Mux0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~134_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[183][7]~q\) # (\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[151][7]~q\ & ((!\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[151][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[183][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux0~134_combout\);

-- Location: LCCOMB_X57_Y44_N20
\ram|Mux0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~135_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~134_combout\ & ((\ram|s_Memoria[191][7]~q\))) # (!\ram|Mux0~134_combout\ & (\ram|s_Memoria[159][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[159][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[191][7]~q\,
	datad => \ram|Mux0~134_combout\,
	combout => \ram|Mux0~135_combout\);

-- Location: LCCOMB_X56_Y44_N0
\ram|s_Memoria[63][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[63][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[63][7]~feeder_combout\);

-- Location: FF_X56_Y44_N1
\ram|s_Memoria[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[63][7]~feeder_combout\,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][7]~q\);

-- Location: FF_X55_Y43_N31
\ram|s_Memoria[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][7]~q\);

-- Location: FF_X55_Y43_N25
\ram|s_Memoria[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][7]~q\);

-- Location: LCCOMB_X48_Y36_N4
\ram|s_Memoria[55][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[55][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[55][7]~feeder_combout\);

-- Location: FF_X48_Y36_N5
\ram|s_Memoria[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[55][7]~feeder_combout\,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][7]~q\);

-- Location: LCCOMB_X55_Y43_N24
\ram|Mux0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~127_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[55][7]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[23][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[23][7]~q\,
	datad => \ram|s_Memoria[55][7]~q\,
	combout => \ram|Mux0~127_combout\);

-- Location: LCCOMB_X55_Y43_N30
\ram|Mux0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~128_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~127_combout\ & (\ram|s_Memoria[63][7]~q\)) # (!\ram|Mux0~127_combout\ & ((\ram|s_Memoria[31][7]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[63][7]~q\,
	datac => \ram|s_Memoria[31][7]~q\,
	datad => \ram|Mux0~127_combout\,
	combout => \ram|Mux0~128_combout\);

-- Location: FF_X57_Y42_N3
\ram|s_Memoria[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][7]~q\);

-- Location: FF_X57_Y42_N17
\ram|s_Memoria[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][7]~q\);

-- Location: LCCOMB_X57_Y38_N2
\ram|s_Memoria[39][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[39][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[39][7]~feeder_combout\);

-- Location: FF_X57_Y38_N3
\ram|s_Memoria[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[39][7]~feeder_combout\,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][7]~q\);

-- Location: FF_X57_Y38_N13
\ram|s_Memoria[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][7]~q\);

-- Location: LCCOMB_X57_Y38_N12
\ram|Mux0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~131_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[39][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[7][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[39][7]~q\,
	datac => \ram|s_Memoria[7][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~131_combout\);

-- Location: LCCOMB_X57_Y42_N16
\ram|Mux0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~132_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~131_combout\ & ((\ram|s_Memoria[47][7]~q\))) # (!\ram|Mux0~131_combout\ & (\ram|s_Memoria[15][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[15][7]~q\,
	datac => \ram|s_Memoria[47][7]~q\,
	datad => \ram|Mux0~131_combout\,
	combout => \ram|Mux0~132_combout\);

-- Location: LCCOMB_X56_Y39_N22
\ram|s_Memoria[143][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[143][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[143][7]~feeder_combout\);

-- Location: FF_X56_Y39_N23
\ram|s_Memoria[143][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[143][7]~feeder_combout\,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][7]~q\);

-- Location: FF_X56_Y39_N9
\ram|s_Memoria[175][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][7]~q\);

-- Location: LCCOMB_X55_Y39_N18
\ram|s_Memoria[167][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[167][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[167][7]~feeder_combout\);

-- Location: FF_X55_Y39_N19
\ram|s_Memoria[167][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[167][7]~feeder_combout\,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][7]~q\);

-- Location: FF_X55_Y39_N9
\ram|s_Memoria[135][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][7]~q\);

-- Location: LCCOMB_X55_Y39_N8
\ram|Mux0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~129_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[167][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[135][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[167][7]~q\,
	datac => \ram|s_Memoria[135][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~129_combout\);

-- Location: LCCOMB_X56_Y39_N8
\ram|Mux0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~130_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~129_combout\ & ((\ram|s_Memoria[175][7]~q\))) # (!\ram|Mux0~129_combout\ & (\ram|s_Memoria[143][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[143][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[175][7]~q\,
	datad => \ram|Mux0~129_combout\,
	combout => \ram|Mux0~130_combout\);

-- Location: LCCOMB_X57_Y42_N14
\ram|Mux0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~133_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~130_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux0~132_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux0~130_combout\,
	combout => \ram|Mux0~133_combout\);

-- Location: LCCOMB_X61_Y42_N14
\ram|Mux0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~136_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~133_combout\ & (\ram|Mux0~135_combout\)) # (!\ram|Mux0~133_combout\ & ((\ram|Mux0~128_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~135_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux0~128_combout\,
	datad => \ram|Mux0~133_combout\,
	combout => \ram|Mux0~136_combout\);

-- Location: LCCOMB_X60_Y42_N24
\ram|s_Memoria[111][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[111][7]~feeder_combout\);

-- Location: FF_X60_Y42_N25
\ram|s_Memoria[111][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[111][7]~feeder_combout\,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][7]~q\);

-- Location: FF_X58_Y41_N1
\ram|s_Memoria[239][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][7]~q\);

-- Location: LCCOMB_X58_Y39_N22
\ram|s_Memoria[231][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[231][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[231][7]~feeder_combout\);

-- Location: FF_X58_Y39_N23
\ram|s_Memoria[231][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[231][7]~feeder_combout\,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][7]~q\);

-- Location: FF_X58_Y39_N17
\ram|s_Memoria[103][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][7]~q\);

-- Location: LCCOMB_X58_Y39_N16
\ram|Mux0~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~158_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[231][7]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[103][7]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[231][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[103][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux0~158_combout\);

-- Location: LCCOMB_X58_Y41_N0
\ram|Mux0~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~159_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~158_combout\ & ((\ram|s_Memoria[239][7]~q\))) # (!\ram|Mux0~158_combout\ & (\ram|s_Memoria[111][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[111][7]~q\,
	datac => \ram|s_Memoria[239][7]~q\,
	datad => \ram|Mux0~158_combout\,
	combout => \ram|Mux0~159_combout\);

-- Location: LCCOMB_X61_Y44_N2
\ram|s_Memoria[127][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[127][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[127][7]~feeder_combout\);

-- Location: FF_X61_Y44_N3
\ram|s_Memoria[127][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[127][7]~feeder_combout\,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][7]~q\);

-- Location: FF_X58_Y41_N7
\ram|s_Memoria[255][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][7]~q\);

-- Location: LCCOMB_X57_Y41_N16
\ram|s_Memoria[247][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[247][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[247][7]~feeder_combout\);

-- Location: FF_X57_Y41_N17
\ram|s_Memoria[247][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[247][7]~feeder_combout\,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][7]~q\);

-- Location: FF_X57_Y41_N11
\ram|s_Memoria[119][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][7]~q\);

-- Location: LCCOMB_X57_Y41_N10
\ram|Mux0~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~165_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[247][7]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[119][7]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[247][7]~q\,
	datac => \ram|s_Memoria[119][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux0~165_combout\);

-- Location: LCCOMB_X58_Y41_N6
\ram|Mux0~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~166_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~165_combout\ & ((\ram|s_Memoria[255][7]~q\))) # (!\ram|Mux0~165_combout\ & (\ram|s_Memoria[127][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[127][7]~q\,
	datac => \ram|s_Memoria[255][7]~q\,
	datad => \ram|Mux0~165_combout\,
	combout => \ram|Mux0~166_combout\);

-- Location: FF_X56_Y42_N17
\ram|s_Memoria[79][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][7]~q\);

-- Location: FF_X56_Y42_N11
\ram|s_Memoria[207][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][7]~q\);

-- Location: LCCOMB_X52_Y38_N24
\ram|s_Memoria[199][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[199][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[199][7]~feeder_combout\);

-- Location: FF_X52_Y38_N25
\ram|s_Memoria[199][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[199][7]~feeder_combout\,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][7]~q\);

-- Location: FF_X52_Y38_N23
\ram|s_Memoria[71][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][7]~q\);

-- Location: LCCOMB_X52_Y38_N22
\ram|Mux0~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~162_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[199][7]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[71][7]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[199][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[71][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux0~162_combout\);

-- Location: LCCOMB_X56_Y42_N10
\ram|Mux0~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~163_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~162_combout\ & ((\ram|s_Memoria[207][7]~q\))) # (!\ram|Mux0~162_combout\ & (\ram|s_Memoria[79][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[79][7]~q\,
	datac => \ram|s_Memoria[207][7]~q\,
	datad => \ram|Mux0~162_combout\,
	combout => \ram|Mux0~163_combout\);

-- Location: LCCOMB_X54_Y44_N18
\ram|s_Memoria[95][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[95][7]~feeder_combout\);

-- Location: FF_X54_Y44_N19
\ram|s_Memoria[95][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[95][7]~feeder_combout\,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][7]~q\);

-- Location: FF_X54_Y44_N25
\ram|s_Memoria[223][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][7]~q\);

-- Location: LCCOMB_X54_Y41_N16
\ram|s_Memoria[215][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[215][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[215][7]~feeder_combout\);

-- Location: FF_X54_Y41_N17
\ram|s_Memoria[215][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[215][7]~feeder_combout\,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][7]~q\);

-- Location: FF_X54_Y41_N19
\ram|s_Memoria[87][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][7]~q\);

-- Location: LCCOMB_X54_Y41_N18
\ram|Mux0~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~160_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[215][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[87][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[215][7]~q\,
	datac => \ram|s_Memoria[87][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~160_combout\);

-- Location: LCCOMB_X54_Y44_N24
\ram|Mux0~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~161_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~160_combout\ & ((\ram|s_Memoria[223][7]~q\))) # (!\ram|Mux0~160_combout\ & (\ram|s_Memoria[95][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[95][7]~q\,
	datac => \ram|s_Memoria[223][7]~q\,
	datad => \ram|Mux0~160_combout\,
	combout => \ram|Mux0~161_combout\);

-- Location: LCCOMB_X61_Y42_N24
\ram|Mux0~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~164_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~161_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux0~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux0~163_combout\,
	datad => \ram|Mux0~161_combout\,
	combout => \ram|Mux0~164_combout\);

-- Location: LCCOMB_X61_Y42_N26
\ram|Mux0~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~167_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~164_combout\ & ((\ram|Mux0~166_combout\))) # (!\ram|Mux0~164_combout\ & (\ram|Mux0~159_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux0~159_combout\,
	datac => \ram|Mux0~166_combout\,
	datad => \ram|Mux0~164_combout\,
	combout => \ram|Mux0~167_combout\);

-- Location: FF_X60_Y40_N7
\ram|s_Memoria[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][7]~q\);

-- Location: FF_X60_Y40_N29
\ram|s_Memoria[189][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][7]~q\);

-- Location: FF_X62_Y40_N11
\ram|s_Memoria[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][7]~q\);

-- Location: LCCOMB_X62_Y40_N0
\ram|s_Memoria[181][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[181][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[181][7]~feeder_combout\);

-- Location: FF_X62_Y40_N1
\ram|s_Memoria[181][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[181][7]~feeder_combout\,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][7]~q\);

-- Location: LCCOMB_X62_Y40_N10
\ram|Mux0~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~154_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3)) # ((\ram|s_Memoria[181][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[53][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[53][7]~q\,
	datad => \ram|s_Memoria[181][7]~q\,
	combout => \ram|Mux0~154_combout\);

-- Location: LCCOMB_X60_Y40_N28
\ram|Mux0~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~155_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~154_combout\ & ((\ram|s_Memoria[189][7]~q\))) # (!\ram|Mux0~154_combout\ & (\ram|s_Memoria[61][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[61][7]~q\,
	datac => \ram|s_Memoria[189][7]~q\,
	datad => \ram|Mux0~154_combout\,
	combout => \ram|Mux0~155_combout\);

-- Location: FF_X60_Y43_N31
\ram|s_Memoria[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][7]~q\);

-- Location: LCCOMB_X56_Y40_N28
\ram|s_Memoria[149][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[149][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[149][7]~feeder_combout\);

-- Location: FF_X56_Y40_N29
\ram|s_Memoria[149][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[149][7]~feeder_combout\,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][7]~q\);

-- Location: FF_X56_Y40_N15
\ram|s_Memoria[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][7]~q\);

-- Location: LCCOMB_X56_Y40_N14
\ram|Mux0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~147_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[149][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[21][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[149][7]~q\,
	datac => \ram|s_Memoria[21][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~147_combout\);

-- Location: FF_X60_Y43_N21
\ram|s_Memoria[157][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][7]~q\);

-- Location: LCCOMB_X60_Y43_N20
\ram|Mux0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~148_combout\ = (\ram|Mux0~147_combout\ & (((\ram|s_Memoria[157][7]~q\) # (!\addresscounter|adder|s_cntValue\(3))))) # (!\ram|Mux0~147_combout\ & (\ram|s_Memoria[29][7]~q\ & ((\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[29][7]~q\,
	datab => \ram|Mux0~147_combout\,
	datac => \ram|s_Memoria[157][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux0~148_combout\);

-- Location: LCCOMB_X57_Y39_N6
\ram|s_Memoria[133][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[133][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[133][7]~feeder_combout\);

-- Location: FF_X57_Y39_N7
\ram|s_Memoria[133][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[133][7]~feeder_combout\,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][7]~q\);

-- Location: FF_X57_Y39_N29
\ram|s_Memoria[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][7]~q\);

-- Location: LCCOMB_X57_Y39_N28
\ram|Mux0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~151_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[133][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[5][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[133][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[5][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~151_combout\);

-- Location: FF_X58_Y42_N9
\ram|s_Memoria[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][7]~q\);

-- Location: FF_X58_Y42_N15
\ram|s_Memoria[141][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][7]~q\);

-- Location: LCCOMB_X58_Y42_N14
\ram|Mux0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~152_combout\ = (\ram|Mux0~151_combout\ & (((\ram|s_Memoria[141][7]~q\) # (!\addresscounter|adder|s_cntValue\(3))))) # (!\ram|Mux0~151_combout\ & (\ram|s_Memoria[13][7]~q\ & ((\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~151_combout\,
	datab => \ram|s_Memoria[13][7]~q\,
	datac => \ram|s_Memoria[141][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux0~152_combout\);

-- Location: LCCOMB_X61_Y39_N24
\ram|s_Memoria[45][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[45][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[45][7]~feeder_combout\);

-- Location: FF_X61_Y39_N25
\ram|s_Memoria[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[45][7]~feeder_combout\,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][7]~q\);

-- Location: FF_X61_Y39_N19
\ram|s_Memoria[173][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][7]~q\);

-- Location: LCCOMB_X65_Y39_N16
\ram|s_Memoria[165][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[165][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[165][7]~feeder_combout\);

-- Location: FF_X65_Y39_N17
\ram|s_Memoria[165][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[165][7]~feeder_combout\,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][7]~q\);

-- Location: FF_X65_Y39_N11
\ram|s_Memoria[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][7]~q\);

-- Location: LCCOMB_X65_Y39_N10
\ram|Mux0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~149_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[165][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[37][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[165][7]~q\,
	datac => \ram|s_Memoria[37][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~149_combout\);

-- Location: LCCOMB_X61_Y39_N18
\ram|Mux0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~150_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~149_combout\ & ((\ram|s_Memoria[173][7]~q\))) # (!\ram|Mux0~149_combout\ & (\ram|s_Memoria[45][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[45][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[173][7]~q\,
	datad => \ram|Mux0~149_combout\,
	combout => \ram|Mux0~150_combout\);

-- Location: LCCOMB_X61_Y42_N10
\ram|Mux0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~153_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux0~150_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux0~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux0~152_combout\,
	datad => \ram|Mux0~150_combout\,
	combout => \ram|Mux0~153_combout\);

-- Location: LCCOMB_X61_Y42_N4
\ram|Mux0~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~156_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~153_combout\ & (\ram|Mux0~155_combout\)) # (!\ram|Mux0~153_combout\ & ((\ram|Mux0~148_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux0~155_combout\,
	datac => \ram|Mux0~148_combout\,
	datad => \ram|Mux0~153_combout\,
	combout => \ram|Mux0~156_combout\);

-- Location: LCCOMB_X57_Y43_N2
\ram|s_Memoria[93][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[93][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[93][7]~feeder_combout\);

-- Location: FF_X57_Y43_N3
\ram|s_Memoria[93][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[93][7]~feeder_combout\,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][7]~q\);

-- Location: LCCOMB_X57_Y43_N4
\ram|s_Memoria[77][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[77][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[77][7]~feeder_combout\);

-- Location: FF_X57_Y43_N5
\ram|s_Memoria[77][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[77][7]~feeder_combout\,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][7]~q\);

-- Location: LCCOMB_X59_Y43_N6
\ram|s_Memoria[69][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[69][7]~feeder_combout\);

-- Location: FF_X59_Y43_N7
\ram|s_Memoria[69][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[69][7]~feeder_combout\,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][7]~q\);

-- Location: FF_X59_Y43_N13
\ram|s_Memoria[85][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][7]~q\);

-- Location: LCCOMB_X58_Y43_N28
\ram|Mux0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~141_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[85][7]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[69][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[69][7]~q\,
	datab => \ram|s_Memoria[85][7]~q\,
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~141_combout\);

-- Location: LCCOMB_X58_Y43_N26
\ram|Mux0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~142_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~141_combout\ & (\ram|s_Memoria[93][7]~q\)) # (!\ram|Mux0~141_combout\ & ((\ram|s_Memoria[77][7]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[93][7]~q\,
	datab => \ram|s_Memoria[77][7]~q\,
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \ram|Mux0~141_combout\,
	combout => \ram|Mux0~142_combout\);

-- Location: FF_X61_Y40_N17
\ram|s_Memoria[109][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][7]~q\);

-- Location: FF_X61_Y40_N11
\ram|s_Memoria[125][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][7]~q\);

-- Location: LCCOMB_X62_Y39_N4
\ram|s_Memoria[117][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[117][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[117][7]~feeder_combout\);

-- Location: FF_X62_Y39_N5
\ram|s_Memoria[117][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[117][7]~feeder_combout\,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][7]~q\);

-- Location: FF_X62_Y39_N3
\ram|s_Memoria[101][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][7]~q\);

-- Location: LCCOMB_X62_Y39_N2
\ram|Mux0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~139_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[117][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[101][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[117][7]~q\,
	datac => \ram|s_Memoria[101][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~139_combout\);

-- Location: LCCOMB_X61_Y40_N10
\ram|Mux0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~140_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~139_combout\ & ((\ram|s_Memoria[125][7]~q\))) # (!\ram|Mux0~139_combout\ & (\ram|s_Memoria[109][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[109][7]~q\,
	datac => \ram|s_Memoria[125][7]~q\,
	datad => \ram|Mux0~139_combout\,
	combout => \ram|Mux0~140_combout\);

-- Location: LCCOMB_X61_Y42_N22
\ram|Mux0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~143_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux0~140_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux0~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux0~142_combout\,
	datad => \ram|Mux0~140_combout\,
	combout => \ram|Mux0~143_combout\);

-- Location: FF_X63_Y40_N3
\ram|s_Memoria[205][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][7]~q\);

-- Location: FF_X61_Y42_N17
\ram|s_Memoria[221][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][7]~q\);

-- Location: FF_X59_Y39_N19
\ram|s_Memoria[197][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][7]~q\);

-- Location: FF_X59_Y39_N9
\ram|s_Memoria[213][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][7]~q\);

-- Location: LCCOMB_X59_Y39_N18
\ram|Mux0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~137_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[213][7]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[197][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[197][7]~q\,
	datad => \ram|s_Memoria[213][7]~q\,
	combout => \ram|Mux0~137_combout\);

-- Location: LCCOMB_X61_Y42_N16
\ram|Mux0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~138_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~137_combout\ & ((\ram|s_Memoria[221][7]~q\))) # (!\ram|Mux0~137_combout\ & (\ram|s_Memoria[205][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[205][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[221][7]~q\,
	datad => \ram|Mux0~137_combout\,
	combout => \ram|Mux0~138_combout\);

-- Location: LCCOMB_X65_Y38_N26
\ram|s_Memoria[237][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[237][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[237][7]~feeder_combout\);

-- Location: FF_X65_Y38_N27
\ram|s_Memoria[237][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[237][7]~feeder_combout\,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][7]~q\);

-- Location: FF_X59_Y38_N19
\ram|s_Memoria[253][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][7]~q\);

-- Location: LCCOMB_X63_Y39_N28
\ram|s_Memoria[245][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[245][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[245][7]~feeder_combout\);

-- Location: FF_X63_Y39_N29
\ram|s_Memoria[245][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[245][7]~feeder_combout\,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][7]~q\);

-- Location: FF_X63_Y39_N19
\ram|s_Memoria[229][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][7]~q\);

-- Location: LCCOMB_X63_Y39_N18
\ram|Mux0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~144_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[245][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[229][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[245][7]~q\,
	datac => \ram|s_Memoria[229][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~144_combout\);

-- Location: LCCOMB_X59_Y38_N18
\ram|Mux0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~145_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~144_combout\ & ((\ram|s_Memoria[253][7]~q\))) # (!\ram|Mux0~144_combout\ & (\ram|s_Memoria[237][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[237][7]~q\,
	datac => \ram|s_Memoria[253][7]~q\,
	datad => \ram|Mux0~144_combout\,
	combout => \ram|Mux0~145_combout\);

-- Location: LCCOMB_X61_Y42_N12
\ram|Mux0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~146_combout\ = (\ram|Mux0~143_combout\ & (((\ram|Mux0~145_combout\) # (!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux0~143_combout\ & (\ram|Mux0~138_combout\ & (\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~143_combout\,
	datab => \ram|Mux0~138_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux0~145_combout\,
	combout => \ram|Mux0~146_combout\);

-- Location: LCCOMB_X61_Y42_N6
\ram|Mux0~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~157_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(1)) # (\ram|Mux0~146_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux0~156_combout\ & (!\addresscounter|adder|s_cntValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux0~156_combout\,
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \ram|Mux0~146_combout\,
	combout => \ram|Mux0~157_combout\);

-- Location: LCCOMB_X62_Y34_N14
\ram|Mux0~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~168_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux0~157_combout\ & ((\ram|Mux0~167_combout\))) # (!\ram|Mux0~157_combout\ & (\ram|Mux0~136_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux0~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~136_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux0~167_combout\,
	datad => \ram|Mux0~157_combout\,
	combout => \ram|Mux0~168_combout\);

-- Location: FF_X60_Y38_N17
\ram|s_Memoria[216][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][7]~q\);

-- Location: FF_X61_Y34_N27
\ram|s_Memoria[152][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][7]~q\);

-- Location: FF_X60_Y34_N25
\ram|s_Memoria[200][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][7]~q\);

-- Location: FF_X61_Y34_N25
\ram|s_Memoria[136][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][7]~q\);

-- Location: LCCOMB_X60_Y34_N24
\ram|Mux0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~84_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[200][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[136][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[200][7]~q\,
	datad => \ram|s_Memoria[136][7]~q\,
	combout => \ram|Mux0~84_combout\);

-- Location: LCCOMB_X61_Y34_N26
\ram|Mux0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~85_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~84_combout\ & (\ram|s_Memoria[216][7]~q\)) # (!\ram|Mux0~84_combout\ & ((\ram|s_Memoria[152][7]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[216][7]~q\,
	datac => \ram|s_Memoria[152][7]~q\,
	datad => \ram|Mux0~84_combout\,
	combout => \ram|Mux0~85_combout\);

-- Location: FF_X61_Y30_N9
\ram|s_Memoria[184][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][7]~q\);

-- Location: FF_X60_Y30_N23
\ram|s_Memoria[168][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][7]~q\);

-- Location: FF_X60_Y30_N21
\ram|s_Memoria[232][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][7]~q\);

-- Location: LCCOMB_X60_Y30_N22
\ram|Mux0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~91_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[232][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[168][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[168][7]~q\,
	datad => \ram|s_Memoria[232][7]~q\,
	combout => \ram|Mux0~91_combout\);

-- Location: FF_X61_Y30_N19
\ram|s_Memoria[248][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][7]~q\);

-- Location: LCCOMB_X61_Y30_N18
\ram|Mux0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~92_combout\ = (\ram|Mux0~91_combout\ & (((\ram|s_Memoria[248][7]~q\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux0~91_combout\ & (\ram|s_Memoria[184][7]~q\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[184][7]~q\,
	datab => \ram|Mux0~91_combout\,
	datac => \ram|s_Memoria[248][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~92_combout\);

-- Location: FF_X59_Y31_N29
\ram|s_Memoria[104][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][7]~q\);

-- Location: FF_X59_Y31_N7
\ram|s_Memoria[120][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][7]~q\);

-- Location: LCCOMB_X59_Y32_N2
\ram|s_Memoria[56][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[56][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[56][7]~feeder_combout\);

-- Location: FF_X59_Y32_N3
\ram|s_Memoria[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[56][7]~feeder_combout\,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][7]~q\);

-- Location: FF_X59_Y32_N29
\ram|s_Memoria[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][7]~q\);

-- Location: LCCOMB_X59_Y32_N28
\ram|Mux0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~86_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[56][7]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[40][7]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[56][7]~q\,
	datac => \ram|s_Memoria[40][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~86_combout\);

-- Location: LCCOMB_X59_Y31_N6
\ram|Mux0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~87_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~86_combout\ & ((\ram|s_Memoria[120][7]~q\))) # (!\ram|Mux0~86_combout\ & (\ram|s_Memoria[104][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[104][7]~q\,
	datac => \ram|s_Memoria[120][7]~q\,
	datad => \ram|Mux0~86_combout\,
	combout => \ram|Mux0~87_combout\);

-- Location: FF_X60_Y31_N1
\ram|s_Memoria[72][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][7]~q\);

-- Location: FF_X60_Y31_N3
\ram|s_Memoria[88][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][7]~q\);

-- Location: LCCOMB_X58_Y35_N24
\ram|s_Memoria[24][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[24][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[24][7]~feeder_combout\);

-- Location: FF_X58_Y35_N25
\ram|s_Memoria[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[24][7]~feeder_combout\,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][7]~q\);

-- Location: FF_X60_Y35_N19
\ram|s_Memoria[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][7]~q\);

-- Location: LCCOMB_X60_Y35_N18
\ram|Mux0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~88_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[24][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[24][7]~q\,
	datac => \ram|s_Memoria[8][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~88_combout\);

-- Location: LCCOMB_X60_Y31_N2
\ram|Mux0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~89_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~88_combout\ & ((\ram|s_Memoria[88][7]~q\))) # (!\ram|Mux0~88_combout\ & (\ram|s_Memoria[72][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[72][7]~q\,
	datac => \ram|s_Memoria[88][7]~q\,
	datad => \ram|Mux0~88_combout\,
	combout => \ram|Mux0~89_combout\);

-- Location: LCCOMB_X60_Y31_N24
\ram|Mux0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~90_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux0~87_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux0~87_combout\,
	datad => \ram|Mux0~89_combout\,
	combout => \ram|Mux0~90_combout\);

-- Location: LCCOMB_X61_Y34_N18
\ram|Mux0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~93_combout\ = (\ram|Mux0~90_combout\ & (((\ram|Mux0~92_combout\) # (!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux0~90_combout\ & (\ram|Mux0~85_combout\ & ((\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~85_combout\,
	datab => \ram|Mux0~92_combout\,
	datac => \ram|Mux0~90_combout\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~93_combout\);

-- Location: FF_X62_Y32_N15
\ram|s_Memoria[144][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][7]~q\);

-- Location: FF_X62_Y32_N17
\ram|s_Memoria[176][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][7]~q\);

-- Location: LCCOMB_X58_Y32_N18
\ram|s_Memoria[48][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[48][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[48][7]~feeder_combout\);

-- Location: FF_X58_Y32_N19
\ram|s_Memoria[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[48][7]~feeder_combout\,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][7]~q\);

-- Location: FF_X58_Y32_N21
\ram|s_Memoria[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][7]~q\);

-- Location: LCCOMB_X58_Y32_N20
\ram|Mux0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~104_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[48][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[48][7]~q\,
	datac => \ram|s_Memoria[16][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~104_combout\);

-- Location: LCCOMB_X62_Y32_N16
\ram|Mux0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~105_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~104_combout\ & ((\ram|s_Memoria[176][7]~q\))) # (!\ram|Mux0~104_combout\ & (\ram|s_Memoria[144][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[144][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[176][7]~q\,
	datad => \ram|Mux0~104_combout\,
	combout => \ram|Mux0~105_combout\);

-- Location: LCCOMB_X63_Y34_N12
\ram|s_Memoria[192][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[192][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[192][7]~feeder_combout\);

-- Location: FF_X63_Y34_N13
\ram|s_Memoria[192][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[192][7]~feeder_combout\,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][7]~q\);

-- Location: FF_X63_Y34_N31
\ram|s_Memoria[64][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][7]~q\);

-- Location: LCCOMB_X63_Y34_N30
\ram|Mux0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~106_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[192][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[64][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[192][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[64][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~106_combout\);

-- Location: FF_X63_Y33_N9
\ram|s_Memoria[96][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][7]~q\);

-- Location: FF_X63_Y33_N11
\ram|s_Memoria[224][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][7]~q\);

-- Location: LCCOMB_X63_Y33_N10
\ram|Mux0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~107_combout\ = (\ram|Mux0~106_combout\ & (((\ram|s_Memoria[224][7]~q\) # (!\addresscounter|adder|s_cntValue\(5))))) # (!\ram|Mux0~106_combout\ & (\ram|s_Memoria[96][7]~q\ & ((\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~106_combout\,
	datab => \ram|s_Memoria[96][7]~q\,
	datac => \ram|s_Memoria[224][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~107_combout\);

-- Location: FF_X60_Y33_N11
\ram|s_Memoria[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][7]~q\);

-- Location: FF_X62_Y34_N19
\ram|s_Memoria[160][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][7]~q\);

-- Location: FF_X63_Y37_N31
\ram|s_Memoria[128][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][7]~q\);

-- Location: FF_X63_Y35_N9
\ram|s_Memoria[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][7]~q\);

-- Location: LCCOMB_X63_Y35_N8
\ram|Mux0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~108_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[128][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[128][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[0][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~108_combout\);

-- Location: LCCOMB_X62_Y34_N18
\ram|Mux0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~109_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~108_combout\ & ((\ram|s_Memoria[160][7]~q\))) # (!\ram|Mux0~108_combout\ & (\ram|s_Memoria[32][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[32][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[160][7]~q\,
	datad => \ram|Mux0~108_combout\,
	combout => \ram|Mux0~109_combout\);

-- Location: LCCOMB_X62_Y34_N24
\ram|Mux0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~110_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux0~107_combout\)) # (!\addresscounter|adder|s_cntValue\(6) 
-- & ((\ram|Mux0~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux0~107_combout\,
	datad => \ram|Mux0~109_combout\,
	combout => \ram|Mux0~110_combout\);

-- Location: LCCOMB_X66_Y36_N26
\ram|s_Memoria[208][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[208][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[208][7]~feeder_combout\);

-- Location: FF_X66_Y36_N27
\ram|s_Memoria[208][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[208][7]~feeder_combout\,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][7]~q\);

-- Location: FF_X66_Y36_N17
\ram|s_Memoria[80][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][7]~q\);

-- Location: LCCOMB_X66_Y36_N16
\ram|Mux0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~111_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[208][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[80][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[208][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[80][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~111_combout\);

-- Location: FF_X63_Y36_N19
\ram|s_Memoria[240][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][7]~q\);

-- Location: LCCOMB_X63_Y36_N20
\ram|s_Memoria[112][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[112][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[112][7]~feeder_combout\);

-- Location: FF_X63_Y36_N21
\ram|s_Memoria[112][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[112][7]~feeder_combout\,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][7]~q\);

-- Location: LCCOMB_X63_Y36_N18
\ram|Mux0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~112_combout\ = (\ram|Mux0~111_combout\ & (((\ram|s_Memoria[240][7]~q\)) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\ram|Mux0~111_combout\ & (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[112][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~111_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[240][7]~q\,
	datad => \ram|s_Memoria[112][7]~q\,
	combout => \ram|Mux0~112_combout\);

-- Location: LCCOMB_X62_Y34_N22
\ram|Mux0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~113_combout\ = (\ram|Mux0~110_combout\ & (((\ram|Mux0~112_combout\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux0~110_combout\ & (\ram|Mux0~105_combout\ & (\addresscounter|adder|s_cntValue\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~105_combout\,
	datab => \ram|Mux0~110_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux0~112_combout\,
	combout => \ram|Mux0~113_combout\);

-- Location: FF_X67_Y34_N23
\ram|s_Memoria[194][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][7]~q\);

-- Location: FF_X67_Y34_N25
\ram|s_Memoria[226][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][7]~q\);

-- Location: FF_X67_Y36_N11
\ram|s_Memoria[66][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][7]~q\);

-- Location: LCCOMB_X67_Y36_N20
\ram|s_Memoria[98][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[98][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[98][7]~feeder_combout\);

-- Location: FF_X67_Y36_N21
\ram|s_Memoria[98][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[98][7]~feeder_combout\,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][7]~q\);

-- Location: LCCOMB_X67_Y36_N10
\ram|Mux0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~94_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[98][7]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[66][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[66][7]~q\,
	datad => \ram|s_Memoria[98][7]~q\,
	combout => \ram|Mux0~94_combout\);

-- Location: LCCOMB_X67_Y34_N24
\ram|Mux0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~95_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~94_combout\ & ((\ram|s_Memoria[226][7]~q\))) # (!\ram|Mux0~94_combout\ & (\ram|s_Memoria[194][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[194][7]~q\,
	datac => \ram|s_Memoria[226][7]~q\,
	datad => \ram|Mux0~94_combout\,
	combout => \ram|Mux0~95_combout\);

-- Location: FF_X70_Y36_N31
\ram|s_Memoria[210][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][7]~q\);

-- Location: FF_X70_Y36_N9
\ram|s_Memoria[242][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][7]~q\);

-- Location: LCCOMB_X68_Y36_N26
\ram|s_Memoria[82][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[82][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[82][7]~feeder_combout\);

-- Location: FF_X68_Y36_N27
\ram|s_Memoria[82][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[82][7]~feeder_combout\,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][7]~q\);

-- Location: LCCOMB_X68_Y36_N4
\ram|s_Memoria[114][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[114][7]~feeder_combout\);

-- Location: FF_X68_Y36_N5
\ram|s_Memoria[114][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[114][7]~feeder_combout\,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][7]~q\);

-- Location: LCCOMB_X69_Y36_N14
\ram|Mux0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~101_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[114][7]~q\) # (\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[82][7]~q\ & ((!\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[82][7]~q\,
	datab => \ram|s_Memoria[114][7]~q\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~101_combout\);

-- Location: LCCOMB_X70_Y36_N8
\ram|Mux0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~102_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~101_combout\ & ((\ram|s_Memoria[242][7]~q\))) # (!\ram|Mux0~101_combout\ & (\ram|s_Memoria[210][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[210][7]~q\,
	datac => \ram|s_Memoria[242][7]~q\,
	datad => \ram|Mux0~101_combout\,
	combout => \ram|Mux0~102_combout\);

-- Location: FF_X65_Y36_N29
\ram|s_Memoria[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][7]~q\);

-- Location: FF_X65_Y36_N15
\ram|s_Memoria[178][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][7]~q\);

-- Location: LCCOMB_X69_Y36_N22
\ram|s_Memoria[146][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[146][7]~feeder_combout\);

-- Location: FF_X69_Y36_N23
\ram|s_Memoria[146][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[146][7]~feeder_combout\,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][7]~q\);

-- Location: FF_X69_Y36_N9
\ram|s_Memoria[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][7]~q\);

-- Location: LCCOMB_X69_Y36_N8
\ram|Mux0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~96_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[146][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[18][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[146][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[18][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~96_combout\);

-- Location: LCCOMB_X65_Y36_N14
\ram|Mux0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~97_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~96_combout\ & ((\ram|s_Memoria[178][7]~q\))) # (!\ram|Mux0~96_combout\ & (\ram|s_Memoria[50][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[50][7]~q\,
	datac => \ram|s_Memoria[178][7]~q\,
	datad => \ram|Mux0~96_combout\,
	combout => \ram|Mux0~97_combout\);

-- Location: FF_X65_Y35_N5
\ram|s_Memoria[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][7]~q\);

-- Location: FF_X65_Y35_N9
\ram|s_Memoria[162][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][7]~q\);

-- Location: LCCOMB_X66_Y35_N6
\ram|s_Memoria[130][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[130][7]~feeder_combout\);

-- Location: FF_X66_Y35_N7
\ram|s_Memoria[130][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[130][7]~feeder_combout\,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][7]~q\);

-- Location: LCCOMB_X66_Y35_N0
\ram|s_Memoria[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[2][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[2][7]~feeder_combout\);

-- Location: FF_X66_Y35_N1
\ram|s_Memoria[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[2][7]~feeder_combout\,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][7]~q\);

-- Location: LCCOMB_X65_Y35_N18
\ram|Mux0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~98_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[130][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[2][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[130][7]~q\,
	datab => \ram|s_Memoria[2][7]~q\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~98_combout\);

-- Location: LCCOMB_X65_Y35_N8
\ram|Mux0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~99_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~98_combout\ & ((\ram|s_Memoria[162][7]~q\))) # (!\ram|Mux0~98_combout\ & (\ram|s_Memoria[34][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[34][7]~q\,
	datac => \ram|s_Memoria[162][7]~q\,
	datad => \ram|Mux0~98_combout\,
	combout => \ram|Mux0~99_combout\);

-- Location: LCCOMB_X62_Y34_N10
\ram|Mux0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~100_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|Mux0~97_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux0~97_combout\,
	datad => \ram|Mux0~99_combout\,
	combout => \ram|Mux0~100_combout\);

-- Location: LCCOMB_X62_Y34_N28
\ram|Mux0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~103_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~100_combout\ & ((\ram|Mux0~102_combout\))) # (!\ram|Mux0~100_combout\ & (\ram|Mux0~95_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux0~95_combout\,
	datac => \ram|Mux0~102_combout\,
	datad => \ram|Mux0~100_combout\,
	combout => \ram|Mux0~103_combout\);

-- Location: LCCOMB_X62_Y34_N4
\ram|Mux0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~114_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux0~103_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|Mux0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux0~113_combout\,
	datad => \ram|Mux0~103_combout\,
	combout => \ram|Mux0~114_combout\);

-- Location: FF_X61_Y32_N27
\ram|s_Memoria[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][7]~q\);

-- Location: FF_X60_Y33_N21
\ram|s_Memoria[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][7]~q\);

-- Location: LCCOMB_X65_Y33_N12
\ram|s_Memoria[106][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[106][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[106][7]~feeder_combout\);

-- Location: FF_X65_Y33_N13
\ram|s_Memoria[106][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[106][7]~feeder_combout\,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][7]~q\);

-- Location: LCCOMB_X60_Y33_N20
\ram|Mux0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~115_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[106][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[42][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[42][7]~q\,
	datad => \ram|s_Memoria[106][7]~q\,
	combout => \ram|Mux0~115_combout\);

-- Location: FF_X61_Y32_N25
\ram|s_Memoria[122][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][7]~q\);

-- Location: LCCOMB_X61_Y32_N24
\ram|Mux0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~116_combout\ = (\ram|Mux0~115_combout\ & (((\ram|s_Memoria[122][7]~q\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux0~115_combout\ & (\ram|s_Memoria[58][7]~q\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[58][7]~q\,
	datab => \ram|Mux0~115_combout\,
	datac => \ram|s_Memoria[122][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~116_combout\);

-- Location: FF_X65_Y32_N21
\ram|s_Memoria[186][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][7]~q\);

-- Location: FF_X65_Y32_N31
\ram|s_Memoria[170][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][7]~q\);

-- Location: LCCOMB_X65_Y32_N30
\ram|Mux0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~122_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[186][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[170][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[186][7]~q\,
	datac => \ram|s_Memoria[170][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~122_combout\);

-- Location: LCCOMB_X65_Y34_N0
\ram|s_Memoria[234][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[234][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[234][7]~feeder_combout\);

-- Location: FF_X65_Y34_N1
\ram|s_Memoria[234][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[234][7]~feeder_combout\,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][7]~q\);

-- Location: FF_X65_Y34_N15
\ram|s_Memoria[250][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][7]~q\);

-- Location: LCCOMB_X65_Y34_N14
\ram|Mux0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~123_combout\ = (\ram|Mux0~122_combout\ & (((\ram|s_Memoria[250][7]~q\) # (!\addresscounter|adder|s_cntValue\(6))))) # (!\ram|Mux0~122_combout\ & (\ram|s_Memoria[234][7]~q\ & ((\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~122_combout\,
	datab => \ram|s_Memoria[234][7]~q\,
	datac => \ram|s_Memoria[250][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~123_combout\);

-- Location: LCCOMB_X58_Y35_N14
\ram|s_Memoria[26][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[26][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[26][7]~feeder_combout\);

-- Location: FF_X58_Y35_N15
\ram|s_Memoria[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[26][7]~feeder_combout\,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][7]~q\);

-- Location: FF_X62_Y33_N23
\ram|s_Memoria[90][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][7]~q\);

-- Location: FF_X62_Y33_N17
\ram|s_Memoria[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][7]~q\);

-- Location: LCCOMB_X65_Y33_N26
\ram|s_Memoria[74][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[74][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[74][7]~feeder_combout\);

-- Location: FF_X65_Y33_N27
\ram|s_Memoria[74][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[74][7]~feeder_combout\,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][7]~q\);

-- Location: LCCOMB_X62_Y33_N16
\ram|Mux0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~119_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[74][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[10][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[10][7]~q\,
	datad => \ram|s_Memoria[74][7]~q\,
	combout => \ram|Mux0~119_combout\);

-- Location: LCCOMB_X62_Y33_N22
\ram|Mux0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~120_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~119_combout\ & ((\ram|s_Memoria[90][7]~q\))) # (!\ram|Mux0~119_combout\ & (\ram|s_Memoria[26][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[26][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[90][7]~q\,
	datad => \ram|Mux0~119_combout\,
	combout => \ram|Mux0~120_combout\);

-- Location: FF_X66_Y34_N1
\ram|s_Memoria[202][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][7]~q\);

-- Location: FF_X66_Y34_N15
\ram|s_Memoria[218][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][7]~q\);

-- Location: LCCOMB_X61_Y33_N28
\ram|s_Memoria[154][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[154][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[154][7]~feeder_combout\);

-- Location: FF_X61_Y33_N29
\ram|s_Memoria[154][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[154][7]~feeder_combout\,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][7]~q\);

-- Location: FF_X61_Y33_N7
\ram|s_Memoria[138][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][7]~q\);

-- Location: LCCOMB_X61_Y33_N6
\ram|Mux0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~117_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[154][7]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[138][7]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[154][7]~q\,
	datac => \ram|s_Memoria[138][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~117_combout\);

-- Location: LCCOMB_X66_Y34_N14
\ram|Mux0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~118_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~117_combout\ & ((\ram|s_Memoria[218][7]~q\))) # (!\ram|Mux0~117_combout\ & (\ram|s_Memoria[202][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[202][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[218][7]~q\,
	datad => \ram|Mux0~117_combout\,
	combout => \ram|Mux0~118_combout\);

-- Location: LCCOMB_X61_Y34_N20
\ram|Mux0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~121_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~118_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux0~120_combout\,
	datad => \ram|Mux0~118_combout\,
	combout => \ram|Mux0~121_combout\);

-- Location: LCCOMB_X61_Y34_N22
\ram|Mux0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~124_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~121_combout\ & ((\ram|Mux0~123_combout\))) # (!\ram|Mux0~121_combout\ & (\ram|Mux0~116_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~116_combout\,
	datab => \ram|Mux0~123_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux0~121_combout\,
	combout => \ram|Mux0~124_combout\);

-- Location: LCCOMB_X62_Y34_N26
\ram|Mux0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~125_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~114_combout\ & ((\ram|Mux0~124_combout\))) # (!\ram|Mux0~114_combout\ & (\ram|Mux0~93_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|Mux0~93_combout\,
	datac => \ram|Mux0~114_combout\,
	datad => \ram|Mux0~124_combout\,
	combout => \ram|Mux0~125_combout\);

-- Location: FF_X52_Y33_N13
\ram|s_Memoria[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][7]~q\);

-- Location: FF_X52_Y33_N11
\ram|s_Memoria[123][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][7]~q\);

-- Location: LCCOMB_X56_Y33_N28
\ram|s_Memoria[107][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[107][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[107][7]~feeder_combout\);

-- Location: FF_X56_Y33_N29
\ram|s_Memoria[107][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[107][7]~feeder_combout\,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][7]~q\);

-- Location: FF_X56_Y33_N27
\ram|s_Memoria[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][7]~q\);

-- Location: LCCOMB_X56_Y33_N26
\ram|Mux0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~73_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[107][7]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[43][7]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[107][7]~q\,
	datac => \ram|s_Memoria[43][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~73_combout\);

-- Location: LCCOMB_X52_Y33_N10
\ram|Mux0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~74_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~73_combout\ & ((\ram|s_Memoria[123][7]~q\))) # (!\ram|Mux0~73_combout\ & (\ram|s_Memoria[59][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[59][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[123][7]~q\,
	datad => \ram|Mux0~73_combout\,
	combout => \ram|Mux0~74_combout\);

-- Location: FF_X58_Y31_N5
\ram|s_Memoria[235][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][7]~q\);

-- Location: FF_X58_Y31_N3
\ram|s_Memoria[251][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][7]~q\);

-- Location: LCCOMB_X57_Y30_N28
\ram|s_Memoria[187][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[187][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[187][7]~feeder_combout\);

-- Location: FF_X57_Y30_N29
\ram|s_Memoria[187][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[187][7]~feeder_combout\,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][7]~q\);

-- Location: FF_X57_Y30_N23
\ram|s_Memoria[171][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][7]~q\);

-- Location: LCCOMB_X57_Y30_N22
\ram|Mux0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~80_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[187][7]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[171][7]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[187][7]~q\,
	datac => \ram|s_Memoria[171][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~80_combout\);

-- Location: LCCOMB_X58_Y31_N2
\ram|Mux0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~81_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~80_combout\ & ((\ram|s_Memoria[251][7]~q\))) # (!\ram|Mux0~80_combout\ & (\ram|s_Memoria[235][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[235][7]~q\,
	datac => \ram|s_Memoria[251][7]~q\,
	datad => \ram|Mux0~80_combout\,
	combout => \ram|Mux0~81_combout\);

-- Location: LCCOMB_X56_Y31_N12
\ram|s_Memoria[203][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[203][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[203][7]~feeder_combout\);

-- Location: FF_X56_Y31_N13
\ram|s_Memoria[203][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[203][7]~feeder_combout\,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][7]~q\);

-- Location: FF_X55_Y31_N5
\ram|s_Memoria[219][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][7]~q\);

-- Location: LCCOMB_X55_Y33_N8
\ram|s_Memoria[155][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[155][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[155][7]~feeder_combout\);

-- Location: FF_X55_Y33_N9
\ram|s_Memoria[155][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[155][7]~feeder_combout\,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][7]~q\);

-- Location: FF_X55_Y33_N15
\ram|s_Memoria[139][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][7]~q\);

-- Location: LCCOMB_X55_Y33_N14
\ram|Mux0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~75_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[155][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[139][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[155][7]~q\,
	datac => \ram|s_Memoria[139][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~75_combout\);

-- Location: LCCOMB_X55_Y31_N4
\ram|Mux0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~76_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~75_combout\ & ((\ram|s_Memoria[219][7]~q\))) # (!\ram|Mux0~75_combout\ & (\ram|s_Memoria[203][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[203][7]~q\,
	datac => \ram|s_Memoria[219][7]~q\,
	datad => \ram|Mux0~75_combout\,
	combout => \ram|Mux0~76_combout\);

-- Location: FF_X54_Y33_N5
\ram|s_Memoria[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][7]~q\);

-- Location: FF_X54_Y33_N23
\ram|s_Memoria[91][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][7]~q\);

-- Location: LCCOMB_X53_Y33_N4
\ram|s_Memoria[75][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[75][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[75][7]~feeder_combout\);

-- Location: FF_X53_Y33_N5
\ram|s_Memoria[75][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[75][7]~feeder_combout\,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][7]~q\);

-- Location: FF_X53_Y33_N11
\ram|s_Memoria[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][7]~q\);

-- Location: LCCOMB_X53_Y33_N10
\ram|Mux0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~77_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[75][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[11][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[75][7]~q\,
	datac => \ram|s_Memoria[11][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~77_combout\);

-- Location: LCCOMB_X54_Y33_N22
\ram|Mux0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~78_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~77_combout\ & ((\ram|s_Memoria[91][7]~q\))) # (!\ram|Mux0~77_combout\ & (\ram|s_Memoria[27][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[27][7]~q\,
	datac => \ram|s_Memoria[91][7]~q\,
	datad => \ram|Mux0~77_combout\,
	combout => \ram|Mux0~78_combout\);

-- Location: LCCOMB_X59_Y33_N0
\ram|Mux0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~79_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux0~76_combout\)) # (!\addresscounter|adder|s_cntValue\(7) & 
-- ((\ram|Mux0~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux0~76_combout\,
	datad => \ram|Mux0~78_combout\,
	combout => \ram|Mux0~79_combout\);

-- Location: LCCOMB_X59_Y33_N30
\ram|Mux0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~82_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~79_combout\ & ((\ram|Mux0~81_combout\))) # (!\ram|Mux0~79_combout\ & (\ram|Mux0~74_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~74_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux0~81_combout\,
	datad => \ram|Mux0~79_combout\,
	combout => \ram|Mux0~82_combout\);

-- Location: LCCOMB_X57_Y31_N24
\ram|s_Memoria[217][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[217][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[217][7]~feeder_combout\);

-- Location: FF_X57_Y31_N25
\ram|s_Memoria[217][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[217][7]~feeder_combout\,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][7]~q\);

-- Location: FF_X59_Y33_N13
\ram|s_Memoria[153][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][7]~q\);

-- Location: FF_X59_Y33_N19
\ram|s_Memoria[137][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][7]~q\);

-- Location: LCCOMB_X61_Y35_N16
\ram|s_Memoria[201][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[201][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[201][7]~feeder_combout\);

-- Location: FF_X61_Y35_N17
\ram|s_Memoria[201][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[201][7]~feeder_combout\,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][7]~q\);

-- Location: LCCOMB_X59_Y33_N18
\ram|Mux0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~42_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[201][7]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[137][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[137][7]~q\,
	datad => \ram|s_Memoria[201][7]~q\,
	combout => \ram|Mux0~42_combout\);

-- Location: LCCOMB_X59_Y33_N12
\ram|Mux0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~43_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~42_combout\ & (\ram|s_Memoria[217][7]~q\)) # (!\ram|Mux0~42_combout\ & ((\ram|s_Memoria[153][7]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[217][7]~q\,
	datac => \ram|s_Memoria[153][7]~q\,
	datad => \ram|Mux0~42_combout\,
	combout => \ram|Mux0~43_combout\);

-- Location: FF_X58_Y30_N21
\ram|s_Memoria[185][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][7]~q\);

-- Location: FF_X58_Y30_N27
\ram|s_Memoria[249][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][7]~q\);

-- Location: LCCOMB_X59_Y30_N8
\ram|s_Memoria[233][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[233][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[233][7]~feeder_combout\);

-- Location: FF_X59_Y30_N9
\ram|s_Memoria[233][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[233][7]~feeder_combout\,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][7]~q\);

-- Location: FF_X59_Y30_N7
\ram|s_Memoria[169][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][7]~q\);

-- Location: LCCOMB_X59_Y30_N6
\ram|Mux0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~49_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[233][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[169][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[233][7]~q\,
	datac => \ram|s_Memoria[169][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux0~49_combout\);

-- Location: LCCOMB_X58_Y30_N26
\ram|Mux0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~50_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~49_combout\ & ((\ram|s_Memoria[249][7]~q\))) # (!\ram|Mux0~49_combout\ & (\ram|s_Memoria[185][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[185][7]~q\,
	datac => \ram|s_Memoria[249][7]~q\,
	datad => \ram|Mux0~49_combout\,
	combout => \ram|Mux0~50_combout\);

-- Location: FF_X59_Y35_N9
\ram|s_Memoria[73][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][7]~q\);

-- Location: FF_X59_Y35_N19
\ram|s_Memoria[89][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][7]~q\);

-- Location: LCCOMB_X56_Y35_N12
\ram|s_Memoria[25][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[25][7]~feeder_combout\);

-- Location: FF_X56_Y35_N13
\ram|s_Memoria[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[25][7]~feeder_combout\,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][7]~q\);

-- Location: FF_X56_Y35_N7
\ram|s_Memoria[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][7]~q\);

-- Location: LCCOMB_X56_Y35_N6
\ram|Mux0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~46_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[25][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[9][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[25][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[9][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~46_combout\);

-- Location: LCCOMB_X59_Y35_N18
\ram|Mux0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~47_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~46_combout\ & ((\ram|s_Memoria[89][7]~q\))) # (!\ram|Mux0~46_combout\ & (\ram|s_Memoria[73][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[73][7]~q\,
	datac => \ram|s_Memoria[89][7]~q\,
	datad => \ram|Mux0~46_combout\,
	combout => \ram|Mux0~47_combout\);

-- Location: LCCOMB_X55_Y30_N18
\ram|s_Memoria[105][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[105][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[105][7]~feeder_combout\);

-- Location: FF_X55_Y30_N19
\ram|s_Memoria[105][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[105][7]~feeder_combout\,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][7]~q\);

-- Location: FF_X55_Y30_N17
\ram|s_Memoria[121][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][7]~q\);

-- Location: LCCOMB_X54_Y34_N12
\ram|s_Memoria[57][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[57][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[57][7]~feeder_combout\);

-- Location: FF_X54_Y34_N13
\ram|s_Memoria[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[57][7]~feeder_combout\,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][7]~q\);

-- Location: FF_X54_Y34_N15
\ram|s_Memoria[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][7]~q\);

-- Location: LCCOMB_X54_Y34_N14
\ram|Mux0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~44_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[57][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[41][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[57][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[41][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux0~44_combout\);

-- Location: LCCOMB_X55_Y30_N16
\ram|Mux0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~45_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~44_combout\ & ((\ram|s_Memoria[121][7]~q\))) # (!\ram|Mux0~44_combout\ & (\ram|s_Memoria[105][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[105][7]~q\,
	datac => \ram|s_Memoria[121][7]~q\,
	datad => \ram|Mux0~44_combout\,
	combout => \ram|Mux0~45_combout\);

-- Location: LCCOMB_X59_Y33_N28
\ram|Mux0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~48_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux0~45_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux0~47_combout\,
	datad => \ram|Mux0~45_combout\,
	combout => \ram|Mux0~48_combout\);

-- Location: LCCOMB_X59_Y33_N26
\ram|Mux0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~51_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~48_combout\ & ((\ram|Mux0~50_combout\))) # (!\ram|Mux0~48_combout\ & (\ram|Mux0~43_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~43_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux0~50_combout\,
	datad => \ram|Mux0~48_combout\,
	combout => \ram|Mux0~51_combout\);

-- Location: LCCOMB_X56_Y32_N18
\ram|s_Memoria[99][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[99][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[99][7]~feeder_combout\);

-- Location: FF_X56_Y32_N19
\ram|s_Memoria[99][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[99][7]~feeder_combout\,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][7]~q\);

-- Location: FF_X56_Y32_N21
\ram|s_Memoria[67][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][7]~q\);

-- Location: LCCOMB_X56_Y32_N20
\ram|Mux0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~52_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[99][7]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[67][7]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[99][7]~q\,
	datac => \ram|s_Memoria[67][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~52_combout\);

-- Location: LCCOMB_X60_Y32_N2
\ram|s_Memoria[195][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[195][7]~feeder_combout\);

-- Location: FF_X60_Y32_N3
\ram|s_Memoria[195][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[195][7]~feeder_combout\,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][7]~q\);

-- Location: FF_X60_Y32_N9
\ram|s_Memoria[227][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][7]~q\);

-- Location: LCCOMB_X60_Y32_N8
\ram|Mux0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~53_combout\ = (\ram|Mux0~52_combout\ & (((\ram|s_Memoria[227][7]~q\) # (!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux0~52_combout\ & (\ram|s_Memoria[195][7]~q\ & ((\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~52_combout\,
	datab => \ram|s_Memoria[195][7]~q\,
	datac => \ram|s_Memoria[227][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~53_combout\);

-- Location: LCCOMB_X50_Y35_N22
\ram|s_Memoria[35][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[35][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[35][7]~feeder_combout\);

-- Location: FF_X50_Y35_N23
\ram|s_Memoria[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[35][7]~feeder_combout\,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][7]~q\);

-- Location: FF_X50_Y35_N17
\ram|s_Memoria[163][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][7]~q\);

-- Location: LCCOMB_X55_Y34_N0
\ram|s_Memoria[131][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[131][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[131][7]~feeder_combout\);

-- Location: FF_X55_Y34_N1
\ram|s_Memoria[131][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[131][7]~feeder_combout\,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][7]~q\);

-- Location: FF_X55_Y34_N23
\ram|s_Memoria[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][7]~q\);

-- Location: LCCOMB_X55_Y34_N22
\ram|Mux0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~56_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[131][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[3][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[131][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[3][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~56_combout\);

-- Location: LCCOMB_X50_Y35_N16
\ram|Mux0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~57_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~56_combout\ & ((\ram|s_Memoria[163][7]~q\))) # (!\ram|Mux0~56_combout\ & (\ram|s_Memoria[35][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[35][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[163][7]~q\,
	datad => \ram|Mux0~56_combout\,
	combout => \ram|Mux0~57_combout\);

-- Location: FF_X53_Y34_N21
\ram|s_Memoria[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][7]~q\);

-- Location: FF_X53_Y34_N15
\ram|s_Memoria[179][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][7]~q\);

-- Location: FF_X55_Y32_N17
\ram|s_Memoria[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][7]~q\);

-- Location: LCCOMB_X55_Y32_N2
\ram|s_Memoria[147][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[147][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[147][7]~feeder_combout\);

-- Location: FF_X55_Y32_N3
\ram|s_Memoria[147][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[147][7]~feeder_combout\,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][7]~q\);

-- Location: LCCOMB_X55_Y32_N16
\ram|Mux0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~54_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[147][7]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[19][7]~q\,
	datad => \ram|s_Memoria[147][7]~q\,
	combout => \ram|Mux0~54_combout\);

-- Location: LCCOMB_X53_Y34_N14
\ram|Mux0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~55_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~54_combout\ & ((\ram|s_Memoria[179][7]~q\))) # (!\ram|Mux0~54_combout\ & (\ram|s_Memoria[51][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[51][7]~q\,
	datac => \ram|s_Memoria[179][7]~q\,
	datad => \ram|Mux0~54_combout\,
	combout => \ram|Mux0~55_combout\);

-- Location: LCCOMB_X62_Y34_N30
\ram|Mux0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~58_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|Mux0~55_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux0~57_combout\,
	datad => \ram|Mux0~55_combout\,
	combout => \ram|Mux0~58_combout\);

-- Location: FF_X53_Y32_N23
\ram|s_Memoria[211][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][7]~q\);

-- Location: FF_X53_Y32_N21
\ram|s_Memoria[243][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][7]~q\);

-- Location: LCCOMB_X57_Y32_N4
\ram|s_Memoria[115][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[115][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[115][7]~feeder_combout\);

-- Location: FF_X57_Y32_N5
\ram|s_Memoria[115][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[115][7]~feeder_combout\,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][7]~q\);

-- Location: FF_X57_Y32_N27
\ram|s_Memoria[83][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][7]~q\);

-- Location: LCCOMB_X57_Y32_N26
\ram|Mux0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~59_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[115][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[83][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[115][7]~q\,
	datac => \ram|s_Memoria[83][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~59_combout\);

-- Location: LCCOMB_X53_Y32_N20
\ram|Mux0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~60_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~59_combout\ & ((\ram|s_Memoria[243][7]~q\))) # (!\ram|Mux0~59_combout\ & (\ram|s_Memoria[211][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[211][7]~q\,
	datac => \ram|s_Memoria[243][7]~q\,
	datad => \ram|Mux0~59_combout\,
	combout => \ram|Mux0~60_combout\);

-- Location: LCCOMB_X62_Y34_N8
\ram|Mux0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~61_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux0~58_combout\ & ((\ram|Mux0~60_combout\))) # (!\ram|Mux0~58_combout\ & (\ram|Mux0~53_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~53_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux0~58_combout\,
	datad => \ram|Mux0~60_combout\,
	combout => \ram|Mux0~61_combout\);

-- Location: LCCOMB_X52_Y34_N12
\ram|s_Memoria[145][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[145][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[145][7]~feeder_combout\);

-- Location: FF_X52_Y34_N13
\ram|s_Memoria[145][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[145][7]~feeder_combout\,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][7]~q\);

-- Location: FF_X52_Y34_N15
\ram|s_Memoria[177][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][7]~q\);

-- Location: LCCOMB_X50_Y33_N10
\ram|s_Memoria[49][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[49][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[49][7]~feeder_combout\);

-- Location: FF_X50_Y33_N11
\ram|s_Memoria[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[49][7]~feeder_combout\,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][7]~q\);

-- Location: FF_X50_Y33_N1
\ram|s_Memoria[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][7]~q\);

-- Location: LCCOMB_X50_Y33_N0
\ram|Mux0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~62_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[49][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[49][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[17][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux0~62_combout\);

-- Location: LCCOMB_X52_Y34_N14
\ram|Mux0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~63_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~62_combout\ & ((\ram|s_Memoria[177][7]~q\))) # (!\ram|Mux0~62_combout\ & (\ram|s_Memoria[145][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[145][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[177][7]~q\,
	datad => \ram|Mux0~62_combout\,
	combout => \ram|Mux0~63_combout\);

-- Location: FF_X50_Y36_N1
\ram|s_Memoria[113][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][7]~q\);

-- Location: FF_X50_Y36_N23
\ram|s_Memoria[241][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][7]~q\);

-- Location: LCCOMB_X53_Y35_N8
\ram|s_Memoria[209][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[209][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[209][7]~feeder_combout\);

-- Location: FF_X53_Y35_N9
\ram|s_Memoria[209][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[209][7]~feeder_combout\,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][7]~q\);

-- Location: FF_X53_Y35_N7
\ram|s_Memoria[81][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][7]~q\);

-- Location: LCCOMB_X53_Y35_N6
\ram|Mux0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~69_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[209][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[81][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[209][7]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[81][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~69_combout\);

-- Location: LCCOMB_X50_Y36_N22
\ram|Mux0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~70_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~69_combout\ & ((\ram|s_Memoria[241][7]~q\))) # (!\ram|Mux0~69_combout\ & (\ram|s_Memoria[113][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[113][7]~q\,
	datac => \ram|s_Memoria[241][7]~q\,
	datad => \ram|Mux0~69_combout\,
	combout => \ram|Mux0~70_combout\);

-- Location: FF_X52_Y36_N23
\ram|s_Memoria[97][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][7]~q\);

-- Location: FF_X52_Y36_N25
\ram|s_Memoria[225][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][7]~q\);

-- Location: FF_X52_Y35_N23
\ram|s_Memoria[193][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][7]~q\);

-- Location: FF_X52_Y35_N1
\ram|s_Memoria[65][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][7]~q\);

-- Location: LCCOMB_X52_Y35_N0
\ram|Mux0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~64_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[193][7]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[65][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[193][7]~q\,
	datac => \ram|s_Memoria[65][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~64_combout\);

-- Location: LCCOMB_X52_Y36_N24
\ram|Mux0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~65_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux0~64_combout\ & ((\ram|s_Memoria[225][7]~q\))) # (!\ram|Mux0~64_combout\ & (\ram|s_Memoria[97][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[97][7]~q\,
	datac => \ram|s_Memoria[225][7]~q\,
	datad => \ram|Mux0~64_combout\,
	combout => \ram|Mux0~65_combout\);

-- Location: LCCOMB_X49_Y36_N8
\ram|s_Memoria[129][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[129][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[129][7]~feeder_combout\);

-- Location: FF_X49_Y36_N9
\ram|s_Memoria[129][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[129][7]~feeder_combout\,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][7]~q\);

-- Location: FF_X49_Y36_N27
\ram|s_Memoria[161][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][7]~q\);

-- Location: LCCOMB_X52_Y37_N26
\ram|s_Memoria[33][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[33][7]~feeder_combout\ = \aritmeticunit|Add0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~21_combout\,
	combout => \ram|s_Memoria[33][7]~feeder_combout\);

-- Location: FF_X52_Y37_N27
\ram|s_Memoria[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[33][7]~feeder_combout\,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][7]~q\);

-- Location: FF_X52_Y37_N13
\ram|s_Memoria[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~21_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][7]~q\);

-- Location: LCCOMB_X52_Y37_N12
\ram|Mux0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~66_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[33][7]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[1][7]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[33][7]~q\,
	datac => \ram|s_Memoria[1][7]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux0~66_combout\);

-- Location: LCCOMB_X49_Y36_N26
\ram|Mux0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~67_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux0~66_combout\ & ((\ram|s_Memoria[161][7]~q\))) # (!\ram|Mux0~66_combout\ & (\ram|s_Memoria[129][7]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[129][7]~q\,
	datac => \ram|s_Memoria[161][7]~q\,
	datad => \ram|Mux0~66_combout\,
	combout => \ram|Mux0~67_combout\);

-- Location: LCCOMB_X62_Y34_N6
\ram|Mux0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~68_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux0~65_combout\)) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\ram|Mux0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux0~65_combout\,
	datad => \ram|Mux0~67_combout\,
	combout => \ram|Mux0~68_combout\);

-- Location: LCCOMB_X62_Y34_N16
\ram|Mux0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~71_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux0~68_combout\ & ((\ram|Mux0~70_combout\))) # (!\ram|Mux0~68_combout\ & (\ram|Mux0~63_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux0~63_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux0~70_combout\,
	datad => \ram|Mux0~68_combout\,
	combout => \ram|Mux0~71_combout\);

-- Location: LCCOMB_X62_Y34_N2
\ram|Mux0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~72_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|Mux0~61_combout\)) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\ram|Mux0~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux0~61_combout\,
	datad => \ram|Mux0~71_combout\,
	combout => \ram|Mux0~72_combout\);

-- Location: LCCOMB_X62_Y34_N0
\ram|Mux0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~83_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux0~72_combout\ & (\ram|Mux0~82_combout\)) # (!\ram|Mux0~72_combout\ & ((\ram|Mux0~51_combout\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|Mux0~82_combout\,
	datac => \ram|Mux0~51_combout\,
	datad => \ram|Mux0~72_combout\,
	combout => \ram|Mux0~83_combout\);

-- Location: LCCOMB_X62_Y34_N20
\ram|Mux0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~126_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux0~83_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|Mux0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|Mux0~125_combout\,
	datad => \ram|Mux0~83_combout\,
	combout => \ram|Mux0~126_combout\);

-- Location: LCCOMB_X62_Y34_N12
\ram|Mux0~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux0~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux0~126_combout\ & ((\ram|Mux0~168_combout\))) # (!\ram|Mux0~126_combout\ & (\ram|Mux0~41_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (((\ram|Mux0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \ram|Mux0~41_combout\,
	datac => \ram|Mux0~168_combout\,
	datad => \ram|Mux0~126_combout\,
	combout => \ram|Mux0~169_combout\);

-- Location: FF_X62_Y34_N13
\ram|DataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(7));

-- Location: LCCOMB_X59_Y36_N24
\aritmeticunit|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~22_combout\ = (\aritmeticunit|process_0~0_combout\ & (\registerbank|array1[2][6]~q\)) # (!\aritmeticunit|process_0~0_combout\ & ((\aritmeticunit|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[2][6]~q\,
	datab => \aritmeticunit|process_0~0_combout\,
	datad => \aritmeticunit|Add0~16_combout\,
	combout => \aritmeticunit|Add0~22_combout\);

-- Location: LCCOMB_X59_Y36_N22
\aritmeticunit|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~23_combout\ = (\ram|s_Memoria~0_combout\ & ((\SW[0]~input_o\ & ((\aritmeticunit|Add0~22_combout\))) # (!\SW[0]~input_o\ & (\rom|Mux1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \rom|Mux1~18_combout\,
	datad => \aritmeticunit|Add0~22_combout\,
	combout => \aritmeticunit|Add0~23_combout\);

-- Location: LCCOMB_X59_Y38_N12
\ram|s_Memoria[252][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[252][6]~feeder_combout\);

-- Location: FF_X59_Y38_N13
\ram|s_Memoria[252][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[252][6]~feeder_combout\,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][6]~q\);

-- Location: FF_X61_Y41_N17
\ram|s_Memoria[254][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][6]~q\);

-- Location: LCCOMB_X65_Y42_N6
\ram|s_Memoria[246][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[246][6]~feeder_combout\);

-- Location: FF_X65_Y42_N7
\ram|s_Memoria[246][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[246][6]~feeder_combout\,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][6]~q\);

-- Location: FF_X60_Y45_N5
\ram|s_Memoria[244][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][6]~q\);

-- Location: LCCOMB_X60_Y45_N4
\ram|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~38_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[246][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[244][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[246][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[244][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~38_combout\);

-- Location: LCCOMB_X61_Y41_N16
\ram|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~39_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~38_combout\ & ((\ram|s_Memoria[254][6]~q\))) # (!\ram|Mux1~38_combout\ & (\ram|s_Memoria[252][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[252][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[254][6]~q\,
	datad => \ram|Mux1~38_combout\,
	combout => \ram|Mux1~39_combout\);

-- Location: FF_X65_Y41_N25
\ram|s_Memoria[222][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][6]~q\);

-- Location: LCCOMB_X65_Y42_N24
\ram|s_Memoria[214][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[214][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[214][6]~feeder_combout\);

-- Location: FF_X65_Y42_N25
\ram|s_Memoria[214][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[214][6]~feeder_combout\,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][6]~q\);

-- Location: FF_X60_Y41_N27
\ram|s_Memoria[212][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][6]~q\);

-- Location: LCCOMB_X61_Y42_N8
\ram|s_Memoria[220][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[220][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[220][6]~feeder_combout\);

-- Location: FF_X61_Y42_N9
\ram|s_Memoria[220][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[220][6]~feeder_combout\,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][6]~q\);

-- Location: LCCOMB_X60_Y41_N26
\ram|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~31_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[220][6]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[212][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[212][6]~q\,
	datad => \ram|s_Memoria[220][6]~q\,
	combout => \ram|Mux1~31_combout\);

-- Location: LCCOMB_X65_Y44_N0
\ram|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~32_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~31_combout\ & (\ram|s_Memoria[222][6]~q\)) # (!\ram|Mux1~31_combout\ & ((\ram|s_Memoria[214][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[222][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[214][6]~q\,
	datad => \ram|Mux1~31_combout\,
	combout => \ram|Mux1~32_combout\);

-- Location: LCCOMB_X63_Y40_N0
\ram|s_Memoria[204][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[204][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[204][6]~feeder_combout\);

-- Location: FF_X63_Y40_N1
\ram|s_Memoria[204][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[204][6]~feeder_combout\,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][6]~q\);

-- Location: FF_X59_Y41_N9
\ram|s_Memoria[206][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][6]~q\);

-- Location: LCCOMB_X66_Y38_N30
\ram|s_Memoria[198][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[198][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[198][6]~feeder_combout\);

-- Location: FF_X66_Y38_N31
\ram|s_Memoria[198][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[198][6]~feeder_combout\,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][6]~q\);

-- Location: FF_X60_Y39_N7
\ram|s_Memoria[196][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][6]~q\);

-- Location: LCCOMB_X60_Y39_N6
\ram|Mux1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~35_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[198][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[196][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[198][6]~q\,
	datac => \ram|s_Memoria[196][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~35_combout\);

-- Location: LCCOMB_X59_Y41_N8
\ram|Mux1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~36_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~35_combout\ & ((\ram|s_Memoria[206][6]~q\))) # (!\ram|Mux1~35_combout\ & (\ram|s_Memoria[204][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[204][6]~q\,
	datac => \ram|s_Memoria[206][6]~q\,
	datad => \ram|Mux1~35_combout\,
	combout => \ram|Mux1~36_combout\);

-- Location: LCCOMB_X65_Y38_N20
\ram|s_Memoria[236][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[236][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[236][6]~feeder_combout\);

-- Location: FF_X65_Y38_N21
\ram|s_Memoria[236][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[236][6]~feeder_combout\,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][6]~q\);

-- Location: FF_X61_Y41_N23
\ram|s_Memoria[238][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][6]~q\);

-- Location: LCCOMB_X66_Y38_N20
\ram|s_Memoria[230][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[230][6]~feeder_combout\);

-- Location: FF_X66_Y38_N21
\ram|s_Memoria[230][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[230][6]~feeder_combout\,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][6]~q\);

-- Location: FF_X63_Y38_N17
\ram|s_Memoria[228][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][6]~q\);

-- Location: LCCOMB_X63_Y38_N16
\ram|Mux1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~33_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[230][6]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[228][6]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[230][6]~q\,
	datac => \ram|s_Memoria[228][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux1~33_combout\);

-- Location: LCCOMB_X61_Y41_N22
\ram|Mux1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~34_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~33_combout\ & ((\ram|s_Memoria[238][6]~q\))) # (!\ram|Mux1~33_combout\ & (\ram|s_Memoria[236][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[236][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[238][6]~q\,
	datad => \ram|Mux1~33_combout\,
	combout => \ram|Mux1~34_combout\);

-- Location: LCCOMB_X60_Y44_N16
\ram|Mux1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~37_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~34_combout\))) # (!\addresscounter|adder|s_cntValue\(5) 
-- & (\ram|Mux1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~36_combout\,
	datad => \ram|Mux1~34_combout\,
	combout => \ram|Mux1~37_combout\);

-- Location: LCCOMB_X60_Y44_N6
\ram|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~40_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux1~37_combout\ & (\ram|Mux1~39_combout\)) # (!\ram|Mux1~37_combout\ & ((\ram|Mux1~32_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux1~39_combout\,
	datac => \ram|Mux1~32_combout\,
	datad => \ram|Mux1~37_combout\,
	combout => \ram|Mux1~40_combout\);

-- Location: LCCOMB_X52_Y40_N28
\ram|s_Memoria[182][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[182][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[182][6]~feeder_combout\);

-- Location: FF_X52_Y40_N29
\ram|s_Memoria[182][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[182][6]~feeder_combout\,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][6]~q\);

-- Location: FF_X57_Y40_N15
\ram|s_Memoria[180][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][6]~q\);

-- Location: LCCOMB_X57_Y40_N14
\ram|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~7_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[182][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[180][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[182][6]~q\,
	datac => \ram|s_Memoria[180][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~7_combout\);

-- Location: LCCOMB_X55_Y41_N26
\ram|s_Memoria[190][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[190][6]~feeder_combout\);

-- Location: FF_X55_Y41_N27
\ram|s_Memoria[190][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[190][6]~feeder_combout\,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][6]~q\);

-- Location: FF_X60_Y44_N27
\ram|s_Memoria[188][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][6]~q\);

-- Location: LCCOMB_X60_Y44_N26
\ram|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~8_combout\ = (\ram|Mux1~7_combout\ & ((\ram|s_Memoria[190][6]~q\) # ((!\addresscounter|adder|s_cntValue\(3))))) # (!\ram|Mux1~7_combout\ & (((\ram|s_Memoria[188][6]~q\ & \addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~7_combout\,
	datab => \ram|s_Memoria[190][6]~q\,
	datac => \ram|s_Memoria[188][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux1~8_combout\);

-- Location: LCCOMB_X55_Y41_N0
\ram|s_Memoria[174][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[174][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[174][6]~feeder_combout\);

-- Location: FF_X55_Y41_N1
\ram|s_Memoria[174][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[174][6]~feeder_combout\,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][6]~q\);

-- Location: FF_X60_Y44_N9
\ram|s_Memoria[172][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][6]~q\);

-- Location: LCCOMB_X54_Y38_N12
\ram|s_Memoria[166][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[166][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[166][6]~feeder_combout\);

-- Location: FF_X54_Y38_N13
\ram|s_Memoria[166][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[166][6]~feeder_combout\,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][6]~q\);

-- Location: FF_X56_Y38_N17
\ram|s_Memoria[164][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][6]~q\);

-- Location: LCCOMB_X56_Y38_N16
\ram|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~0_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[166][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[164][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[166][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[164][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~0_combout\);

-- Location: LCCOMB_X60_Y44_N8
\ram|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~1_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~0_combout\ & (\ram|s_Memoria[174][6]~q\)) # (!\ram|Mux1~0_combout\ & ((\ram|s_Memoria[172][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[174][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[172][6]~q\,
	datad => \ram|Mux1~0_combout\,
	combout => \ram|Mux1~1_combout\);

-- Location: LCCOMB_X53_Y40_N4
\ram|s_Memoria[150][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[150][6]~feeder_combout\);

-- Location: FF_X53_Y40_N5
\ram|s_Memoria[150][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[150][6]~feeder_combout\,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][6]~q\);

-- Location: FF_X57_Y40_N25
\ram|s_Memoria[148][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][6]~q\);

-- Location: LCCOMB_X56_Y40_N4
\ram|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~2_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[150][6]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[148][6]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[150][6]~q\,
	datab => \ram|s_Memoria[148][6]~q\,
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux1~2_combout\);

-- Location: LCCOMB_X61_Y43_N4
\ram|s_Memoria[156][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[156][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[156][6]~feeder_combout\);

-- Location: FF_X61_Y43_N5
\ram|s_Memoria[156][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[156][6]~feeder_combout\,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][6]~q\);

-- Location: FF_X55_Y40_N9
\ram|s_Memoria[158][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][6]~q\);

-- Location: LCCOMB_X55_Y40_N8
\ram|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~3_combout\ = (\ram|Mux1~2_combout\ & (((\ram|s_Memoria[158][6]~q\) # (!\addresscounter|adder|s_cntValue\(3))))) # (!\ram|Mux1~2_combout\ & (\ram|s_Memoria[156][6]~q\ & ((\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~2_combout\,
	datab => \ram|s_Memoria[156][6]~q\,
	datac => \ram|s_Memoria[158][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux1~3_combout\);

-- Location: FF_X56_Y41_N9
\ram|s_Memoria[140][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][6]~q\);

-- Location: FF_X55_Y40_N31
\ram|s_Memoria[142][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][6]~q\);

-- Location: LCCOMB_X55_Y38_N24
\ram|s_Memoria[134][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[134][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[134][6]~feeder_combout\);

-- Location: FF_X55_Y38_N25
\ram|s_Memoria[134][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[134][6]~feeder_combout\,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][6]~q\);

-- Location: FF_X56_Y38_N7
\ram|s_Memoria[132][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][6]~q\);

-- Location: LCCOMB_X56_Y38_N6
\ram|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~4_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[134][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[132][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[134][6]~q\,
	datac => \ram|s_Memoria[132][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~4_combout\);

-- Location: LCCOMB_X55_Y40_N30
\ram|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~5_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~4_combout\ & ((\ram|s_Memoria[142][6]~q\))) # (!\ram|Mux1~4_combout\ & (\ram|s_Memoria[140][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[140][6]~q\,
	datac => \ram|s_Memoria[142][6]~q\,
	datad => \ram|Mux1~4_combout\,
	combout => \ram|Mux1~5_combout\);

-- Location: LCCOMB_X59_Y44_N12
\ram|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~6_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux1~3_combout\)) # (!\addresscounter|adder|s_cntValue\(4) & 
-- ((\ram|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux1~3_combout\,
	datad => \ram|Mux1~5_combout\,
	combout => \ram|Mux1~6_combout\);

-- Location: LCCOMB_X60_Y44_N0
\ram|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~9_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~6_combout\ & (\ram|Mux1~8_combout\)) # (!\ram|Mux1~6_combout\ & ((\ram|Mux1~1_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~8_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~1_combout\,
	datad => \ram|Mux1~6_combout\,
	combout => \ram|Mux1~9_combout\);

-- Location: LCCOMB_X66_Y42_N2
\ram|s_Memoria[76][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[76][6]~feeder_combout\);

-- Location: FF_X66_Y42_N3
\ram|s_Memoria[76][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[76][6]~feeder_combout\,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][6]~q\);

-- Location: FF_X59_Y42_N5
\ram|s_Memoria[78][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][6]~q\);

-- Location: LCCOMB_X61_Y38_N26
\ram|s_Memoria[70][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[70][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[70][6]~feeder_combout\);

-- Location: FF_X61_Y38_N27
\ram|s_Memoria[70][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[70][6]~feeder_combout\,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][6]~q\);

-- Location: FF_X60_Y39_N29
\ram|s_Memoria[68][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][6]~q\);

-- Location: LCCOMB_X60_Y39_N28
\ram|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~14_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[70][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[68][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[70][6]~q\,
	datac => \ram|s_Memoria[68][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~14_combout\);

-- Location: LCCOMB_X59_Y42_N4
\ram|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~15_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~14_combout\ & ((\ram|s_Memoria[78][6]~q\))) # (!\ram|Mux1~14_combout\ & (\ram|s_Memoria[76][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[76][6]~q\,
	datac => \ram|s_Memoria[78][6]~q\,
	datad => \ram|Mux1~14_combout\,
	combout => \ram|Mux1~15_combout\);

-- Location: LCCOMB_X62_Y44_N4
\ram|s_Memoria[92][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[92][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[92][6]~feeder_combout\);

-- Location: FF_X62_Y44_N5
\ram|s_Memoria[92][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[92][6]~feeder_combout\,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][6]~q\);

-- Location: FF_X59_Y44_N31
\ram|s_Memoria[94][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][6]~q\);

-- Location: FF_X60_Y41_N1
\ram|s_Memoria[84][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][6]~q\);

-- Location: LCCOMB_X53_Y41_N12
\ram|s_Memoria[86][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[86][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[86][6]~feeder_combout\);

-- Location: FF_X53_Y41_N13
\ram|s_Memoria[86][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[86][6]~feeder_combout\,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][6]~q\);

-- Location: LCCOMB_X60_Y41_N0
\ram|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~12_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3)) # ((\ram|s_Memoria[86][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[84][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[84][6]~q\,
	datad => \ram|s_Memoria[86][6]~q\,
	combout => \ram|Mux1~12_combout\);

-- Location: LCCOMB_X59_Y44_N30
\ram|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~13_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~12_combout\ & ((\ram|s_Memoria[94][6]~q\))) # (!\ram|Mux1~12_combout\ & (\ram|s_Memoria[92][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[92][6]~q\,
	datac => \ram|s_Memoria[94][6]~q\,
	datad => \ram|Mux1~12_combout\,
	combout => \ram|Mux1~13_combout\);

-- Location: LCCOMB_X60_Y44_N30
\ram|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~16_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux1~13_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~15_combout\,
	datad => \ram|Mux1~13_combout\,
	combout => \ram|Mux1~16_combout\);

-- Location: FF_X62_Y41_N11
\ram|s_Memoria[118][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][6]~q\);

-- Location: FF_X61_Y45_N25
\ram|s_Memoria[116][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][6]~q\);

-- Location: LCCOMB_X61_Y45_N24
\ram|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~17_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[118][6]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[116][6]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[118][6]~q\,
	datac => \ram|s_Memoria[116][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux1~17_combout\);

-- Location: FF_X61_Y44_N9
\ram|s_Memoria[126][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][6]~q\);

-- Location: FF_X62_Y44_N7
\ram|s_Memoria[124][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][6]~q\);

-- Location: LCCOMB_X61_Y44_N8
\ram|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~18_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~17_combout\ & (\ram|s_Memoria[126][6]~q\)) # (!\ram|Mux1~17_combout\ & ((\ram|s_Memoria[124][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (\ram|Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|Mux1~17_combout\,
	datac => \ram|s_Memoria[126][6]~q\,
	datad => \ram|s_Memoria[124][6]~q\,
	combout => \ram|Mux1~18_combout\);

-- Location: LCCOMB_X63_Y42_N14
\ram|s_Memoria[108][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[108][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[108][6]~feeder_combout\);

-- Location: FF_X63_Y42_N15
\ram|s_Memoria[108][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[108][6]~feeder_combout\,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][6]~q\);

-- Location: FF_X60_Y42_N3
\ram|s_Memoria[110][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][6]~q\);

-- Location: LCCOMB_X62_Y42_N14
\ram|s_Memoria[102][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[102][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[102][6]~feeder_combout\);

-- Location: FF_X62_Y42_N15
\ram|s_Memoria[102][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[102][6]~feeder_combout\,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][6]~q\);

-- Location: FF_X63_Y38_N19
\ram|s_Memoria[100][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][6]~q\);

-- Location: LCCOMB_X63_Y38_N18
\ram|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~10_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[102][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[100][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[102][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[100][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~10_combout\);

-- Location: LCCOMB_X60_Y42_N2
\ram|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~11_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~10_combout\ & ((\ram|s_Memoria[110][6]~q\))) # (!\ram|Mux1~10_combout\ & (\ram|s_Memoria[108][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[108][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[110][6]~q\,
	datad => \ram|Mux1~10_combout\,
	combout => \ram|Mux1~11_combout\);

-- Location: LCCOMB_X60_Y44_N4
\ram|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~19_combout\ = (\ram|Mux1~16_combout\ & (((\ram|Mux1~18_combout\)) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\ram|Mux1~16_combout\ & (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~16_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~18_combout\,
	datad => \ram|Mux1~11_combout\,
	combout => \ram|Mux1~19_combout\);

-- Location: LCCOMB_X65_Y40_N0
\ram|s_Memoria[44][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[44][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[44][6]~feeder_combout\);

-- Location: FF_X65_Y40_N1
\ram|s_Memoria[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[44][6]~feeder_combout\,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][6]~q\);

-- Location: FF_X58_Y44_N19
\ram|s_Memoria[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][6]~q\);

-- Location: LCCOMB_X59_Y40_N22
\ram|s_Memoria[36][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[36][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[36][6]~feeder_combout\);

-- Location: FF_X59_Y40_N23
\ram|s_Memoria[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[36][6]~feeder_combout\,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][6]~q\);

-- Location: LCCOMB_X54_Y38_N22
\ram|s_Memoria[38][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[38][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[38][6]~feeder_combout\);

-- Location: FF_X54_Y38_N23
\ram|s_Memoria[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[38][6]~feeder_combout\,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][6]~q\);

-- Location: LCCOMB_X58_Y40_N4
\ram|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~20_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[38][6]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[36][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[36][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \ram|s_Memoria[38][6]~q\,
	combout => \ram|Mux1~20_combout\);

-- Location: LCCOMB_X58_Y44_N18
\ram|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~21_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~20_combout\ & ((\ram|s_Memoria[46][6]~q\))) # (!\ram|Mux1~20_combout\ & (\ram|s_Memoria[44][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[44][6]~q\,
	datac => \ram|s_Memoria[46][6]~q\,
	datad => \ram|Mux1~20_combout\,
	combout => \ram|Mux1~21_combout\);

-- Location: LCCOMB_X65_Y40_N10
\ram|s_Memoria[60][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[60][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[60][6]~feeder_combout\);

-- Location: FF_X65_Y40_N11
\ram|s_Memoria[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[60][6]~feeder_combout\,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][6]~q\);

-- Location: FF_X58_Y44_N13
\ram|s_Memoria[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][6]~q\);

-- Location: FF_X59_Y36_N25
\ram|s_Memoria[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][6]~q\);

-- Location: FF_X58_Y40_N17
\ram|s_Memoria[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][6]~q\);

-- Location: LCCOMB_X58_Y40_N16
\ram|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~27_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[54][6]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[52][6]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[54][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[52][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux1~27_combout\);

-- Location: LCCOMB_X58_Y44_N12
\ram|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~28_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~27_combout\ & ((\ram|s_Memoria[62][6]~q\))) # (!\ram|Mux1~27_combout\ & (\ram|s_Memoria[60][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[60][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[62][6]~q\,
	datad => \ram|Mux1~27_combout\,
	combout => \ram|Mux1~28_combout\);

-- Location: FF_X58_Y43_N1
\ram|s_Memoria[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][6]~q\);

-- Location: FF_X59_Y44_N5
\ram|s_Memoria[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][6]~q\);

-- Location: LCCOMB_X53_Y40_N10
\ram|s_Memoria[22][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[22][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[22][6]~feeder_combout\);

-- Location: FF_X53_Y40_N11
\ram|s_Memoria[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[22][6]~feeder_combout\,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][6]~q\);

-- Location: FF_X58_Y40_N7
\ram|s_Memoria[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][6]~q\);

-- Location: LCCOMB_X58_Y40_N6
\ram|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~22_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[22][6]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[20][6]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[22][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[20][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux1~22_combout\);

-- Location: LCCOMB_X59_Y44_N4
\ram|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~23_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~22_combout\ & ((\ram|s_Memoria[30][6]~q\))) # (!\ram|Mux1~22_combout\ & (\ram|s_Memoria[28][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[28][6]~q\,
	datac => \ram|s_Memoria[30][6]~q\,
	datad => \ram|Mux1~22_combout\,
	combout => \ram|Mux1~23_combout\);

-- Location: LCCOMB_X58_Y43_N14
\ram|s_Memoria[12][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[12][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[12][6]~feeder_combout\);

-- Location: FF_X58_Y43_N15
\ram|s_Memoria[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[12][6]~feeder_combout\,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][6]~q\);

-- Location: FF_X63_Y41_N17
\ram|s_Memoria[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][6]~q\);

-- Location: FF_X59_Y40_N5
\ram|s_Memoria[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][6]~q\);

-- Location: LCCOMB_X55_Y38_N22
\ram|s_Memoria[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[6][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[6][6]~feeder_combout\);

-- Location: FF_X55_Y38_N23
\ram|s_Memoria[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[6][6]~feeder_combout\,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][6]~q\);

-- Location: LCCOMB_X59_Y40_N4
\ram|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~24_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[6][6]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[4][6]~q\,
	datad => \ram|s_Memoria[6][6]~q\,
	combout => \ram|Mux1~24_combout\);

-- Location: LCCOMB_X63_Y41_N16
\ram|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~25_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~24_combout\ & ((\ram|s_Memoria[14][6]~q\))) # (!\ram|Mux1~24_combout\ & (\ram|s_Memoria[12][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[12][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[14][6]~q\,
	datad => \ram|Mux1~24_combout\,
	combout => \ram|Mux1~25_combout\);

-- Location: LCCOMB_X60_Y44_N10
\ram|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~26_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux1~23_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~23_combout\,
	datad => \ram|Mux1~25_combout\,
	combout => \ram|Mux1~26_combout\);

-- Location: LCCOMB_X60_Y44_N20
\ram|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~29_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~26_combout\ & ((\ram|Mux1~28_combout\))) # (!\ram|Mux1~26_combout\ & (\ram|Mux1~21_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~21_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~28_combout\,
	datad => \ram|Mux1~26_combout\,
	combout => \ram|Mux1~29_combout\);

-- Location: LCCOMB_X60_Y44_N2
\ram|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~30_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux1~19_combout\)) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\ram|Mux1~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux1~19_combout\,
	datad => \ram|Mux1~29_combout\,
	combout => \ram|Mux1~30_combout\);

-- Location: LCCOMB_X60_Y44_N28
\ram|Mux1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~41_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~30_combout\ & (\ram|Mux1~40_combout\)) # (!\ram|Mux1~30_combout\ & ((\ram|Mux1~9_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~40_combout\,
	datab => \ram|Mux1~9_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux1~30_combout\,
	combout => \ram|Mux1~41_combout\);

-- Location: FF_X62_Y33_N25
\ram|s_Memoria[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][6]~q\);

-- Location: FF_X61_Y33_N11
\ram|s_Memoria[138][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][6]~q\);

-- Location: LCCOMB_X62_Y30_N10
\ram|s_Memoria[136][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[136][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[136][6]~feeder_combout\);

-- Location: FF_X62_Y30_N11
\ram|s_Memoria[136][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[136][6]~feeder_combout\,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][6]~q\);

-- Location: FF_X63_Y35_N23
\ram|s_Memoria[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][6]~q\);

-- Location: LCCOMB_X63_Y35_N22
\ram|Mux1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~88_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[136][6]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[8][6]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[136][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[8][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~88_combout\);

-- Location: LCCOMB_X61_Y33_N10
\ram|Mux1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~89_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~88_combout\ & ((\ram|s_Memoria[138][6]~q\))) # (!\ram|Mux1~88_combout\ & (\ram|s_Memoria[10][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[10][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[138][6]~q\,
	datad => \ram|Mux1~88_combout\,
	combout => \ram|Mux1~89_combout\);

-- Location: LCCOMB_X58_Y35_N0
\ram|s_Memoria[26][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[26][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[26][6]~feeder_combout\);

-- Location: FF_X58_Y35_N1
\ram|s_Memoria[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[26][6]~feeder_combout\,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][6]~q\);

-- Location: FF_X61_Y33_N5
\ram|s_Memoria[154][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][6]~q\);

-- Location: LCCOMB_X61_Y34_N0
\ram|s_Memoria[152][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[152][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[152][6]~feeder_combout\);

-- Location: FF_X61_Y34_N1
\ram|s_Memoria[152][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[152][6]~feeder_combout\,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][6]~q\);

-- Location: FF_X58_Y35_N11
\ram|s_Memoria[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][6]~q\);

-- Location: LCCOMB_X58_Y35_N10
\ram|Mux1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~86_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[152][6]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[24][6]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[152][6]~q\,
	datac => \ram|s_Memoria[24][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~86_combout\);

-- Location: LCCOMB_X61_Y33_N4
\ram|Mux1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~87_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~86_combout\ & ((\ram|s_Memoria[154][6]~q\))) # (!\ram|Mux1~86_combout\ & (\ram|s_Memoria[26][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[26][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[154][6]~q\,
	datad => \ram|Mux1~86_combout\,
	combout => \ram|Mux1~87_combout\);

-- Location: LCCOMB_X60_Y33_N12
\ram|Mux1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~90_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux1~87_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux1~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~89_combout\,
	datad => \ram|Mux1~87_combout\,
	combout => \ram|Mux1~90_combout\);

-- Location: LCCOMB_X65_Y32_N16
\ram|s_Memoria[170][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[170][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[170][6]~feeder_combout\);

-- Location: FF_X65_Y32_N17
\ram|s_Memoria[170][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[170][6]~feeder_combout\,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][6]~q\);

-- Location: FF_X60_Y33_N31
\ram|s_Memoria[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][6]~q\);

-- Location: LCCOMB_X60_Y30_N0
\ram|s_Memoria[168][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[168][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[168][6]~feeder_combout\);

-- Location: FF_X60_Y30_N1
\ram|s_Memoria[168][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[168][6]~feeder_combout\,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][6]~q\);

-- Location: FF_X55_Y31_N25
\ram|s_Memoria[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][6]~q\);

-- Location: LCCOMB_X55_Y31_N24
\ram|Mux1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~84_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[168][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[40][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[168][6]~q\,
	datac => \ram|s_Memoria[40][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~84_combout\);

-- Location: LCCOMB_X60_Y33_N30
\ram|Mux1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~85_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~84_combout\ & (\ram|s_Memoria[170][6]~q\)) # (!\ram|Mux1~84_combout\ & ((\ram|s_Memoria[42][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[170][6]~q\,
	datac => \ram|s_Memoria[42][6]~q\,
	datad => \ram|Mux1~84_combout\,
	combout => \ram|Mux1~85_combout\);

-- Location: FF_X61_Y32_N15
\ram|s_Memoria[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][6]~q\);

-- Location: LCCOMB_X61_Y30_N0
\ram|s_Memoria[184][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[184][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[184][6]~feeder_combout\);

-- Location: FF_X61_Y30_N1
\ram|s_Memoria[184][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[184][6]~feeder_combout\,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][6]~q\);

-- Location: LCCOMB_X59_Y32_N6
\ram|s_Memoria[56][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[56][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[56][6]~feeder_combout\);

-- Location: FF_X59_Y32_N7
\ram|s_Memoria[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[56][6]~feeder_combout\,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][6]~q\);

-- Location: LCCOMB_X62_Y32_N18
\ram|Mux1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~91_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[184][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[56][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[184][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|s_Memoria[56][6]~q\,
	combout => \ram|Mux1~91_combout\);

-- Location: LCCOMB_X65_Y32_N2
\ram|s_Memoria[186][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[186][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[186][6]~feeder_combout\);

-- Location: FF_X65_Y32_N3
\ram|s_Memoria[186][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[186][6]~feeder_combout\,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][6]~q\);

-- Location: LCCOMB_X62_Y32_N0
\ram|Mux1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~92_combout\ = (\ram|Mux1~91_combout\ & (((\ram|s_Memoria[186][6]~q\) # (!\addresscounter|adder|s_cntValue\(1))))) # (!\ram|Mux1~91_combout\ & (\ram|s_Memoria[58][6]~q\ & ((\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[58][6]~q\,
	datab => \ram|Mux1~91_combout\,
	datac => \ram|s_Memoria[186][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~92_combout\);

-- Location: LCCOMB_X60_Y33_N22
\ram|Mux1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~93_combout\ = (\ram|Mux1~90_combout\ & (((\ram|Mux1~92_combout\)) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\ram|Mux1~90_combout\ & (\addresscounter|adder|s_cntValue\(5) & (\ram|Mux1~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~90_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~85_combout\,
	datad => \ram|Mux1~92_combout\,
	combout => \ram|Mux1~93_combout\);

-- Location: FF_X65_Y33_N25
\ram|s_Memoria[74][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][6]~q\);

-- Location: FF_X65_Y33_N31
\ram|s_Memoria[106][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][6]~q\);

-- Location: LCCOMB_X59_Y31_N30
\ram|s_Memoria[104][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[104][6]~feeder_combout\);

-- Location: FF_X59_Y31_N31
\ram|s_Memoria[104][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[104][6]~feeder_combout\,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][6]~q\);

-- Location: FF_X60_Y31_N21
\ram|s_Memoria[72][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][6]~q\);

-- Location: LCCOMB_X60_Y31_N20
\ram|Mux1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~119_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[104][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[72][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[104][6]~q\,
	datac => \ram|s_Memoria[72][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~119_combout\);

-- Location: LCCOMB_X65_Y33_N30
\ram|Mux1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~120_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~119_combout\ & ((\ram|s_Memoria[106][6]~q\))) # (!\ram|Mux1~119_combout\ & (\ram|s_Memoria[74][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[74][6]~q\,
	datac => \ram|s_Memoria[106][6]~q\,
	datad => \ram|Mux1~119_combout\,
	combout => \ram|Mux1~120_combout\);

-- Location: LCCOMB_X66_Y34_N12
\ram|s_Memoria[202][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[202][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[202][6]~feeder_combout\);

-- Location: FF_X66_Y34_N13
\ram|s_Memoria[202][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[202][6]~feeder_combout\,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][6]~q\);

-- Location: FF_X65_Y34_N29
\ram|s_Memoria[234][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][6]~q\);

-- Location: LCCOMB_X60_Y30_N10
\ram|s_Memoria[232][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[232][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[232][6]~feeder_combout\);

-- Location: FF_X60_Y30_N11
\ram|s_Memoria[232][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[232][6]~feeder_combout\,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][6]~q\);

-- Location: FF_X60_Y34_N7
\ram|s_Memoria[200][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][6]~q\);

-- Location: LCCOMB_X60_Y34_N6
\ram|Mux1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~117_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[232][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[200][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[232][6]~q\,
	datac => \ram|s_Memoria[200][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~117_combout\);

-- Location: LCCOMB_X65_Y34_N28
\ram|Mux1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~118_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~117_combout\ & ((\ram|s_Memoria[234][6]~q\))) # (!\ram|Mux1~117_combout\ & (\ram|s_Memoria[202][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[202][6]~q\,
	datac => \ram|s_Memoria[234][6]~q\,
	datad => \ram|Mux1~117_combout\,
	combout => \ram|Mux1~118_combout\);

-- Location: LCCOMB_X65_Y33_N4
\ram|Mux1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~121_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~118_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux1~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux1~120_combout\,
	datad => \ram|Mux1~118_combout\,
	combout => \ram|Mux1~121_combout\);

-- Location: LCCOMB_X66_Y34_N18
\ram|s_Memoria[218][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[218][6]~feeder_combout\);

-- Location: FF_X66_Y34_N19
\ram|s_Memoria[218][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[218][6]~feeder_combout\,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][6]~q\);

-- Location: FF_X65_Y34_N31
\ram|s_Memoria[250][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][6]~q\);

-- Location: FF_X60_Y38_N31
\ram|s_Memoria[216][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][6]~q\);

-- Location: LCCOMB_X62_Y36_N14
\ram|s_Memoria[248][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[248][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[248][6]~feeder_combout\);

-- Location: FF_X62_Y36_N15
\ram|s_Memoria[248][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[248][6]~feeder_combout\,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][6]~q\);

-- Location: LCCOMB_X60_Y38_N30
\ram|Mux1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~122_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[248][6]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[216][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[216][6]~q\,
	datad => \ram|s_Memoria[248][6]~q\,
	combout => \ram|Mux1~122_combout\);

-- Location: LCCOMB_X65_Y34_N30
\ram|Mux1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~123_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~122_combout\ & ((\ram|s_Memoria[250][6]~q\))) # (!\ram|Mux1~122_combout\ & (\ram|s_Memoria[218][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[218][6]~q\,
	datac => \ram|s_Memoria[250][6]~q\,
	datad => \ram|Mux1~122_combout\,
	combout => \ram|Mux1~123_combout\);

-- Location: LCCOMB_X62_Y33_N30
\ram|s_Memoria[90][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[90][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[90][6]~feeder_combout\);

-- Location: FF_X62_Y33_N31
\ram|s_Memoria[90][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[90][6]~feeder_combout\,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][6]~q\);

-- Location: FF_X61_Y32_N1
\ram|s_Memoria[122][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][6]~q\);

-- Location: LCCOMB_X59_Y31_N4
\ram|s_Memoria[120][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[120][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[120][6]~feeder_combout\);

-- Location: FF_X59_Y31_N5
\ram|s_Memoria[120][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[120][6]~feeder_combout\,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][6]~q\);

-- Location: FF_X60_Y31_N15
\ram|s_Memoria[88][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][6]~q\);

-- Location: LCCOMB_X60_Y31_N14
\ram|Mux1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~115_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[120][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[88][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[120][6]~q\,
	datac => \ram|s_Memoria[88][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~115_combout\);

-- Location: LCCOMB_X61_Y32_N0
\ram|Mux1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~116_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~115_combout\ & ((\ram|s_Memoria[122][6]~q\))) # (!\ram|Mux1~115_combout\ & (\ram|s_Memoria[90][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[90][6]~q\,
	datac => \ram|s_Memoria[122][6]~q\,
	datad => \ram|Mux1~115_combout\,
	combout => \ram|Mux1~116_combout\);

-- Location: LCCOMB_X65_Y33_N18
\ram|Mux1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~124_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux1~121_combout\ & (\ram|Mux1~123_combout\)) # (!\ram|Mux1~121_combout\ & ((\ram|Mux1~116_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux1~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux1~121_combout\,
	datac => \ram|Mux1~123_combout\,
	datad => \ram|Mux1~116_combout\,
	combout => \ram|Mux1~124_combout\);

-- Location: LCCOMB_X69_Y36_N26
\ram|s_Memoria[146][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[146][6]~feeder_combout\);

-- Location: FF_X69_Y36_N27
\ram|s_Memoria[146][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[146][6]~feeder_combout\,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][6]~q\);

-- Location: LCCOMB_X65_Y36_N10
\ram|s_Memoria[178][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[178][6]~feeder_combout\);

-- Location: FF_X65_Y36_N11
\ram|s_Memoria[178][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[178][6]~feeder_combout\,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][6]~q\);

-- Location: FF_X62_Y32_N5
\ram|s_Memoria[144][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][6]~q\);

-- Location: LCCOMB_X62_Y32_N2
\ram|s_Memoria[176][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[176][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[176][6]~feeder_combout\);

-- Location: FF_X62_Y32_N3
\ram|s_Memoria[176][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[176][6]~feeder_combout\,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][6]~q\);

-- Location: LCCOMB_X62_Y32_N4
\ram|Mux1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~111_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(1)) # ((\ram|s_Memoria[176][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[144][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[144][6]~q\,
	datad => \ram|s_Memoria[176][6]~q\,
	combout => \ram|Mux1~111_combout\);

-- Location: LCCOMB_X62_Y36_N24
\ram|Mux1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~112_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~111_combout\ & ((\ram|s_Memoria[178][6]~q\))) # (!\ram|Mux1~111_combout\ & (\ram|s_Memoria[146][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[146][6]~q\,
	datab => \ram|s_Memoria[178][6]~q\,
	datac => \addresscounter|adder|s_cntValue\(1),
	datad => \ram|Mux1~111_combout\,
	combout => \ram|Mux1~112_combout\);

-- Location: LCCOMB_X63_Y32_N26
\ram|s_Memoria[18][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[18][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[18][6]~feeder_combout\);

-- Location: FF_X63_Y32_N27
\ram|s_Memoria[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[18][6]~feeder_combout\,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][6]~q\);

-- Location: FF_X65_Y36_N13
\ram|s_Memoria[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][6]~q\);

-- Location: LCCOMB_X58_Y32_N2
\ram|s_Memoria[48][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[48][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[48][6]~feeder_combout\);

-- Location: FF_X58_Y32_N3
\ram|s_Memoria[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[48][6]~feeder_combout\,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][6]~q\);

-- Location: FF_X58_Y32_N25
\ram|s_Memoria[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][6]~q\);

-- Location: LCCOMB_X58_Y32_N24
\ram|Mux1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~104_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[48][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[16][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[48][6]~q\,
	datac => \ram|s_Memoria[16][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~104_combout\);

-- Location: LCCOMB_X65_Y36_N12
\ram|Mux1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~105_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~104_combout\ & ((\ram|s_Memoria[50][6]~q\))) # (!\ram|Mux1~104_combout\ & (\ram|s_Memoria[18][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[18][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[50][6]~q\,
	datad => \ram|Mux1~104_combout\,
	combout => \ram|Mux1~105_combout\);

-- Location: FF_X63_Y37_N25
\ram|s_Memoria[128][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][6]~q\);

-- Location: LCCOMB_X60_Y35_N0
\ram|s_Memoria[160][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[160][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[160][6]~feeder_combout\);

-- Location: FF_X60_Y35_N1
\ram|s_Memoria[160][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[160][6]~feeder_combout\,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][6]~q\);

-- Location: LCCOMB_X63_Y37_N24
\ram|Mux1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~106_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[160][6]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[128][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[128][6]~q\,
	datad => \ram|s_Memoria[160][6]~q\,
	combout => \ram|Mux1~106_combout\);

-- Location: FF_X63_Y37_N19
\ram|s_Memoria[162][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][6]~q\);

-- Location: LCCOMB_X66_Y35_N30
\ram|s_Memoria[130][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[130][6]~feeder_combout\);

-- Location: FF_X66_Y35_N31
\ram|s_Memoria[130][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[130][6]~feeder_combout\,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][6]~q\);

-- Location: LCCOMB_X63_Y37_N18
\ram|Mux1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~107_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~106_combout\ & (\ram|s_Memoria[162][6]~q\)) # (!\ram|Mux1~106_combout\ & ((\ram|s_Memoria[130][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (\ram|Mux1~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux1~106_combout\,
	datac => \ram|s_Memoria[162][6]~q\,
	datad => \ram|s_Memoria[130][6]~q\,
	combout => \ram|Mux1~107_combout\);

-- Location: FF_X66_Y35_N13
\ram|s_Memoria[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][6]~q\);

-- Location: FF_X61_Y36_N19
\ram|s_Memoria[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][6]~q\);

-- Location: LCCOMB_X60_Y33_N24
\ram|s_Memoria[32][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[32][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[32][6]~feeder_combout\);

-- Location: FF_X60_Y33_N25
\ram|s_Memoria[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[32][6]~feeder_combout\,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][6]~q\);

-- Location: FF_X63_Y35_N1
\ram|s_Memoria[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][6]~q\);

-- Location: LCCOMB_X63_Y35_N0
\ram|Mux1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~108_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[32][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[32][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[0][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~108_combout\);

-- Location: LCCOMB_X61_Y36_N18
\ram|Mux1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~109_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~108_combout\ & ((\ram|s_Memoria[34][6]~q\))) # (!\ram|Mux1~108_combout\ & (\ram|s_Memoria[2][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[2][6]~q\,
	datac => \ram|s_Memoria[34][6]~q\,
	datad => \ram|Mux1~108_combout\,
	combout => \ram|Mux1~109_combout\);

-- Location: LCCOMB_X61_Y36_N20
\ram|Mux1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~110_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~107_combout\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(7) & (((!\addresscounter|adder|s_cntValue\(4) & \ram|Mux1~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux1~107_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux1~109_combout\,
	combout => \ram|Mux1~110_combout\);

-- Location: LCCOMB_X61_Y36_N26
\ram|Mux1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~113_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux1~110_combout\ & (\ram|Mux1~112_combout\)) # (!\ram|Mux1~110_combout\ & ((\ram|Mux1~105_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux1~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~112_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux1~105_combout\,
	datad => \ram|Mux1~110_combout\,
	combout => \ram|Mux1~113_combout\);

-- Location: LCCOMB_X70_Y36_N28
\ram|s_Memoria[242][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[242][6]~feeder_combout\);

-- Location: FF_X70_Y36_N29
\ram|s_Memoria[242][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[242][6]~feeder_combout\,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][6]~q\);

-- Location: LCCOMB_X67_Y34_N4
\ram|s_Memoria[226][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[226][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[226][6]~feeder_combout\);

-- Location: FF_X67_Y34_N5
\ram|s_Memoria[226][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[226][6]~feeder_combout\,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][6]~q\);

-- Location: LCCOMB_X63_Y36_N14
\ram|s_Memoria[240][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[240][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[240][6]~feeder_combout\);

-- Location: FF_X63_Y36_N15
\ram|s_Memoria[240][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[240][6]~feeder_combout\,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][6]~q\);

-- Location: FF_X63_Y33_N27
\ram|s_Memoria[224][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][6]~q\);

-- Location: LCCOMB_X63_Y33_N26
\ram|Mux1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~101_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[240][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[224][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[240][6]~q\,
	datac => \ram|s_Memoria[224][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~101_combout\);

-- Location: LCCOMB_X69_Y36_N16
\ram|Mux1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~102_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~101_combout\ & (\ram|s_Memoria[242][6]~q\)) # (!\ram|Mux1~101_combout\ & ((\ram|s_Memoria[226][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[242][6]~q\,
	datac => \ram|s_Memoria[226][6]~q\,
	datad => \ram|Mux1~101_combout\,
	combout => \ram|Mux1~102_combout\);

-- Location: LCCOMB_X70_Y36_N22
\ram|s_Memoria[210][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[210][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[210][6]~feeder_combout\);

-- Location: FF_X70_Y36_N23
\ram|s_Memoria[210][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[210][6]~feeder_combout\,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][6]~q\);

-- Location: LCCOMB_X67_Y34_N18
\ram|s_Memoria[194][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[194][6]~feeder_combout\);

-- Location: FF_X67_Y34_N19
\ram|s_Memoria[194][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[194][6]~feeder_combout\,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][6]~q\);

-- Location: LCCOMB_X66_Y36_N10
\ram|s_Memoria[208][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[208][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[208][6]~feeder_combout\);

-- Location: FF_X66_Y36_N11
\ram|s_Memoria[208][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[208][6]~feeder_combout\,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][6]~q\);

-- Location: LCCOMB_X63_Y34_N20
\ram|s_Memoria[192][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[192][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[192][6]~feeder_combout\);

-- Location: FF_X63_Y34_N21
\ram|s_Memoria[192][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[192][6]~feeder_combout\,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][6]~q\);

-- Location: LCCOMB_X69_Y36_N24
\ram|Mux1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~94_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[208][6]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[192][6]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[208][6]~q\,
	datab => \ram|s_Memoria[192][6]~q\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux1~94_combout\);

-- Location: LCCOMB_X69_Y36_N10
\ram|Mux1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~95_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~94_combout\ & (\ram|s_Memoria[210][6]~q\)) # (!\ram|Mux1~94_combout\ & ((\ram|s_Memoria[194][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[210][6]~q\,
	datac => \ram|s_Memoria[194][6]~q\,
	datad => \ram|Mux1~94_combout\,
	combout => \ram|Mux1~95_combout\);

-- Location: LCCOMB_X67_Y36_N2
\ram|s_Memoria[66][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[66][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[66][6]~feeder_combout\);

-- Location: FF_X67_Y36_N3
\ram|s_Memoria[66][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[66][6]~feeder_combout\,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][6]~q\);

-- Location: FF_X68_Y36_N7
\ram|s_Memoria[82][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][6]~q\);

-- Location: LCCOMB_X66_Y36_N12
\ram|s_Memoria[80][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[80][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[80][6]~feeder_combout\);

-- Location: FF_X66_Y36_N13
\ram|s_Memoria[80][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[80][6]~feeder_combout\,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][6]~q\);

-- Location: FF_X63_Y34_N27
\ram|s_Memoria[64][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][6]~q\);

-- Location: LCCOMB_X63_Y34_N26
\ram|Mux1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~98_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[80][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[64][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[80][6]~q\,
	datac => \ram|s_Memoria[64][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~98_combout\);

-- Location: LCCOMB_X68_Y36_N6
\ram|Mux1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~99_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~98_combout\ & ((\ram|s_Memoria[82][6]~q\))) # (!\ram|Mux1~98_combout\ & (\ram|s_Memoria[66][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[66][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[82][6]~q\,
	datad => \ram|Mux1~98_combout\,
	combout => \ram|Mux1~99_combout\);

-- Location: LCCOMB_X67_Y36_N16
\ram|s_Memoria[98][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[98][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[98][6]~feeder_combout\);

-- Location: FF_X67_Y36_N17
\ram|s_Memoria[98][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[98][6]~feeder_combout\,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][6]~q\);

-- Location: FF_X68_Y36_N17
\ram|s_Memoria[114][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][6]~q\);

-- Location: LCCOMB_X63_Y36_N0
\ram|s_Memoria[112][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[112][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[112][6]~feeder_combout\);

-- Location: FF_X63_Y36_N1
\ram|s_Memoria[112][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[112][6]~feeder_combout\,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][6]~q\);

-- Location: FF_X63_Y33_N17
\ram|s_Memoria[96][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][6]~q\);

-- Location: LCCOMB_X63_Y33_N16
\ram|Mux1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~96_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[112][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[96][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[112][6]~q\,
	datac => \ram|s_Memoria[96][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~96_combout\);

-- Location: LCCOMB_X68_Y36_N16
\ram|Mux1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~97_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux1~96_combout\ & ((\ram|s_Memoria[114][6]~q\))) # (!\ram|Mux1~96_combout\ & (\ram|s_Memoria[98][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux1~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[98][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[114][6]~q\,
	datad => \ram|Mux1~96_combout\,
	combout => \ram|Mux1~97_combout\);

-- Location: LCCOMB_X61_Y36_N14
\ram|Mux1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~100_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux1~97_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux1~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux1~99_combout\,
	datad => \ram|Mux1~97_combout\,
	combout => \ram|Mux1~100_combout\);

-- Location: LCCOMB_X61_Y36_N16
\ram|Mux1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~103_combout\ = (\ram|Mux1~100_combout\ & ((\ram|Mux1~102_combout\) # ((!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux1~100_combout\ & (((\ram|Mux1~95_combout\ & \addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~102_combout\,
	datab => \ram|Mux1~95_combout\,
	datac => \ram|Mux1~100_combout\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~103_combout\);

-- Location: LCCOMB_X61_Y36_N28
\ram|Mux1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~114_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3)) # ((\ram|Mux1~103_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(3) & (\ram|Mux1~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux1~113_combout\,
	datad => \ram|Mux1~103_combout\,
	combout => \ram|Mux1~114_combout\);

-- Location: LCCOMB_X61_Y36_N22
\ram|Mux1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~125_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~114_combout\ & ((\ram|Mux1~124_combout\))) # (!\ram|Mux1~114_combout\ & (\ram|Mux1~93_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~93_combout\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux1~124_combout\,
	datad => \ram|Mux1~114_combout\,
	combout => \ram|Mux1~125_combout\);

-- Location: LCCOMB_X56_Y30_N12
\ram|s_Memoria[137][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[137][6]~feeder_combout\);

-- Location: FF_X56_Y30_N13
\ram|s_Memoria[137][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[137][6]~feeder_combout\,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][6]~q\);

-- Location: FF_X56_Y35_N25
\ram|s_Memoria[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][6]~q\);

-- Location: LCCOMB_X56_Y35_N24
\ram|Mux1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~46_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[137][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[9][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[137][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[9][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~46_combout\);

-- Location: FF_X61_Y35_N15
\ram|s_Memoria[201][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][6]~q\);

-- Location: LCCOMB_X59_Y35_N26
\ram|s_Memoria[73][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[73][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[73][6]~feeder_combout\);

-- Location: FF_X59_Y35_N27
\ram|s_Memoria[73][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[73][6]~feeder_combout\,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][6]~q\);

-- Location: LCCOMB_X61_Y35_N14
\ram|Mux1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~47_combout\ = (\ram|Mux1~46_combout\ & (((\ram|s_Memoria[201][6]~q\)) # (!\addresscounter|adder|s_cntValue\(6)))) # (!\ram|Mux1~46_combout\ & (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[73][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~46_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[201][6]~q\,
	datad => \ram|s_Memoria[73][6]~q\,
	combout => \ram|Mux1~47_combout\);

-- Location: LCCOMB_X59_Y35_N24
\ram|s_Memoria[89][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[89][6]~feeder_combout\);

-- Location: FF_X59_Y35_N25
\ram|s_Memoria[89][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[89][6]~feeder_combout\,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][6]~q\);

-- Location: FF_X57_Y31_N27
\ram|s_Memoria[217][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][6]~q\);

-- Location: LCCOMB_X56_Y30_N18
\ram|s_Memoria[153][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[153][6]~feeder_combout\);

-- Location: FF_X56_Y30_N19
\ram|s_Memoria[153][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[153][6]~feeder_combout\,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][6]~q\);

-- Location: FF_X56_Y34_N13
\ram|s_Memoria[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][6]~q\);

-- Location: LCCOMB_X56_Y34_N12
\ram|Mux1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~44_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[153][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[25][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[153][6]~q\,
	datac => \ram|s_Memoria[25][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~44_combout\);

-- Location: LCCOMB_X57_Y31_N26
\ram|Mux1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~45_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~44_combout\ & ((\ram|s_Memoria[217][6]~q\))) # (!\ram|Mux1~44_combout\ & (\ram|s_Memoria[89][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[89][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[217][6]~q\,
	datad => \ram|Mux1~44_combout\,
	combout => \ram|Mux1~45_combout\);

-- Location: LCCOMB_X61_Y35_N12
\ram|Mux1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~48_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux1~45_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~47_combout\,
	datad => \ram|Mux1~45_combout\,
	combout => \ram|Mux1~48_combout\);

-- Location: LCCOMB_X59_Y30_N30
\ram|s_Memoria[233][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[233][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[233][6]~feeder_combout\);

-- Location: FF_X59_Y30_N31
\ram|s_Memoria[233][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[233][6]~feeder_combout\,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][6]~q\);

-- Location: FF_X55_Y30_N11
\ram|s_Memoria[105][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][6]~q\);

-- Location: FF_X54_Y34_N21
\ram|s_Memoria[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][6]~q\);

-- Location: LCCOMB_X59_Y30_N24
\ram|s_Memoria[169][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[169][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[169][6]~feeder_combout\);

-- Location: FF_X59_Y30_N25
\ram|s_Memoria[169][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[169][6]~feeder_combout\,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][6]~q\);

-- Location: LCCOMB_X54_Y34_N20
\ram|Mux1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~42_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|s_Memoria[169][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[41][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[41][6]~q\,
	datad => \ram|s_Memoria[169][6]~q\,
	combout => \ram|Mux1~42_combout\);

-- Location: LCCOMB_X55_Y30_N10
\ram|Mux1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~43_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~42_combout\ & (\ram|s_Memoria[233][6]~q\)) # (!\ram|Mux1~42_combout\ & ((\ram|s_Memoria[105][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[233][6]~q\,
	datac => \ram|s_Memoria[105][6]~q\,
	datad => \ram|Mux1~42_combout\,
	combout => \ram|Mux1~43_combout\);

-- Location: LCCOMB_X54_Y31_N6
\ram|s_Memoria[121][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[121][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[121][6]~feeder_combout\);

-- Location: FF_X54_Y31_N7
\ram|s_Memoria[121][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[121][6]~feeder_combout\,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][6]~q\);

-- Location: FF_X58_Y30_N3
\ram|s_Memoria[249][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][6]~q\);

-- Location: FF_X54_Y34_N3
\ram|s_Memoria[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][6]~q\);

-- Location: LCCOMB_X58_Y30_N12
\ram|s_Memoria[185][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[185][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[185][6]~feeder_combout\);

-- Location: FF_X58_Y30_N13
\ram|s_Memoria[185][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[185][6]~feeder_combout\,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][6]~q\);

-- Location: LCCOMB_X54_Y34_N2
\ram|Mux1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~49_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|s_Memoria[185][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[57][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[57][6]~q\,
	datad => \ram|s_Memoria[185][6]~q\,
	combout => \ram|Mux1~49_combout\);

-- Location: LCCOMB_X58_Y30_N2
\ram|Mux1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~50_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~49_combout\ & ((\ram|s_Memoria[249][6]~q\))) # (!\ram|Mux1~49_combout\ & (\ram|s_Memoria[121][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[121][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[249][6]~q\,
	datad => \ram|Mux1~49_combout\,
	combout => \ram|Mux1~50_combout\);

-- Location: LCCOMB_X61_Y35_N10
\ram|Mux1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~51_combout\ = (\ram|Mux1~48_combout\ & (((\ram|Mux1~50_combout\)) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\ram|Mux1~48_combout\ & (\addresscounter|adder|s_cntValue\(5) & (\ram|Mux1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~48_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~43_combout\,
	datad => \ram|Mux1~50_combout\,
	combout => \ram|Mux1~51_combout\);

-- Location: FF_X55_Y33_N7
\ram|s_Memoria[139][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][6]~q\);

-- Location: LCCOMB_X56_Y31_N6
\ram|s_Memoria[203][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[203][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[203][6]~feeder_combout\);

-- Location: FF_X56_Y31_N7
\ram|s_Memoria[203][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[203][6]~feeder_combout\,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][6]~q\);

-- Location: LCCOMB_X55_Y33_N6
\ram|Mux1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~73_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[203][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[139][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[139][6]~q\,
	datad => \ram|s_Memoria[203][6]~q\,
	combout => \ram|Mux1~73_combout\);

-- Location: LCCOMB_X55_Y33_N24
\ram|s_Memoria[155][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[155][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[155][6]~feeder_combout\);

-- Location: FF_X55_Y33_N25
\ram|s_Memoria[155][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[155][6]~feeder_combout\,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][6]~q\);

-- Location: FF_X55_Y31_N3
\ram|s_Memoria[219][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][6]~q\);

-- Location: LCCOMB_X55_Y31_N2
\ram|Mux1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~74_combout\ = (\ram|Mux1~73_combout\ & (((\ram|s_Memoria[219][6]~q\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux1~73_combout\ & (\ram|s_Memoria[155][6]~q\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~73_combout\,
	datab => \ram|s_Memoria[155][6]~q\,
	datac => \ram|s_Memoria[219][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~74_combout\);

-- Location: LCCOMB_X58_Y31_N28
\ram|s_Memoria[235][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[235][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[235][6]~feeder_combout\);

-- Location: FF_X58_Y31_N29
\ram|s_Memoria[235][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[235][6]~feeder_combout\,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][6]~q\);

-- Location: FF_X57_Y33_N25
\ram|s_Memoria[171][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][6]~q\);

-- Location: LCCOMB_X57_Y33_N24
\ram|Mux1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~80_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[235][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[171][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[235][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[171][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~80_combout\);

-- Location: LCCOMB_X57_Y30_N20
\ram|s_Memoria[187][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[187][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[187][6]~feeder_combout\);

-- Location: FF_X57_Y30_N21
\ram|s_Memoria[187][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[187][6]~feeder_combout\,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][6]~q\);

-- Location: FF_X52_Y32_N1
\ram|s_Memoria[251][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][6]~q\);

-- Location: LCCOMB_X52_Y32_N0
\ram|Mux1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~81_combout\ = (\ram|Mux1~80_combout\ & (((\ram|s_Memoria[251][6]~q\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux1~80_combout\ & (\ram|s_Memoria[187][6]~q\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~80_combout\,
	datab => \ram|s_Memoria[187][6]~q\,
	datac => \ram|s_Memoria[251][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~81_combout\);

-- Location: LCCOMB_X53_Y33_N16
\ram|s_Memoria[75][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[75][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[75][6]~feeder_combout\);

-- Location: FF_X53_Y33_N17
\ram|s_Memoria[75][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[75][6]~feeder_combout\,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][6]~q\);

-- Location: FF_X54_Y33_N27
\ram|s_Memoria[91][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][6]~q\);

-- Location: LCCOMB_X53_Y33_N6
\ram|s_Memoria[11][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[11][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[11][6]~feeder_combout\);

-- Location: FF_X53_Y33_N7
\ram|s_Memoria[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[11][6]~feeder_combout\,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][6]~q\);

-- Location: FF_X54_Y33_N25
\ram|s_Memoria[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][6]~q\);

-- Location: LCCOMB_X54_Y33_N24
\ram|Mux1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~77_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[27][6]~q\) # (\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[11][6]~q\ & ((!\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[11][6]~q\,
	datac => \ram|s_Memoria[27][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~77_combout\);

-- Location: LCCOMB_X54_Y33_N26
\ram|Mux1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~78_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~77_combout\ & ((\ram|s_Memoria[91][6]~q\))) # (!\ram|Mux1~77_combout\ & (\ram|s_Memoria[75][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[75][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[91][6]~q\,
	datad => \ram|Mux1~77_combout\,
	combout => \ram|Mux1~78_combout\);

-- Location: LCCOMB_X56_Y33_N6
\ram|s_Memoria[107][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[107][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[107][6]~feeder_combout\);

-- Location: FF_X56_Y33_N7
\ram|s_Memoria[107][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[107][6]~feeder_combout\,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][6]~q\);

-- Location: FF_X52_Y33_N7
\ram|s_Memoria[123][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][6]~q\);

-- Location: LCCOMB_X52_Y33_N8
\ram|s_Memoria[59][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[59][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[59][6]~feeder_combout\);

-- Location: FF_X52_Y33_N9
\ram|s_Memoria[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[59][6]~feeder_combout\,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][6]~q\);

-- Location: FF_X56_Y33_N9
\ram|s_Memoria[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][6]~q\);

-- Location: LCCOMB_X56_Y33_N8
\ram|Mux1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~75_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[59][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[43][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[59][6]~q\,
	datac => \ram|s_Memoria[43][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~75_combout\);

-- Location: LCCOMB_X52_Y33_N6
\ram|Mux1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~76_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~75_combout\ & ((\ram|s_Memoria[123][6]~q\))) # (!\ram|Mux1~75_combout\ & (\ram|s_Memoria[107][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[107][6]~q\,
	datac => \ram|s_Memoria[123][6]~q\,
	datad => \ram|Mux1~75_combout\,
	combout => \ram|Mux1~76_combout\);

-- Location: LCCOMB_X54_Y33_N16
\ram|Mux1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~79_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux1~76_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux1~78_combout\,
	datad => \ram|Mux1~76_combout\,
	combout => \ram|Mux1~79_combout\);

-- Location: LCCOMB_X54_Y33_N10
\ram|Mux1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~82_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~79_combout\ & ((\ram|Mux1~81_combout\))) # (!\ram|Mux1~79_combout\ & (\ram|Mux1~74_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux1~74_combout\,
	datac => \ram|Mux1~81_combout\,
	datad => \ram|Mux1~79_combout\,
	combout => \ram|Mux1~82_combout\);

-- Location: FF_X60_Y32_N23
\ram|s_Memoria[195][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][6]~q\);

-- Location: FF_X60_Y32_N5
\ram|s_Memoria[227][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][6]~q\);

-- Location: LCCOMB_X55_Y34_N28
\ram|s_Memoria[131][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[131][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[131][6]~feeder_combout\);

-- Location: FF_X55_Y34_N29
\ram|s_Memoria[131][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[131][6]~feeder_combout\,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][6]~q\);

-- Location: LCCOMB_X57_Y33_N22
\ram|s_Memoria[163][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[163][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[163][6]~feeder_combout\);

-- Location: FF_X57_Y33_N23
\ram|s_Memoria[163][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[163][6]~feeder_combout\,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][6]~q\);

-- Location: LCCOMB_X56_Y33_N24
\ram|Mux1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~54_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[163][6]~q\) # (\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[131][6]~q\ & ((!\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[131][6]~q\,
	datab => \ram|s_Memoria[163][6]~q\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~54_combout\);

-- Location: LCCOMB_X60_Y32_N4
\ram|Mux1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~55_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~54_combout\ & ((\ram|s_Memoria[227][6]~q\))) # (!\ram|Mux1~54_combout\ & (\ram|s_Memoria[195][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[195][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[227][6]~q\,
	datad => \ram|Mux1~54_combout\,
	combout => \ram|Mux1~55_combout\);

-- Location: LCCOMB_X56_Y32_N2
\ram|s_Memoria[67][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[67][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[67][6]~feeder_combout\);

-- Location: FF_X56_Y32_N3
\ram|s_Memoria[67][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[67][6]~feeder_combout\,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][6]~q\);

-- Location: FF_X56_Y32_N29
\ram|s_Memoria[99][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][6]~q\);

-- Location: LCCOMB_X49_Y34_N4
\ram|s_Memoria[35][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[35][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[35][6]~feeder_combout\);

-- Location: FF_X49_Y34_N5
\ram|s_Memoria[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[35][6]~feeder_combout\,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][6]~q\);

-- Location: FF_X55_Y34_N7
\ram|s_Memoria[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][6]~q\);

-- Location: LCCOMB_X55_Y34_N6
\ram|Mux1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~56_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[35][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[3][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[35][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[3][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~56_combout\);

-- Location: LCCOMB_X56_Y32_N28
\ram|Mux1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~57_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~56_combout\ & ((\ram|s_Memoria[99][6]~q\))) # (!\ram|Mux1~56_combout\ & (\ram|s_Memoria[67][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[67][6]~q\,
	datac => \ram|s_Memoria[99][6]~q\,
	datad => \ram|Mux1~56_combout\,
	combout => \ram|Mux1~57_combout\);

-- Location: LCCOMB_X61_Y36_N2
\ram|Mux1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~58_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~55_combout\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(7) & (((!\addresscounter|adder|s_cntValue\(4) & \ram|Mux1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux1~55_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux1~57_combout\,
	combout => \ram|Mux1~58_combout\);

-- Location: LCCOMB_X53_Y32_N26
\ram|s_Memoria[211][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[211][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[211][6]~feeder_combout\);

-- Location: FF_X53_Y32_N27
\ram|s_Memoria[211][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[211][6]~feeder_combout\,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][6]~q\);

-- Location: FF_X53_Y32_N9
\ram|s_Memoria[243][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][6]~q\);

-- Location: LCCOMB_X53_Y34_N6
\ram|s_Memoria[179][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[179][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[179][6]~feeder_combout\);

-- Location: FF_X53_Y34_N7
\ram|s_Memoria[179][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[179][6]~feeder_combout\,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][6]~q\);

-- Location: FF_X55_Y32_N5
\ram|s_Memoria[147][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][6]~q\);

-- Location: LCCOMB_X55_Y32_N4
\ram|Mux1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~59_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[179][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[147][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[179][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[147][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~59_combout\);

-- Location: LCCOMB_X53_Y32_N8
\ram|Mux1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~60_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~59_combout\ & ((\ram|s_Memoria[243][6]~q\))) # (!\ram|Mux1~59_combout\ & (\ram|s_Memoria[211][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[211][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[243][6]~q\,
	datad => \ram|Mux1~59_combout\,
	combout => \ram|Mux1~60_combout\);

-- Location: LCCOMB_X55_Y32_N22
\ram|s_Memoria[19][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[19][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[19][6]~feeder_combout\);

-- Location: FF_X55_Y32_N23
\ram|s_Memoria[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[19][6]~feeder_combout\,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][6]~q\);

-- Location: LCCOMB_X53_Y34_N28
\ram|s_Memoria[51][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[51][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[51][6]~feeder_combout\);

-- Location: FF_X53_Y34_N29
\ram|s_Memoria[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[51][6]~feeder_combout\,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][6]~q\);

-- Location: LCCOMB_X57_Y32_N30
\ram|Mux1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~52_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(6)) # (\ram|s_Memoria[51][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[19][6]~q\ & (!\addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[19][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \ram|s_Memoria[51][6]~q\,
	combout => \ram|Mux1~52_combout\);

-- Location: FF_X57_Y32_N17
\ram|s_Memoria[115][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][6]~q\);

-- Location: LCCOMB_X57_Y32_N0
\ram|s_Memoria[83][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[83][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[83][6]~feeder_combout\);

-- Location: FF_X57_Y32_N1
\ram|s_Memoria[83][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[83][6]~feeder_combout\,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][6]~q\);

-- Location: LCCOMB_X57_Y32_N16
\ram|Mux1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~53_combout\ = (\ram|Mux1~52_combout\ & (((\ram|s_Memoria[115][6]~q\)) # (!\addresscounter|adder|s_cntValue\(6)))) # (!\ram|Mux1~52_combout\ & (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[83][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~52_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[115][6]~q\,
	datad => \ram|s_Memoria[83][6]~q\,
	combout => \ram|Mux1~53_combout\);

-- Location: LCCOMB_X61_Y36_N8
\ram|Mux1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~61_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux1~58_combout\ & (\ram|Mux1~60_combout\)) # (!\ram|Mux1~58_combout\ & ((\ram|Mux1~53_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux1~58_combout\,
	datac => \ram|Mux1~60_combout\,
	datad => \ram|Mux1~53_combout\,
	combout => \ram|Mux1~61_combout\);

-- Location: FF_X52_Y36_N21
\ram|s_Memoria[225][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][6]~q\);

-- Location: FF_X50_Y36_N11
\ram|s_Memoria[241][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][6]~q\);

-- Location: LCCOMB_X52_Y34_N2
\ram|s_Memoria[177][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[177][6]~feeder_combout\);

-- Location: FF_X52_Y34_N3
\ram|s_Memoria[177][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[177][6]~feeder_combout\,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][6]~q\);

-- Location: FF_X49_Y36_N15
\ram|s_Memoria[161][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][6]~q\);

-- Location: LCCOMB_X49_Y36_N14
\ram|Mux1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~69_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[177][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[161][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[177][6]~q\,
	datac => \ram|s_Memoria[161][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~69_combout\);

-- Location: LCCOMB_X50_Y36_N10
\ram|Mux1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~70_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~69_combout\ & ((\ram|s_Memoria[241][6]~q\))) # (!\ram|Mux1~69_combout\ & (\ram|s_Memoria[225][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[225][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[241][6]~q\,
	datad => \ram|Mux1~69_combout\,
	combout => \ram|Mux1~70_combout\);

-- Location: LCCOMB_X52_Y36_N18
\ram|s_Memoria[97][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[97][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[97][6]~feeder_combout\);

-- Location: FF_X52_Y36_N19
\ram|s_Memoria[97][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[97][6]~feeder_combout\,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][6]~q\);

-- Location: FF_X50_Y36_N25
\ram|s_Memoria[113][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][6]~q\);

-- Location: LCCOMB_X49_Y37_N24
\ram|s_Memoria[49][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[49][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[49][6]~feeder_combout\);

-- Location: FF_X49_Y37_N25
\ram|s_Memoria[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[49][6]~feeder_combout\,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][6]~q\);

-- Location: FF_X52_Y37_N7
\ram|s_Memoria[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][6]~q\);

-- Location: LCCOMB_X52_Y37_N6
\ram|Mux1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~64_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[49][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[33][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[49][6]~q\,
	datac => \ram|s_Memoria[33][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~64_combout\);

-- Location: LCCOMB_X50_Y36_N24
\ram|Mux1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~65_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~64_combout\ & ((\ram|s_Memoria[113][6]~q\))) # (!\ram|Mux1~64_combout\ & (\ram|s_Memoria[97][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[97][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[113][6]~q\,
	datad => \ram|Mux1~64_combout\,
	combout => \ram|Mux1~65_combout\);

-- Location: LCCOMB_X52_Y35_N4
\ram|s_Memoria[65][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[65][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[65][6]~feeder_combout\);

-- Location: FF_X52_Y35_N5
\ram|s_Memoria[65][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[65][6]~feeder_combout\,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][6]~q\);

-- Location: FF_X53_Y35_N27
\ram|s_Memoria[81][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][6]~q\);

-- Location: LCCOMB_X49_Y37_N6
\ram|s_Memoria[17][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[17][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[17][6]~feeder_combout\);

-- Location: FF_X49_Y37_N7
\ram|s_Memoria[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[17][6]~feeder_combout\,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][6]~q\);

-- Location: FF_X52_Y37_N29
\ram|s_Memoria[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][6]~q\);

-- Location: LCCOMB_X52_Y37_N28
\ram|Mux1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~66_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[17][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[17][6]~q\,
	datac => \ram|s_Memoria[1][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~66_combout\);

-- Location: LCCOMB_X53_Y35_N26
\ram|Mux1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~67_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~66_combout\ & ((\ram|s_Memoria[81][6]~q\))) # (!\ram|Mux1~66_combout\ & (\ram|s_Memoria[65][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[65][6]~q\,
	datac => \ram|s_Memoria[81][6]~q\,
	datad => \ram|Mux1~66_combout\,
	combout => \ram|Mux1~67_combout\);

-- Location: LCCOMB_X61_Y36_N30
\ram|Mux1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~68_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux1~65_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux1~65_combout\,
	datad => \ram|Mux1~67_combout\,
	combout => \ram|Mux1~68_combout\);

-- Location: FF_X52_Y35_N7
\ram|s_Memoria[193][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][6]~q\);

-- Location: FF_X53_Y35_N17
\ram|s_Memoria[209][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][6]~q\);

-- Location: LCCOMB_X52_Y34_N4
\ram|s_Memoria[145][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[145][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[145][6]~feeder_combout\);

-- Location: FF_X52_Y34_N5
\ram|s_Memoria[145][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[145][6]~feeder_combout\,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][6]~q\);

-- Location: FF_X49_Y36_N1
\ram|s_Memoria[129][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][6]~q\);

-- Location: LCCOMB_X49_Y36_N0
\ram|Mux1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~62_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[145][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[129][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[145][6]~q\,
	datac => \ram|s_Memoria[129][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~62_combout\);

-- Location: LCCOMB_X53_Y35_N16
\ram|Mux1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~63_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~62_combout\ & ((\ram|s_Memoria[209][6]~q\))) # (!\ram|Mux1~62_combout\ & (\ram|s_Memoria[193][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[193][6]~q\,
	datac => \ram|s_Memoria[209][6]~q\,
	datad => \ram|Mux1~62_combout\,
	combout => \ram|Mux1~63_combout\);

-- Location: LCCOMB_X61_Y36_N0
\ram|Mux1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~71_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~68_combout\ & (\ram|Mux1~70_combout\)) # (!\ram|Mux1~68_combout\ & ((\ram|Mux1~63_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~70_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux1~68_combout\,
	datad => \ram|Mux1~63_combout\,
	combout => \ram|Mux1~71_combout\);

-- Location: LCCOMB_X61_Y36_N10
\ram|Mux1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~72_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3)) # ((\ram|Mux1~61_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux1~61_combout\,
	datad => \ram|Mux1~71_combout\,
	combout => \ram|Mux1~72_combout\);

-- Location: LCCOMB_X61_Y36_N24
\ram|Mux1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~83_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~72_combout\ & ((\ram|Mux1~82_combout\))) # (!\ram|Mux1~72_combout\ & (\ram|Mux1~51_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~51_combout\,
	datab => \ram|Mux1~82_combout\,
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \ram|Mux1~72_combout\,
	combout => \ram|Mux1~83_combout\);

-- Location: LCCOMB_X61_Y36_N4
\ram|Mux1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~126_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux1~83_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|Mux1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|Mux1~125_combout\,
	datad => \ram|Mux1~83_combout\,
	combout => \ram|Mux1~126_combout\);

-- Location: FF_X57_Y43_N17
\ram|s_Memoria[93][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][6]~q\);

-- Location: FF_X60_Y43_N13
\ram|s_Memoria[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][6]~q\);

-- Location: LCCOMB_X60_Y43_N12
\ram|Mux1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~127_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[93][6]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[29][6]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[93][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[29][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~127_combout\);

-- Location: FF_X60_Y43_N15
\ram|s_Memoria[157][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][6]~q\);

-- Location: FF_X66_Y40_N9
\ram|s_Memoria[221][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][6]~q\);

-- Location: LCCOMB_X60_Y43_N14
\ram|Mux1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~128_combout\ = (\ram|Mux1~127_combout\ & (((\ram|s_Memoria[221][6]~q\)) # (!\addresscounter|adder|s_cntValue\(7)))) # (!\ram|Mux1~127_combout\ & (\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[157][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~127_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[157][6]~q\,
	datad => \ram|s_Memoria[221][6]~q\,
	combout => \ram|Mux1~128_combout\);

-- Location: LCCOMB_X60_Y40_N14
\ram|s_Memoria[189][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[189][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[189][6]~feeder_combout\);

-- Location: FF_X60_Y40_N15
\ram|s_Memoria[189][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[189][6]~feeder_combout\,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][6]~q\);

-- Location: FF_X60_Y40_N5
\ram|s_Memoria[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][6]~q\);

-- Location: LCCOMB_X60_Y40_N4
\ram|Mux1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~134_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[189][6]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[61][6]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[189][6]~q\,
	datac => \ram|s_Memoria[61][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~134_combout\);

-- Location: FF_X66_Y40_N3
\ram|s_Memoria[253][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][6]~q\);

-- Location: LCCOMB_X61_Y40_N14
\ram|s_Memoria[125][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[125][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[125][6]~feeder_combout\);

-- Location: FF_X61_Y40_N15
\ram|s_Memoria[125][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[125][6]~feeder_combout\,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][6]~q\);

-- Location: LCCOMB_X66_Y40_N2
\ram|Mux1~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~135_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~134_combout\ & (\ram|s_Memoria[253][6]~q\)) # (!\ram|Mux1~134_combout\ & ((\ram|s_Memoria[125][6]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux1~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux1~134_combout\,
	datac => \ram|s_Memoria[253][6]~q\,
	datad => \ram|s_Memoria[125][6]~q\,
	combout => \ram|Mux1~135_combout\);

-- Location: FF_X58_Y42_N5
\ram|s_Memoria[141][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][6]~q\);

-- Location: FF_X56_Y43_N13
\ram|s_Memoria[205][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][6]~q\);

-- Location: LCCOMB_X57_Y43_N6
\ram|s_Memoria[77][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[77][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[77][6]~feeder_combout\);

-- Location: FF_X57_Y43_N7
\ram|s_Memoria[77][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[77][6]~feeder_combout\,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][6]~q\);

-- Location: FF_X58_Y42_N11
\ram|s_Memoria[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][6]~q\);

-- Location: LCCOMB_X58_Y42_N10
\ram|Mux1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~131_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[77][6]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[13][6]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[77][6]~q\,
	datac => \ram|s_Memoria[13][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~131_combout\);

-- Location: LCCOMB_X56_Y43_N12
\ram|Mux1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~132_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~131_combout\ & ((\ram|s_Memoria[205][6]~q\))) # (!\ram|Mux1~131_combout\ & (\ram|s_Memoria[141][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[141][6]~q\,
	datac => \ram|s_Memoria[205][6]~q\,
	datad => \ram|Mux1~131_combout\,
	combout => \ram|Mux1~132_combout\);

-- Location: LCCOMB_X61_Y40_N4
\ram|s_Memoria[109][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[109][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[109][6]~feeder_combout\);

-- Location: FF_X61_Y40_N5
\ram|s_Memoria[109][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[109][6]~feeder_combout\,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][6]~q\);

-- Location: FF_X66_Y39_N5
\ram|s_Memoria[237][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][6]~q\);

-- Location: FF_X61_Y39_N11
\ram|s_Memoria[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][6]~q\);

-- Location: LCCOMB_X61_Y39_N28
\ram|s_Memoria[173][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[173][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[173][6]~feeder_combout\);

-- Location: FF_X61_Y39_N29
\ram|s_Memoria[173][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[173][6]~feeder_combout\,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][6]~q\);

-- Location: LCCOMB_X61_Y39_N10
\ram|Mux1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~129_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[173][6]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[45][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[45][6]~q\,
	datad => \ram|s_Memoria[173][6]~q\,
	combout => \ram|Mux1~129_combout\);

-- Location: LCCOMB_X66_Y39_N4
\ram|Mux1~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~130_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~129_combout\ & ((\ram|s_Memoria[237][6]~q\))) # (!\ram|Mux1~129_combout\ & (\ram|s_Memoria[109][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[109][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[237][6]~q\,
	datad => \ram|Mux1~129_combout\,
	combout => \ram|Mux1~130_combout\);

-- Location: LCCOMB_X60_Y43_N10
\ram|Mux1~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~133_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~130_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux1~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux1~132_combout\,
	datad => \ram|Mux1~130_combout\,
	combout => \ram|Mux1~133_combout\);

-- Location: LCCOMB_X60_Y43_N8
\ram|Mux1~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~136_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux1~133_combout\ & ((\ram|Mux1~135_combout\))) # (!\ram|Mux1~133_combout\ & (\ram|Mux1~128_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux1~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux1~128_combout\,
	datac => \ram|Mux1~135_combout\,
	datad => \ram|Mux1~133_combout\,
	combout => \ram|Mux1~136_combout\);

-- Location: LCCOMB_X53_Y44_N26
\ram|s_Memoria[159][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[159][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[159][6]~feeder_combout\);

-- Location: FF_X53_Y44_N27
\ram|s_Memoria[159][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[159][6]~feeder_combout\,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][6]~q\);

-- Location: FF_X54_Y44_N21
\ram|s_Memoria[223][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][6]~q\);

-- Location: LCCOMB_X54_Y44_N30
\ram|s_Memoria[95][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[95][6]~feeder_combout\);

-- Location: FF_X54_Y44_N31
\ram|s_Memoria[95][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[95][6]~feeder_combout\,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][6]~q\);

-- Location: FF_X55_Y43_N15
\ram|s_Memoria[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][6]~q\);

-- Location: LCCOMB_X55_Y43_N14
\ram|Mux1~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~158_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[95][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[31][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[95][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[31][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~158_combout\);

-- Location: LCCOMB_X54_Y44_N20
\ram|Mux1~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~159_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~158_combout\ & ((\ram|s_Memoria[223][6]~q\))) # (!\ram|Mux1~158_combout\ & (\ram|s_Memoria[159][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[159][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[223][6]~q\,
	datad => \ram|Mux1~158_combout\,
	combout => \ram|Mux1~159_combout\);

-- Location: FF_X58_Y45_N21
\ram|s_Memoria[191][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][6]~q\);

-- Location: FF_X58_Y45_N31
\ram|s_Memoria[255][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][6]~q\);

-- Location: LCCOMB_X61_Y44_N22
\ram|s_Memoria[127][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[127][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[127][6]~feeder_combout\);

-- Location: FF_X61_Y44_N23
\ram|s_Memoria[127][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[127][6]~feeder_combout\,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][6]~q\);

-- Location: FF_X57_Y44_N27
\ram|s_Memoria[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][6]~q\);

-- Location: LCCOMB_X57_Y44_N26
\ram|Mux1~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~165_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[127][6]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[63][6]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[127][6]~q\,
	datac => \ram|s_Memoria[63][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~165_combout\);

-- Location: LCCOMB_X58_Y45_N30
\ram|Mux1~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~166_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~165_combout\ & ((\ram|s_Memoria[255][6]~q\))) # (!\ram|Mux1~165_combout\ & (\ram|s_Memoria[191][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[191][6]~q\,
	datac => \ram|s_Memoria[255][6]~q\,
	datad => \ram|Mux1~165_combout\,
	combout => \ram|Mux1~166_combout\);

-- Location: LCCOMB_X56_Y39_N6
\ram|s_Memoria[143][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[143][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[143][6]~feeder_combout\);

-- Location: FF_X56_Y39_N7
\ram|s_Memoria[143][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[143][6]~feeder_combout\,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][6]~q\);

-- Location: FF_X56_Y42_N15
\ram|s_Memoria[207][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][6]~q\);

-- Location: FF_X56_Y42_N29
\ram|s_Memoria[79][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][6]~q\);

-- Location: LCCOMB_X57_Y42_N22
\ram|s_Memoria[15][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[15][6]~feeder_combout\);

-- Location: FF_X57_Y42_N23
\ram|s_Memoria[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[15][6]~feeder_combout\,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][6]~q\);

-- Location: LCCOMB_X56_Y42_N28
\ram|Mux1~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~162_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[79][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[15][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[79][6]~q\,
	datad => \ram|s_Memoria[15][6]~q\,
	combout => \ram|Mux1~162_combout\);

-- Location: LCCOMB_X56_Y42_N14
\ram|Mux1~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~163_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~162_combout\ & ((\ram|s_Memoria[207][6]~q\))) # (!\ram|Mux1~162_combout\ & (\ram|s_Memoria[143][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[143][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[207][6]~q\,
	datad => \ram|Mux1~162_combout\,
	combout => \ram|Mux1~163_combout\);

-- Location: LCCOMB_X54_Y42_N28
\ram|s_Memoria[175][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[175][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[175][6]~feeder_combout\);

-- Location: FF_X54_Y42_N29
\ram|s_Memoria[175][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[175][6]~feeder_combout\,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][6]~q\);

-- Location: LCCOMB_X58_Y41_N4
\ram|s_Memoria[239][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[239][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[239][6]~feeder_combout\);

-- Location: FF_X58_Y41_N5
\ram|s_Memoria[239][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[239][6]~feeder_combout\,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][6]~q\);

-- Location: LCCOMB_X53_Y42_N12
\ram|s_Memoria[111][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[111][6]~feeder_combout\);

-- Location: FF_X53_Y42_N13
\ram|s_Memoria[111][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[111][6]~feeder_combout\,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][6]~q\);

-- Location: FF_X57_Y42_N21
\ram|s_Memoria[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][6]~q\);

-- Location: LCCOMB_X57_Y42_N20
\ram|Mux1~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~160_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[111][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[47][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[111][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[47][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~160_combout\);

-- Location: LCCOMB_X57_Y44_N6
\ram|Mux1~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~161_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~160_combout\ & ((\ram|s_Memoria[239][6]~q\))) # (!\ram|Mux1~160_combout\ & (\ram|s_Memoria[175][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[175][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[239][6]~q\,
	datad => \ram|Mux1~160_combout\,
	combout => \ram|Mux1~161_combout\);

-- Location: LCCOMB_X57_Y44_N8
\ram|Mux1~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~164_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux1~161_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux1~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux1~163_combout\,
	datad => \ram|Mux1~161_combout\,
	combout => \ram|Mux1~164_combout\);

-- Location: LCCOMB_X57_Y44_N28
\ram|Mux1~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~167_combout\ = (\ram|Mux1~164_combout\ & (((\ram|Mux1~166_combout\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux1~164_combout\ & (\ram|Mux1~159_combout\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~159_combout\,
	datab => \ram|Mux1~166_combout\,
	datac => \ram|Mux1~164_combout\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux1~167_combout\);

-- Location: LCCOMB_X62_Y39_N18
\ram|s_Memoria[117][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[117][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[117][6]~feeder_combout\);

-- Location: FF_X62_Y39_N19
\ram|s_Memoria[117][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[117][6]~feeder_combout\,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][6]~q\);

-- Location: FF_X63_Y39_N15
\ram|s_Memoria[245][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][6]~q\);

-- Location: LCCOMB_X62_Y40_N4
\ram|s_Memoria[181][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[181][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[181][6]~feeder_combout\);

-- Location: FF_X62_Y40_N5
\ram|s_Memoria[181][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[181][6]~feeder_combout\,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][6]~q\);

-- Location: FF_X62_Y40_N15
\ram|s_Memoria[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][6]~q\);

-- Location: LCCOMB_X62_Y40_N14
\ram|Mux1~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~154_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[181][6]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[53][6]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[181][6]~q\,
	datac => \ram|s_Memoria[53][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~154_combout\);

-- Location: LCCOMB_X63_Y39_N14
\ram|Mux1~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~155_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~154_combout\ & ((\ram|s_Memoria[245][6]~q\))) # (!\ram|Mux1~154_combout\ & (\ram|s_Memoria[117][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[117][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[245][6]~q\,
	datad => \ram|Mux1~154_combout\,
	combout => \ram|Mux1~155_combout\);

-- Location: LCCOMB_X62_Y39_N0
\ram|s_Memoria[101][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[101][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[101][6]~feeder_combout\);

-- Location: FF_X62_Y39_N1
\ram|s_Memoria[101][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[101][6]~feeder_combout\,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][6]~q\);

-- Location: FF_X63_Y39_N13
\ram|s_Memoria[229][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][6]~q\);

-- Location: LCCOMB_X65_Y39_N12
\ram|s_Memoria[165][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[165][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[165][6]~feeder_combout\);

-- Location: FF_X65_Y39_N13
\ram|s_Memoria[165][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[165][6]~feeder_combout\,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][6]~q\);

-- Location: FF_X65_Y39_N23
\ram|s_Memoria[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][6]~q\);

-- Location: LCCOMB_X65_Y39_N22
\ram|Mux1~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~147_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[165][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[37][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[165][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[37][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~147_combout\);

-- Location: LCCOMB_X63_Y39_N12
\ram|Mux1~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~148_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux1~147_combout\ & ((\ram|s_Memoria[229][6]~q\))) # (!\ram|Mux1~147_combout\ & (\ram|s_Memoria[101][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux1~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[101][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[229][6]~q\,
	datad => \ram|Mux1~147_combout\,
	combout => \ram|Mux1~148_combout\);

-- Location: LCCOMB_X57_Y39_N18
\ram|s_Memoria[133][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[133][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[133][6]~feeder_combout\);

-- Location: FF_X57_Y39_N19
\ram|s_Memoria[133][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[133][6]~feeder_combout\,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][6]~q\);

-- Location: FF_X59_Y39_N23
\ram|s_Memoria[197][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][6]~q\);

-- Location: LCCOMB_X59_Y43_N30
\ram|s_Memoria[69][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[69][6]~feeder_combout\);

-- Location: FF_X59_Y43_N31
\ram|s_Memoria[69][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[69][6]~feeder_combout\,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][6]~q\);

-- Location: FF_X57_Y39_N5
\ram|s_Memoria[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][6]~q\);

-- Location: LCCOMB_X57_Y39_N4
\ram|Mux1~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~151_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[69][6]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[5][6]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[69][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[5][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux1~151_combout\);

-- Location: LCCOMB_X59_Y39_N22
\ram|Mux1~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~152_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~151_combout\ & ((\ram|s_Memoria[197][6]~q\))) # (!\ram|Mux1~151_combout\ & (\ram|s_Memoria[133][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[133][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[197][6]~q\,
	datad => \ram|Mux1~151_combout\,
	combout => \ram|Mux1~152_combout\);

-- Location: LCCOMB_X56_Y40_N26
\ram|s_Memoria[149][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[149][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[149][6]~feeder_combout\);

-- Location: FF_X56_Y40_N27
\ram|s_Memoria[149][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[149][6]~feeder_combout\,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][6]~q\);

-- Location: FF_X59_Y39_N1
\ram|s_Memoria[213][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][6]~q\);

-- Location: LCCOMB_X59_Y43_N0
\ram|s_Memoria[85][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[85][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[85][6]~feeder_combout\);

-- Location: FF_X59_Y43_N1
\ram|s_Memoria[85][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[85][6]~feeder_combout\,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][6]~q\);

-- Location: FF_X62_Y43_N29
\ram|s_Memoria[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][6]~q\);

-- Location: LCCOMB_X62_Y43_N28
\ram|Mux1~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~149_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[85][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[21][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[85][6]~q\,
	datac => \ram|s_Memoria[21][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~149_combout\);

-- Location: LCCOMB_X59_Y39_N0
\ram|Mux1~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~150_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux1~149_combout\ & ((\ram|s_Memoria[213][6]~q\))) # (!\ram|Mux1~149_combout\ & (\ram|s_Memoria[149][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux1~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[149][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[213][6]~q\,
	datad => \ram|Mux1~149_combout\,
	combout => \ram|Mux1~150_combout\);

-- Location: LCCOMB_X59_Y39_N12
\ram|Mux1~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~153_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(5)) # (\ram|Mux1~150_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux1~152_combout\ & (!\addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~152_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux1~150_combout\,
	combout => \ram|Mux1~153_combout\);

-- Location: LCCOMB_X54_Y39_N26
\ram|Mux1~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~156_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~153_combout\ & (\ram|Mux1~155_combout\)) # (!\ram|Mux1~153_combout\ & ((\ram|Mux1~148_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux1~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux1~155_combout\,
	datac => \ram|Mux1~148_combout\,
	datad => \ram|Mux1~153_combout\,
	combout => \ram|Mux1~156_combout\);

-- Location: LCCOMB_X54_Y39_N22
\ram|s_Memoria[55][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[55][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[55][6]~feeder_combout\);

-- Location: FF_X54_Y39_N23
\ram|s_Memoria[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[55][6]~feeder_combout\,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][6]~q\);

-- Location: FF_X54_Y39_N29
\ram|s_Memoria[119][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][6]~q\);

-- Location: FF_X53_Y37_N3
\ram|s_Memoria[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][6]~q\);

-- Location: LCCOMB_X54_Y41_N20
\ram|s_Memoria[87][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[87][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[87][6]~feeder_combout\);

-- Location: FF_X54_Y41_N21
\ram|s_Memoria[87][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[87][6]~feeder_combout\,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][6]~q\);

-- Location: LCCOMB_X53_Y37_N2
\ram|Mux1~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~137_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|s_Memoria[87][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[23][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[23][6]~q\,
	datad => \ram|s_Memoria[87][6]~q\,
	combout => \ram|Mux1~137_combout\);

-- Location: LCCOMB_X54_Y39_N28
\ram|Mux1~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~138_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~137_combout\ & ((\ram|s_Memoria[119][6]~q\))) # (!\ram|Mux1~137_combout\ & (\ram|s_Memoria[55][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux1~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[55][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[119][6]~q\,
	datad => \ram|Mux1~137_combout\,
	combout => \ram|Mux1~138_combout\);

-- Location: LCCOMB_X55_Y44_N0
\ram|s_Memoria[183][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[183][6]~feeder_combout\);

-- Location: FF_X55_Y44_N1
\ram|s_Memoria[183][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[183][6]~feeder_combout\,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][6]~q\);

-- Location: FF_X57_Y41_N9
\ram|s_Memoria[247][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][6]~q\);

-- Location: LCCOMB_X54_Y41_N2
\ram|s_Memoria[215][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[215][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[215][6]~feeder_combout\);

-- Location: FF_X54_Y41_N3
\ram|s_Memoria[215][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[215][6]~feeder_combout\,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][6]~q\);

-- Location: FF_X55_Y44_N31
\ram|s_Memoria[151][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][6]~q\);

-- Location: LCCOMB_X55_Y44_N30
\ram|Mux1~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~144_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[215][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[151][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[215][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[151][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~144_combout\);

-- Location: LCCOMB_X57_Y41_N8
\ram|Mux1~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~145_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~144_combout\ & ((\ram|s_Memoria[247][6]~q\))) # (!\ram|Mux1~144_combout\ & (\ram|s_Memoria[183][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux1~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[183][6]~q\,
	datac => \ram|s_Memoria[247][6]~q\,
	datad => \ram|Mux1~144_combout\,
	combout => \ram|Mux1~145_combout\);

-- Location: LCCOMB_X55_Y39_N2
\ram|s_Memoria[167][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[167][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[167][6]~feeder_combout\);

-- Location: FF_X55_Y39_N3
\ram|s_Memoria[167][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[167][6]~feeder_combout\,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][6]~q\);

-- Location: FF_X58_Y39_N19
\ram|s_Memoria[231][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][6]~q\);

-- Location: LCCOMB_X52_Y38_N0
\ram|s_Memoria[199][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[199][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[199][6]~feeder_combout\);

-- Location: FF_X52_Y38_N1
\ram|s_Memoria[199][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[199][6]~feeder_combout\,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][6]~q\);

-- Location: FF_X52_Y39_N21
\ram|s_Memoria[135][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][6]~q\);

-- Location: LCCOMB_X52_Y39_N20
\ram|Mux1~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~139_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[199][6]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[135][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[199][6]~q\,
	datac => \ram|s_Memoria[135][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux1~139_combout\);

-- Location: LCCOMB_X58_Y39_N18
\ram|Mux1~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~140_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~139_combout\ & ((\ram|s_Memoria[231][6]~q\))) # (!\ram|Mux1~139_combout\ & (\ram|s_Memoria[167][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux1~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[167][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[231][6]~q\,
	datad => \ram|Mux1~139_combout\,
	combout => \ram|Mux1~140_combout\);

-- Location: LCCOMB_X57_Y38_N26
\ram|s_Memoria[39][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[39][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[39][6]~feeder_combout\);

-- Location: FF_X57_Y38_N27
\ram|s_Memoria[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[39][6]~feeder_combout\,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][6]~q\);

-- Location: FF_X53_Y42_N15
\ram|s_Memoria[103][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][6]~q\);

-- Location: LCCOMB_X52_Y38_N14
\ram|s_Memoria[71][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[71][6]~feeder_combout\ = \aritmeticunit|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~23_combout\,
	combout => \ram|s_Memoria[71][6]~feeder_combout\);

-- Location: FF_X52_Y38_N15
\ram|s_Memoria[71][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[71][6]~feeder_combout\,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][6]~q\);

-- Location: FF_X57_Y38_N17
\ram|s_Memoria[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~23_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][6]~q\);

-- Location: LCCOMB_X57_Y38_N16
\ram|Mux1~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~141_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[71][6]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[7][6]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[71][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[7][6]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux1~141_combout\);

-- Location: LCCOMB_X53_Y42_N14
\ram|Mux1~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~142_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux1~141_combout\ & ((\ram|s_Memoria[103][6]~q\))) # (!\ram|Mux1~141_combout\ & (\ram|s_Memoria[39][6]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux1~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[39][6]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[103][6]~q\,
	datad => \ram|Mux1~141_combout\,
	combout => \ram|Mux1~142_combout\);

-- Location: LCCOMB_X54_Y39_N6
\ram|Mux1~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~143_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux1~140_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux1~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux1~140_combout\,
	datad => \ram|Mux1~142_combout\,
	combout => \ram|Mux1~143_combout\);

-- Location: LCCOMB_X54_Y39_N24
\ram|Mux1~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~146_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux1~143_combout\ & ((\ram|Mux1~145_combout\))) # (!\ram|Mux1~143_combout\ & (\ram|Mux1~138_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux1~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux1~138_combout\,
	datac => \ram|Mux1~145_combout\,
	datad => \ram|Mux1~143_combout\,
	combout => \ram|Mux1~146_combout\);

-- Location: LCCOMB_X54_Y39_N8
\ram|Mux1~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~157_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3)) # ((\ram|Mux1~146_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(3) & (\ram|Mux1~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux1~156_combout\,
	datad => \ram|Mux1~146_combout\,
	combout => \ram|Mux1~157_combout\);

-- Location: LCCOMB_X61_Y36_N6
\ram|Mux1~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~168_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux1~157_combout\ & ((\ram|Mux1~167_combout\))) # (!\ram|Mux1~157_combout\ & (\ram|Mux1~136_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux1~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux1~136_combout\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux1~167_combout\,
	datad => \ram|Mux1~157_combout\,
	combout => \ram|Mux1~168_combout\);

-- Location: LCCOMB_X61_Y36_N12
\ram|Mux1~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux1~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux1~126_combout\ & ((\ram|Mux1~168_combout\))) # (!\ram|Mux1~126_combout\ & (\ram|Mux1~41_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (((\ram|Mux1~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \ram|Mux1~41_combout\,
	datac => \ram|Mux1~126_combout\,
	datad => \ram|Mux1~168_combout\,
	combout => \ram|Mux1~169_combout\);

-- Location: FF_X61_Y36_N13
\ram|DataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux1~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(6));

-- Location: LCCOMB_X60_Y36_N18
\aritmeticunit|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~24_combout\ = (\aritmeticunit|process_0~0_combout\ & (\registerbank|array1[2][5]~q\)) # (!\aritmeticunit|process_0~0_combout\ & ((\aritmeticunit|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \registerbank|array1[2][5]~q\,
	datac => \aritmeticunit|process_0~0_combout\,
	datad => \aritmeticunit|Add0~14_combout\,
	combout => \aritmeticunit|Add0~24_combout\);

-- Location: LCCOMB_X60_Y36_N12
\aritmeticunit|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~25_combout\ = (\ram|s_Memoria~0_combout\ & ((\SW[0]~input_o\ & ((\aritmeticunit|Add0~24_combout\))) # (!\SW[0]~input_o\ & (\rom|Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \ram|s_Memoria~0_combout\,
	datac => \rom|Mux2~25_combout\,
	datad => \aritmeticunit|Add0~24_combout\,
	combout => \aritmeticunit|Add0~25_combout\);

-- Location: LCCOMB_X66_Y34_N8
\ram|s_Memoria[218][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[218][5]~feeder_combout\);

-- Location: FF_X66_Y34_N9
\ram|s_Memoria[218][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[218][5]~feeder_combout\,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][5]~q\);

-- Location: LCCOMB_X60_Y38_N12
\ram|s_Memoria[216][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[216][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[216][5]~feeder_combout\);

-- Location: FF_X60_Y38_N13
\ram|s_Memoria[216][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[216][5]~feeder_combout\,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][5]~q\);

-- Location: LCCOMB_X70_Y36_N26
\ram|s_Memoria[210][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[210][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[210][5]~feeder_combout\);

-- Location: FF_X70_Y36_N27
\ram|s_Memoria[210][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[210][5]~feeder_combout\,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][5]~q\);

-- Location: FF_X66_Y36_N5
\ram|s_Memoria[208][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][5]~q\);

-- Location: LCCOMB_X66_Y36_N4
\ram|Mux2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~115_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[210][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[208][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[210][5]~q\,
	datac => \ram|s_Memoria[208][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~115_combout\);

-- Location: LCCOMB_X65_Y34_N4
\ram|Mux2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~116_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~115_combout\ & (\ram|s_Memoria[218][5]~q\)) # (!\ram|Mux2~115_combout\ & ((\ram|s_Memoria[216][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[218][5]~q\,
	datac => \ram|s_Memoria[216][5]~q\,
	datad => \ram|Mux2~115_combout\,
	combout => \ram|Mux2~116_combout\);

-- Location: LCCOMB_X67_Y34_N0
\ram|s_Memoria[194][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[194][5]~feeder_combout\);

-- Location: FF_X67_Y34_N1
\ram|s_Memoria[194][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[194][5]~feeder_combout\,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][5]~q\);

-- Location: FF_X66_Y34_N7
\ram|s_Memoria[202][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][5]~q\);

-- Location: LCCOMB_X60_Y34_N26
\ram|s_Memoria[200][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[200][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[200][5]~feeder_combout\);

-- Location: FF_X60_Y34_N27
\ram|s_Memoria[200][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[200][5]~feeder_combout\,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][5]~q\);

-- Location: FF_X63_Y34_N11
\ram|s_Memoria[192][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][5]~q\);

-- Location: LCCOMB_X63_Y34_N10
\ram|Mux2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~119_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[200][5]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[192][5]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[200][5]~q\,
	datac => \ram|s_Memoria[192][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~119_combout\);

-- Location: LCCOMB_X66_Y34_N6
\ram|Mux2~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~120_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~119_combout\ & ((\ram|s_Memoria[202][5]~q\))) # (!\ram|Mux2~119_combout\ & (\ram|s_Memoria[194][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[194][5]~q\,
	datac => \ram|s_Memoria[202][5]~q\,
	datad => \ram|Mux2~119_combout\,
	combout => \ram|Mux2~120_combout\);

-- Location: LCCOMB_X67_Y34_N30
\ram|s_Memoria[226][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[226][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[226][5]~feeder_combout\);

-- Location: FF_X67_Y34_N31
\ram|s_Memoria[226][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[226][5]~feeder_combout\,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][5]~q\);

-- Location: FF_X65_Y34_N11
\ram|s_Memoria[234][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][5]~q\);

-- Location: LCCOMB_X60_Y30_N24
\ram|s_Memoria[232][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[232][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[232][5]~feeder_combout\);

-- Location: FF_X60_Y30_N25
\ram|s_Memoria[232][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[232][5]~feeder_combout\,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][5]~q\);

-- Location: FF_X63_Y33_N23
\ram|s_Memoria[224][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][5]~q\);

-- Location: LCCOMB_X63_Y33_N22
\ram|Mux2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~117_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[232][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[224][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[232][5]~q\,
	datac => \ram|s_Memoria[224][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~117_combout\);

-- Location: LCCOMB_X65_Y34_N10
\ram|Mux2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~118_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~117_combout\ & ((\ram|s_Memoria[234][5]~q\))) # (!\ram|Mux2~117_combout\ & (\ram|s_Memoria[226][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[226][5]~q\,
	datac => \ram|s_Memoria[234][5]~q\,
	datad => \ram|Mux2~117_combout\,
	combout => \ram|Mux2~118_combout\);

-- Location: LCCOMB_X61_Y34_N4
\ram|Mux2~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~121_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux2~118_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux2~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux2~120_combout\,
	datad => \ram|Mux2~118_combout\,
	combout => \ram|Mux2~121_combout\);

-- Location: FF_X62_Y36_N5
\ram|s_Memoria[248][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][5]~q\);

-- Location: FF_X62_Y36_N23
\ram|s_Memoria[250][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][5]~q\);

-- Location: LCCOMB_X70_Y36_N16
\ram|s_Memoria[242][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[242][5]~feeder_combout\);

-- Location: FF_X70_Y36_N17
\ram|s_Memoria[242][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[242][5]~feeder_combout\,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][5]~q\);

-- Location: FF_X63_Y36_N27
\ram|s_Memoria[240][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][5]~q\);

-- Location: LCCOMB_X63_Y36_N26
\ram|Mux2~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~122_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[242][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[240][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[242][5]~q\,
	datac => \ram|s_Memoria[240][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~122_combout\);

-- Location: LCCOMB_X62_Y36_N22
\ram|Mux2~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~123_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~122_combout\ & ((\ram|s_Memoria[250][5]~q\))) # (!\ram|Mux2~122_combout\ & (\ram|s_Memoria[248][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[248][5]~q\,
	datac => \ram|s_Memoria[250][5]~q\,
	datad => \ram|Mux2~122_combout\,
	combout => \ram|Mux2~123_combout\);

-- Location: LCCOMB_X61_Y34_N6
\ram|Mux2~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~124_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~121_combout\ & ((\ram|Mux2~123_combout\))) # (!\ram|Mux2~121_combout\ & (\ram|Mux2~116_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~116_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux2~121_combout\,
	datad => \ram|Mux2~123_combout\,
	combout => \ram|Mux2~124_combout\);

-- Location: LCCOMB_X61_Y30_N6
\ram|s_Memoria[184][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[184][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[184][5]~feeder_combout\);

-- Location: FF_X61_Y30_N7
\ram|s_Memoria[184][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[184][5]~feeder_combout\,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][5]~q\);

-- Location: FF_X65_Y32_N7
\ram|s_Memoria[186][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][5]~q\);

-- Location: LCCOMB_X65_Y36_N0
\ram|s_Memoria[178][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[178][5]~feeder_combout\);

-- Location: FF_X65_Y36_N1
\ram|s_Memoria[178][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[178][5]~feeder_combout\,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][5]~q\);

-- Location: FF_X62_Y32_N29
\ram|s_Memoria[176][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][5]~q\);

-- Location: LCCOMB_X62_Y32_N28
\ram|Mux2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~91_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[178][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[176][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[178][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[176][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~91_combout\);

-- Location: LCCOMB_X65_Y32_N6
\ram|Mux2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~92_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~91_combout\ & ((\ram|s_Memoria[186][5]~q\))) # (!\ram|Mux2~91_combout\ & (\ram|s_Memoria[184][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[184][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[186][5]~q\,
	datad => \ram|Mux2~91_combout\,
	combout => \ram|Mux2~92_combout\);

-- Location: FF_X61_Y33_N9
\ram|s_Memoria[154][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][5]~q\);

-- Location: FF_X61_Y34_N15
\ram|s_Memoria[152][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][5]~q\);

-- Location: LCCOMB_X69_Y36_N28
\ram|s_Memoria[146][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[146][5]~feeder_combout\);

-- Location: FF_X69_Y36_N29
\ram|s_Memoria[146][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[146][5]~feeder_combout\,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][5]~q\);

-- Location: FF_X62_Y32_N11
\ram|s_Memoria[144][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][5]~q\);

-- Location: LCCOMB_X62_Y32_N10
\ram|Mux2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~84_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[146][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[144][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[146][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[144][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~84_combout\);

-- Location: LCCOMB_X61_Y34_N14
\ram|Mux2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~85_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~84_combout\ & (\ram|s_Memoria[154][5]~q\)) # (!\ram|Mux2~84_combout\ & ((\ram|s_Memoria[152][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[154][5]~q\,
	datac => \ram|s_Memoria[152][5]~q\,
	datad => \ram|Mux2~84_combout\,
	combout => \ram|Mux2~85_combout\);

-- Location: LCCOMB_X66_Y35_N18
\ram|s_Memoria[130][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[130][5]~feeder_combout\);

-- Location: FF_X66_Y35_N19
\ram|s_Memoria[130][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[130][5]~feeder_combout\,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][5]~q\);

-- Location: FF_X61_Y33_N23
\ram|s_Memoria[138][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][5]~q\);

-- Location: FF_X63_Y37_N23
\ram|s_Memoria[128][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][5]~q\);

-- Location: LCCOMB_X62_Y30_N28
\ram|s_Memoria[136][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[136][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[136][5]~feeder_combout\);

-- Location: FF_X62_Y30_N29
\ram|s_Memoria[136][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[136][5]~feeder_combout\,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][5]~q\);

-- Location: LCCOMB_X63_Y37_N22
\ram|Mux2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~88_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[136][5]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[128][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[128][5]~q\,
	datad => \ram|s_Memoria[136][5]~q\,
	combout => \ram|Mux2~88_combout\);

-- Location: LCCOMB_X61_Y33_N22
\ram|Mux2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~89_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~88_combout\ & ((\ram|s_Memoria[138][5]~q\))) # (!\ram|Mux2~88_combout\ & (\ram|s_Memoria[130][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[130][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[138][5]~q\,
	datad => \ram|Mux2~88_combout\,
	combout => \ram|Mux2~89_combout\);

-- Location: FF_X63_Y37_N5
\ram|s_Memoria[162][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][5]~q\);

-- Location: FF_X65_Y32_N1
\ram|s_Memoria[170][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][5]~q\);

-- Location: LCCOMB_X60_Y34_N0
\ram|s_Memoria[168][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[168][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[168][5]~feeder_combout\);

-- Location: FF_X60_Y34_N1
\ram|s_Memoria[168][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[168][5]~feeder_combout\,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][5]~q\);

-- Location: FF_X60_Y35_N7
\ram|s_Memoria[160][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][5]~q\);

-- Location: LCCOMB_X60_Y35_N6
\ram|Mux2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~86_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[168][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[160][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[168][5]~q\,
	datac => \ram|s_Memoria[160][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~86_combout\);

-- Location: LCCOMB_X65_Y32_N0
\ram|Mux2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~87_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~86_combout\ & ((\ram|s_Memoria[170][5]~q\))) # (!\ram|Mux2~86_combout\ & (\ram|s_Memoria[162][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[162][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[170][5]~q\,
	datad => \ram|Mux2~86_combout\,
	combout => \ram|Mux2~87_combout\);

-- Location: LCCOMB_X61_Y34_N16
\ram|Mux2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~90_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~87_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux2~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~89_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux2~87_combout\,
	combout => \ram|Mux2~90_combout\);

-- Location: LCCOMB_X61_Y34_N10
\ram|Mux2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~93_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~90_combout\ & (\ram|Mux2~92_combout\)) # (!\ram|Mux2~90_combout\ & ((\ram|Mux2~85_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~92_combout\,
	datac => \ram|Mux2~85_combout\,
	datad => \ram|Mux2~90_combout\,
	combout => \ram|Mux2~93_combout\);

-- Location: FF_X58_Y35_N5
\ram|s_Memoria[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][5]~q\);

-- Location: FF_X58_Y35_N3
\ram|s_Memoria[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][5]~q\);

-- Location: LCCOMB_X63_Y32_N12
\ram|s_Memoria[18][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[18][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[18][5]~feeder_combout\);

-- Location: FF_X63_Y32_N13
\ram|s_Memoria[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[18][5]~feeder_combout\,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][5]~q\);

-- Location: FF_X58_Y32_N11
\ram|s_Memoria[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][5]~q\);

-- Location: LCCOMB_X58_Y32_N10
\ram|Mux2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~104_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[18][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[16][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[18][5]~q\,
	datac => \ram|s_Memoria[16][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~104_combout\);

-- Location: LCCOMB_X58_Y35_N2
\ram|Mux2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~105_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~104_combout\ & ((\ram|s_Memoria[26][5]~q\))) # (!\ram|Mux2~104_combout\ & (\ram|s_Memoria[24][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[24][5]~q\,
	datac => \ram|s_Memoria[26][5]~q\,
	datad => \ram|Mux2~104_combout\,
	combout => \ram|Mux2~105_combout\);

-- Location: FF_X59_Y32_N13
\ram|s_Memoria[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][5]~q\);

-- Location: FF_X61_Y32_N31
\ram|s_Memoria[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][5]~q\);

-- Location: LCCOMB_X65_Y36_N18
\ram|s_Memoria[50][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[50][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[50][5]~feeder_combout\);

-- Location: FF_X65_Y36_N19
\ram|s_Memoria[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[50][5]~feeder_combout\,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][5]~q\);

-- Location: FF_X58_Y32_N9
\ram|s_Memoria[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][5]~q\);

-- Location: LCCOMB_X58_Y32_N8
\ram|Mux2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~111_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[50][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[48][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[50][5]~q\,
	datac => \ram|s_Memoria[48][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~111_combout\);

-- Location: LCCOMB_X61_Y32_N30
\ram|Mux2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~112_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~111_combout\ & ((\ram|s_Memoria[58][5]~q\))) # (!\ram|Mux2~111_combout\ & (\ram|s_Memoria[56][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[56][5]~q\,
	datac => \ram|s_Memoria[58][5]~q\,
	datad => \ram|Mux2~111_combout\,
	combout => \ram|Mux2~112_combout\);

-- Location: FF_X66_Y35_N5
\ram|s_Memoria[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][5]~q\);

-- Location: LCCOMB_X63_Y35_N10
\ram|s_Memoria[8][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[8][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[8][5]~feeder_combout\);

-- Location: FF_X63_Y35_N11
\ram|s_Memoria[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[8][5]~feeder_combout\,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][5]~q\);

-- Location: FF_X63_Y35_N25
\ram|s_Memoria[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][5]~q\);

-- Location: LCCOMB_X63_Y35_N24
\ram|Mux2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~108_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[8][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[8][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[0][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~108_combout\);

-- Location: FF_X61_Y31_N27
\ram|s_Memoria[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][5]~q\);

-- Location: LCCOMB_X61_Y31_N26
\ram|Mux2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~109_combout\ = (\ram|Mux2~108_combout\ & (((\ram|s_Memoria[10][5]~q\) # (!\addresscounter|adder|s_cntValue\(1))))) # (!\ram|Mux2~108_combout\ & (\ram|s_Memoria[2][5]~q\ & ((\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[2][5]~q\,
	datab => \ram|Mux2~108_combout\,
	datac => \ram|s_Memoria[10][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~109_combout\);

-- Location: LCCOMB_X55_Y31_N30
\ram|s_Memoria[40][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[40][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[40][5]~feeder_combout\);

-- Location: FF_X55_Y31_N31
\ram|s_Memoria[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[40][5]~feeder_combout\,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][5]~q\);

-- Location: FF_X60_Y33_N27
\ram|s_Memoria[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][5]~q\);

-- Location: LCCOMB_X60_Y33_N26
\ram|Mux2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~106_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[40][5]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[32][5]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[40][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[32][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~106_combout\);

-- Location: LCCOMB_X65_Y35_N22
\ram|s_Memoria[34][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[34][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[34][5]~feeder_combout\);

-- Location: FF_X65_Y35_N23
\ram|s_Memoria[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[34][5]~feeder_combout\,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][5]~q\);

-- Location: FF_X60_Y33_N29
\ram|s_Memoria[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][5]~q\);

-- Location: LCCOMB_X60_Y33_N28
\ram|Mux2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~107_combout\ = (\ram|Mux2~106_combout\ & (((\ram|s_Memoria[42][5]~q\) # (!\addresscounter|adder|s_cntValue\(1))))) # (!\ram|Mux2~106_combout\ & (\ram|s_Memoria[34][5]~q\ & ((\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~106_combout\,
	datab => \ram|s_Memoria[34][5]~q\,
	datac => \ram|s_Memoria[42][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~107_combout\);

-- Location: LCCOMB_X61_Y31_N28
\ram|Mux2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~110_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~107_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux2~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux2~109_combout\,
	datad => \ram|Mux2~107_combout\,
	combout => \ram|Mux2~110_combout\);

-- Location: LCCOMB_X61_Y31_N14
\ram|Mux2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~113_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~110_combout\ & ((\ram|Mux2~112_combout\))) # (!\ram|Mux2~110_combout\ & (\ram|Mux2~105_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~105_combout\,
	datac => \ram|Mux2~112_combout\,
	datad => \ram|Mux2~110_combout\,
	combout => \ram|Mux2~113_combout\);

-- Location: LCCOMB_X60_Y31_N26
\ram|s_Memoria[88][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[88][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[88][5]~feeder_combout\);

-- Location: FF_X60_Y31_N27
\ram|s_Memoria[88][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[88][5]~feeder_combout\,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][5]~q\);

-- Location: FF_X62_Y33_N9
\ram|s_Memoria[90][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][5]~q\);

-- Location: LCCOMB_X68_Y36_N24
\ram|s_Memoria[82][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[82][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[82][5]~feeder_combout\);

-- Location: FF_X68_Y36_N25
\ram|s_Memoria[82][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[82][5]~feeder_combout\,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][5]~q\);

-- Location: FF_X66_Y36_N19
\ram|s_Memoria[80][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][5]~q\);

-- Location: LCCOMB_X66_Y36_N18
\ram|Mux2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~94_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[82][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[80][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[82][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[80][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~94_combout\);

-- Location: LCCOMB_X62_Y33_N8
\ram|Mux2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~95_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~94_combout\ & ((\ram|s_Memoria[90][5]~q\))) # (!\ram|Mux2~94_combout\ & (\ram|s_Memoria[88][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[88][5]~q\,
	datac => \ram|s_Memoria[90][5]~q\,
	datad => \ram|Mux2~94_combout\,
	combout => \ram|Mux2~95_combout\);

-- Location: LCCOMB_X67_Y36_N14
\ram|s_Memoria[66][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[66][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[66][5]~feeder_combout\);

-- Location: FF_X67_Y36_N15
\ram|s_Memoria[66][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[66][5]~feeder_combout\,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][5]~q\);

-- Location: FF_X65_Y33_N23
\ram|s_Memoria[74][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][5]~q\);

-- Location: LCCOMB_X60_Y31_N12
\ram|s_Memoria[72][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[72][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[72][5]~feeder_combout\);

-- Location: FF_X60_Y31_N13
\ram|s_Memoria[72][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[72][5]~feeder_combout\,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][5]~q\);

-- Location: FF_X63_Y34_N9
\ram|s_Memoria[64][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][5]~q\);

-- Location: LCCOMB_X63_Y34_N8
\ram|Mux2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~98_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[72][5]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[64][5]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[72][5]~q\,
	datac => \ram|s_Memoria[64][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~98_combout\);

-- Location: LCCOMB_X65_Y33_N22
\ram|Mux2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~99_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~98_combout\ & ((\ram|s_Memoria[74][5]~q\))) # (!\ram|Mux2~98_combout\ & (\ram|s_Memoria[66][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[66][5]~q\,
	datac => \ram|s_Memoria[74][5]~q\,
	datad => \ram|Mux2~98_combout\,
	combout => \ram|Mux2~99_combout\);

-- Location: LCCOMB_X67_Y36_N28
\ram|s_Memoria[98][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[98][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[98][5]~feeder_combout\);

-- Location: FF_X67_Y36_N29
\ram|s_Memoria[98][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[98][5]~feeder_combout\,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][5]~q\);

-- Location: FF_X65_Y33_N21
\ram|s_Memoria[106][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][5]~q\);

-- Location: LCCOMB_X59_Y31_N24
\ram|s_Memoria[104][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[104][5]~feeder_combout\);

-- Location: FF_X59_Y31_N25
\ram|s_Memoria[104][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[104][5]~feeder_combout\,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][5]~q\);

-- Location: FF_X63_Y33_N1
\ram|s_Memoria[96][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][5]~q\);

-- Location: LCCOMB_X63_Y33_N0
\ram|Mux2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~96_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[104][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[96][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[104][5]~q\,
	datac => \ram|s_Memoria[96][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~96_combout\);

-- Location: LCCOMB_X65_Y33_N20
\ram|Mux2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~97_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~96_combout\ & ((\ram|s_Memoria[106][5]~q\))) # (!\ram|Mux2~96_combout\ & (\ram|s_Memoria[98][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[98][5]~q\,
	datac => \ram|s_Memoria[106][5]~q\,
	datad => \ram|Mux2~96_combout\,
	combout => \ram|Mux2~97_combout\);

-- Location: LCCOMB_X61_Y31_N30
\ram|Mux2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~100_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~97_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux2~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~99_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux2~97_combout\,
	combout => \ram|Mux2~100_combout\);

-- Location: LCCOMB_X58_Y34_N24
\ram|s_Memoria[120][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[120][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[120][5]~feeder_combout\);

-- Location: FF_X58_Y34_N25
\ram|s_Memoria[120][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[120][5]~feeder_combout\,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][5]~q\);

-- Location: LCCOMB_X68_Y36_N10
\ram|s_Memoria[114][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[114][5]~feeder_combout\);

-- Location: FF_X68_Y36_N11
\ram|s_Memoria[114][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[114][5]~feeder_combout\,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][5]~q\);

-- Location: FF_X63_Y36_N13
\ram|s_Memoria[112][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][5]~q\);

-- Location: LCCOMB_X63_Y36_N12
\ram|Mux2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~101_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[114][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[112][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[114][5]~q\,
	datac => \ram|s_Memoria[112][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~101_combout\);

-- Location: FF_X58_Y36_N31
\ram|s_Memoria[122][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][5]~q\);

-- Location: LCCOMB_X58_Y36_N30
\ram|Mux2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~102_combout\ = (\ram|Mux2~101_combout\ & (((\ram|s_Memoria[122][5]~q\) # (!\addresscounter|adder|s_cntValue\(3))))) # (!\ram|Mux2~101_combout\ & (\ram|s_Memoria[120][5]~q\ & ((\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[120][5]~q\,
	datab => \ram|Mux2~101_combout\,
	datac => \ram|s_Memoria[122][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~102_combout\);

-- Location: LCCOMB_X61_Y31_N20
\ram|Mux2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~103_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~100_combout\ & ((\ram|Mux2~102_combout\))) # (!\ram|Mux2~100_combout\ & (\ram|Mux2~95_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~95_combout\,
	datac => \ram|Mux2~100_combout\,
	datad => \ram|Mux2~102_combout\,
	combout => \ram|Mux2~103_combout\);

-- Location: LCCOMB_X61_Y31_N12
\ram|Mux2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~114_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux2~103_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux2~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux2~113_combout\,
	datad => \ram|Mux2~103_combout\,
	combout => \ram|Mux2~114_combout\);

-- Location: LCCOMB_X61_Y31_N22
\ram|Mux2~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~125_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~114_combout\ & (\ram|Mux2~124_combout\)) # (!\ram|Mux2~114_combout\ & ((\ram|Mux2~93_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~124_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux2~93_combout\,
	datad => \ram|Mux2~114_combout\,
	combout => \ram|Mux2~125_combout\);

-- Location: FF_X52_Y32_N31
\ram|s_Memoria[251][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][5]~q\);

-- Location: LCCOMB_X53_Y30_N16
\ram|s_Memoria[123][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[123][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[123][5]~feeder_combout\);

-- Location: FF_X53_Y30_N17
\ram|s_Memoria[123][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[123][5]~feeder_combout\,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][5]~q\);

-- Location: LCCOMB_X58_Y31_N18
\ram|s_Memoria[235][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[235][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[235][5]~feeder_combout\);

-- Location: FF_X58_Y31_N19
\ram|s_Memoria[235][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[235][5]~feeder_combout\,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][5]~q\);

-- Location: FF_X56_Y33_N5
\ram|s_Memoria[107][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][5]~q\);

-- Location: LCCOMB_X56_Y33_N4
\ram|Mux2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~80_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[235][5]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[107][5]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[235][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[107][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux2~80_combout\);

-- Location: LCCOMB_X52_Y31_N0
\ram|Mux2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~81_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~80_combout\ & (\ram|s_Memoria[251][5]~q\)) # (!\ram|Mux2~80_combout\ & ((\ram|s_Memoria[123][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[251][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[123][5]~q\,
	datad => \ram|Mux2~80_combout\,
	combout => \ram|Mux2~81_combout\);

-- Location: FF_X57_Y30_N19
\ram|s_Memoria[171][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][5]~q\);

-- Location: FF_X57_Y30_N9
\ram|s_Memoria[187][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][5]~q\);

-- Location: LCCOMB_X52_Y33_N4
\ram|s_Memoria[59][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[59][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[59][5]~feeder_combout\);

-- Location: FF_X52_Y33_N5
\ram|s_Memoria[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[59][5]~feeder_combout\,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][5]~q\);

-- Location: FF_X56_Y33_N3
\ram|s_Memoria[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][5]~q\);

-- Location: LCCOMB_X56_Y33_N2
\ram|Mux2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~73_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[59][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[43][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[59][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[43][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux2~73_combout\);

-- Location: LCCOMB_X57_Y30_N8
\ram|Mux2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~74_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~73_combout\ & ((\ram|s_Memoria[187][5]~q\))) # (!\ram|Mux2~73_combout\ & (\ram|s_Memoria[171][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[171][5]~q\,
	datac => \ram|s_Memoria[187][5]~q\,
	datad => \ram|Mux2~73_combout\,
	combout => \ram|Mux2~74_combout\);

-- Location: LCCOMB_X55_Y33_N16
\ram|s_Memoria[139][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[139][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[139][5]~feeder_combout\);

-- Location: FF_X55_Y33_N17
\ram|s_Memoria[139][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[139][5]~feeder_combout\,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][5]~q\);

-- Location: FF_X55_Y33_N19
\ram|s_Memoria[155][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][5]~q\);

-- Location: LCCOMB_X54_Y33_N6
\ram|s_Memoria[27][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[27][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[27][5]~feeder_combout\);

-- Location: FF_X54_Y33_N7
\ram|s_Memoria[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[27][5]~feeder_combout\,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][5]~q\);

-- Location: FF_X53_Y33_N23
\ram|s_Memoria[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][5]~q\);

-- Location: LCCOMB_X53_Y33_N22
\ram|Mux2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~77_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[27][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[11][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[27][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[11][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux2~77_combout\);

-- Location: LCCOMB_X55_Y33_N18
\ram|Mux2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~78_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~77_combout\ & ((\ram|s_Memoria[155][5]~q\))) # (!\ram|Mux2~77_combout\ & (\ram|s_Memoria[139][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[139][5]~q\,
	datac => \ram|s_Memoria[155][5]~q\,
	datad => \ram|Mux2~77_combout\,
	combout => \ram|Mux2~78_combout\);

-- Location: LCCOMB_X56_Y31_N28
\ram|s_Memoria[203][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[203][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[203][5]~feeder_combout\);

-- Location: FF_X56_Y31_N29
\ram|s_Memoria[203][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[203][5]~feeder_combout\,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][5]~q\);

-- Location: FF_X56_Y31_N3
\ram|s_Memoria[219][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][5]~q\);

-- Location: LCCOMB_X54_Y33_N0
\ram|s_Memoria[91][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[91][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[91][5]~feeder_combout\);

-- Location: FF_X54_Y33_N1
\ram|s_Memoria[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[91][5]~feeder_combout\,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][5]~q\);

-- Location: FF_X53_Y33_N25
\ram|s_Memoria[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][5]~q\);

-- Location: LCCOMB_X53_Y33_N24
\ram|Mux2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~75_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[91][5]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[75][5]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[91][5]~q\,
	datac => \ram|s_Memoria[75][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux2~75_combout\);

-- Location: LCCOMB_X56_Y31_N2
\ram|Mux2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~76_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~75_combout\ & ((\ram|s_Memoria[219][5]~q\))) # (!\ram|Mux2~75_combout\ & (\ram|s_Memoria[203][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[203][5]~q\,
	datac => \ram|s_Memoria[219][5]~q\,
	datad => \ram|Mux2~75_combout\,
	combout => \ram|Mux2~76_combout\);

-- Location: LCCOMB_X56_Y31_N24
\ram|Mux2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~79_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux2~76_combout\))) # (!\addresscounter|adder|s_cntValue\(6) 
-- & (\ram|Mux2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux2~78_combout\,
	datad => \ram|Mux2~76_combout\,
	combout => \ram|Mux2~79_combout\);

-- Location: LCCOMB_X56_Y31_N14
\ram|Mux2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~82_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~79_combout\ & (\ram|Mux2~81_combout\)) # (!\ram|Mux2~79_combout\ & ((\ram|Mux2~74_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux2~81_combout\,
	datac => \ram|Mux2~74_combout\,
	datad => \ram|Mux2~79_combout\,
	combout => \ram|Mux2~82_combout\);

-- Location: LCCOMB_X55_Y30_N6
\ram|s_Memoria[121][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[121][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[121][5]~feeder_combout\);

-- Location: FF_X55_Y30_N7
\ram|s_Memoria[121][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[121][5]~feeder_combout\,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][5]~q\);

-- Location: FF_X54_Y34_N9
\ram|s_Memoria[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][5]~q\);

-- Location: LCCOMB_X55_Y30_N12
\ram|s_Memoria[105][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[105][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[105][5]~feeder_combout\);

-- Location: FF_X55_Y30_N13
\ram|s_Memoria[105][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[105][5]~feeder_combout\,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][5]~q\);

-- Location: FF_X54_Y34_N19
\ram|s_Memoria[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][5]~q\);

-- Location: LCCOMB_X54_Y34_N18
\ram|Mux2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~42_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[105][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[41][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[105][5]~q\,
	datac => \ram|s_Memoria[41][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~42_combout\);

-- Location: LCCOMB_X54_Y34_N8
\ram|Mux2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~43_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~42_combout\ & (\ram|s_Memoria[121][5]~q\)) # (!\ram|Mux2~42_combout\ & ((\ram|s_Memoria[57][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[121][5]~q\,
	datac => \ram|s_Memoria[57][5]~q\,
	datad => \ram|Mux2~42_combout\,
	combout => \ram|Mux2~43_combout\);

-- Location: FF_X56_Y35_N31
\ram|s_Memoria[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][5]~q\);

-- Location: LCCOMB_X59_Y35_N14
\ram|s_Memoria[89][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[89][5]~feeder_combout\);

-- Location: FF_X59_Y35_N15
\ram|s_Memoria[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[89][5]~feeder_combout\,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][5]~q\);

-- Location: LCCOMB_X59_Y35_N28
\ram|s_Memoria[73][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[73][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[73][5]~feeder_combout\);

-- Location: FF_X59_Y35_N29
\ram|s_Memoria[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[73][5]~feeder_combout\,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][5]~q\);

-- Location: FF_X56_Y35_N21
\ram|s_Memoria[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][5]~q\);

-- Location: LCCOMB_X56_Y35_N20
\ram|Mux2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~46_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[73][5]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[9][5]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[73][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[9][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux2~46_combout\);

-- Location: LCCOMB_X57_Y35_N2
\ram|Mux2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~47_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~46_combout\ & ((\ram|s_Memoria[89][5]~q\))) # (!\ram|Mux2~46_combout\ & (\ram|s_Memoria[25][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[25][5]~q\,
	datab => \ram|s_Memoria[89][5]~q\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux2~46_combout\,
	combout => \ram|Mux2~47_combout\);

-- Location: LCCOMB_X56_Y30_N22
\ram|s_Memoria[153][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[153][5]~feeder_combout\);

-- Location: FF_X56_Y30_N23
\ram|s_Memoria[153][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[153][5]~feeder_combout\,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][5]~q\);

-- Location: FF_X57_Y31_N29
\ram|s_Memoria[217][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][5]~q\);

-- Location: FF_X56_Y30_N25
\ram|s_Memoria[137][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][5]~q\);

-- Location: LCCOMB_X61_Y35_N4
\ram|s_Memoria[201][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[201][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[201][5]~feeder_combout\);

-- Location: FF_X61_Y35_N5
\ram|s_Memoria[201][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[201][5]~feeder_combout\,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][5]~q\);

-- Location: LCCOMB_X56_Y30_N24
\ram|Mux2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~44_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|s_Memoria[201][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[137][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[137][5]~q\,
	datad => \ram|s_Memoria[201][5]~q\,
	combout => \ram|Mux2~44_combout\);

-- Location: LCCOMB_X57_Y31_N28
\ram|Mux2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~45_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~44_combout\ & ((\ram|s_Memoria[217][5]~q\))) # (!\ram|Mux2~44_combout\ & (\ram|s_Memoria[153][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[153][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[217][5]~q\,
	datad => \ram|Mux2~44_combout\,
	combout => \ram|Mux2~45_combout\);

-- Location: LCCOMB_X57_Y31_N22
\ram|Mux2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~48_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(5)) # (\ram|Mux2~45_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux2~47_combout\ & (!\addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux2~47_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux2~45_combout\,
	combout => \ram|Mux2~48_combout\);

-- Location: FF_X58_Y30_N17
\ram|s_Memoria[185][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][5]~q\);

-- Location: FF_X58_Y30_N15
\ram|s_Memoria[249][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][5]~q\);

-- Location: LCCOMB_X59_Y30_N28
\ram|s_Memoria[233][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[233][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[233][5]~feeder_combout\);

-- Location: FF_X59_Y30_N29
\ram|s_Memoria[233][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[233][5]~feeder_combout\,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][5]~q\);

-- Location: FF_X59_Y30_N3
\ram|s_Memoria[169][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][5]~q\);

-- Location: LCCOMB_X59_Y30_N2
\ram|Mux2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~49_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[233][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[169][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[233][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[169][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~49_combout\);

-- Location: LCCOMB_X58_Y30_N14
\ram|Mux2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~50_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~49_combout\ & ((\ram|s_Memoria[249][5]~q\))) # (!\ram|Mux2~49_combout\ & (\ram|s_Memoria[185][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[185][5]~q\,
	datac => \ram|s_Memoria[249][5]~q\,
	datad => \ram|Mux2~49_combout\,
	combout => \ram|Mux2~50_combout\);

-- Location: LCCOMB_X57_Y31_N20
\ram|Mux2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~51_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~48_combout\ & ((\ram|Mux2~50_combout\))) # (!\ram|Mux2~48_combout\ & (\ram|Mux2~43_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux2~43_combout\,
	datac => \ram|Mux2~48_combout\,
	datad => \ram|Mux2~50_combout\,
	combout => \ram|Mux2~51_combout\);

-- Location: LCCOMB_X53_Y32_N2
\ram|s_Memoria[211][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[211][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[211][5]~feeder_combout\);

-- Location: FF_X53_Y32_N3
\ram|s_Memoria[211][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[211][5]~feeder_combout\,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][5]~q\);

-- Location: FF_X55_Y32_N11
\ram|s_Memoria[147][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][5]~q\);

-- Location: LCCOMB_X55_Y32_N10
\ram|Mux2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~59_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[211][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[147][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[211][5]~q\,
	datac => \ram|s_Memoria[147][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~59_combout\);

-- Location: LCCOMB_X50_Y37_N2
\ram|s_Memoria[179][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[179][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[179][5]~feeder_combout\);

-- Location: FF_X50_Y37_N3
\ram|s_Memoria[179][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[179][5]~feeder_combout\,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][5]~q\);

-- Location: FF_X53_Y32_N1
\ram|s_Memoria[243][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][5]~q\);

-- Location: LCCOMB_X53_Y32_N0
\ram|Mux2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~60_combout\ = (\ram|Mux2~59_combout\ & (((\ram|s_Memoria[243][5]~q\) # (!\addresscounter|adder|s_cntValue\(5))))) # (!\ram|Mux2~59_combout\ & (\ram|s_Memoria[179][5]~q\ & ((\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~59_combout\,
	datab => \ram|s_Memoria[179][5]~q\,
	datac => \ram|s_Memoria[243][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~60_combout\);

-- Location: LCCOMB_X57_Y33_N30
\ram|s_Memoria[163][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[163][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[163][5]~feeder_combout\);

-- Location: FF_X57_Y33_N31
\ram|s_Memoria[163][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[163][5]~feeder_combout\,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][5]~q\);

-- Location: FF_X60_Y32_N29
\ram|s_Memoria[227][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][5]~q\);

-- Location: LCCOMB_X60_Y32_N6
\ram|s_Memoria[195][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[195][5]~feeder_combout\);

-- Location: FF_X60_Y32_N7
\ram|s_Memoria[195][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[195][5]~feeder_combout\,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][5]~q\);

-- Location: FF_X55_Y34_N21
\ram|s_Memoria[131][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][5]~q\);

-- Location: LCCOMB_X55_Y34_N20
\ram|Mux2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~52_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[195][5]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[131][5]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[195][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[131][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~52_combout\);

-- Location: LCCOMB_X60_Y32_N28
\ram|Mux2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~53_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~52_combout\ & ((\ram|s_Memoria[227][5]~q\))) # (!\ram|Mux2~52_combout\ & (\ram|s_Memoria[163][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[163][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[227][5]~q\,
	datad => \ram|Mux2~52_combout\,
	combout => \ram|Mux2~53_combout\);

-- Location: LCCOMB_X56_Y32_N26
\ram|s_Memoria[67][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[67][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[67][5]~feeder_combout\);

-- Location: FF_X56_Y32_N27
\ram|s_Memoria[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[67][5]~feeder_combout\,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][5]~q\);

-- Location: FF_X55_Y34_N15
\ram|s_Memoria[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][5]~q\);

-- Location: LCCOMB_X55_Y34_N14
\ram|Mux2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~56_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[67][5]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[3][5]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[67][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[3][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~56_combout\);

-- Location: FF_X56_Y32_N5
\ram|s_Memoria[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][5]~q\);

-- Location: LCCOMB_X49_Y34_N26
\ram|s_Memoria[35][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[35][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[35][5]~feeder_combout\);

-- Location: FF_X49_Y34_N27
\ram|s_Memoria[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[35][5]~feeder_combout\,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][5]~q\);

-- Location: LCCOMB_X56_Y32_N4
\ram|Mux2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~57_combout\ = (\ram|Mux2~56_combout\ & (((\ram|s_Memoria[99][5]~q\)) # (!\addresscounter|adder|s_cntValue\(5)))) # (!\ram|Mux2~56_combout\ & (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[35][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~56_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[99][5]~q\,
	datad => \ram|s_Memoria[35][5]~q\,
	combout => \ram|Mux2~57_combout\);

-- Location: LCCOMB_X53_Y34_N4
\ram|s_Memoria[51][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[51][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[51][5]~feeder_combout\);

-- Location: FF_X53_Y34_N5
\ram|s_Memoria[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[51][5]~feeder_combout\,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][5]~q\);

-- Location: FF_X57_Y32_N29
\ram|s_Memoria[115][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][5]~q\);

-- Location: LCCOMB_X57_Y32_N10
\ram|s_Memoria[83][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[83][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[83][5]~feeder_combout\);

-- Location: FF_X57_Y32_N11
\ram|s_Memoria[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[83][5]~feeder_combout\,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][5]~q\);

-- Location: FF_X54_Y35_N3
\ram|s_Memoria[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][5]~q\);

-- Location: LCCOMB_X54_Y35_N2
\ram|Mux2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~54_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[83][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[83][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[19][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~54_combout\);

-- Location: LCCOMB_X57_Y32_N28
\ram|Mux2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~55_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~54_combout\ & ((\ram|s_Memoria[115][5]~q\))) # (!\ram|Mux2~54_combout\ & (\ram|s_Memoria[51][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[51][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[115][5]~q\,
	datad => \ram|Mux2~54_combout\,
	combout => \ram|Mux2~55_combout\);

-- Location: LCCOMB_X61_Y31_N10
\ram|Mux2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~58_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(7)) # (\ram|Mux2~55_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux2~57_combout\ & (!\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~57_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux2~55_combout\,
	combout => \ram|Mux2~58_combout\);

-- Location: LCCOMB_X61_Y31_N8
\ram|Mux2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~61_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~58_combout\ & (\ram|Mux2~60_combout\)) # (!\ram|Mux2~58_combout\ & ((\ram|Mux2~53_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~60_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux2~53_combout\,
	datad => \ram|Mux2~58_combout\,
	combout => \ram|Mux2~61_combout\);

-- Location: LCCOMB_X52_Y34_N10
\ram|s_Memoria[177][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[177][5]~feeder_combout\);

-- Location: FF_X52_Y34_N11
\ram|s_Memoria[177][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[177][5]~feeder_combout\,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][5]~q\);

-- Location: FF_X50_Y36_N7
\ram|s_Memoria[241][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][5]~q\);

-- Location: LCCOMB_X50_Y36_N12
\ram|s_Memoria[113][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[113][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[113][5]~feeder_combout\);

-- Location: FF_X50_Y36_N13
\ram|s_Memoria[113][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[113][5]~feeder_combout\,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][5]~q\);

-- Location: FF_X50_Y33_N5
\ram|s_Memoria[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][5]~q\);

-- Location: LCCOMB_X50_Y33_N4
\ram|Mux2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~69_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[113][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[49][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[113][5]~q\,
	datac => \ram|s_Memoria[49][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~69_combout\);

-- Location: LCCOMB_X50_Y36_N6
\ram|Mux2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~70_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~69_combout\ & ((\ram|s_Memoria[241][5]~q\))) # (!\ram|Mux2~69_combout\ & (\ram|s_Memoria[177][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[177][5]~q\,
	datac => \ram|s_Memoria[241][5]~q\,
	datad => \ram|Mux2~69_combout\,
	combout => \ram|Mux2~70_combout\);

-- Location: LCCOMB_X52_Y34_N0
\ram|s_Memoria[145][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[145][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[145][5]~feeder_combout\);

-- Location: FF_X52_Y34_N1
\ram|s_Memoria[145][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[145][5]~feeder_combout\,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][5]~q\);

-- Location: FF_X53_Y35_N3
\ram|s_Memoria[209][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][5]~q\);

-- Location: LCCOMB_X53_Y35_N12
\ram|s_Memoria[81][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[81][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[81][5]~feeder_combout\);

-- Location: FF_X53_Y35_N13
\ram|s_Memoria[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[81][5]~feeder_combout\,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][5]~q\);

-- Location: FF_X50_Y33_N3
\ram|s_Memoria[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][5]~q\);

-- Location: LCCOMB_X50_Y33_N2
\ram|Mux2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~62_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[81][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[81][5]~q\,
	datac => \ram|s_Memoria[17][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~62_combout\);

-- Location: LCCOMB_X53_Y35_N2
\ram|Mux2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~63_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~62_combout\ & ((\ram|s_Memoria[209][5]~q\))) # (!\ram|Mux2~62_combout\ & (\ram|s_Memoria[145][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[145][5]~q\,
	datac => \ram|s_Memoria[209][5]~q\,
	datad => \ram|Mux2~62_combout\,
	combout => \ram|Mux2~63_combout\);

-- Location: LCCOMB_X52_Y35_N30
\ram|s_Memoria[65][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[65][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[65][5]~feeder_combout\);

-- Location: FF_X52_Y35_N31
\ram|s_Memoria[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[65][5]~feeder_combout\,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][5]~q\);

-- Location: FF_X52_Y35_N25
\ram|s_Memoria[193][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][5]~q\);

-- Location: LCCOMB_X49_Y36_N22
\ram|s_Memoria[129][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[129][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[129][5]~feeder_combout\);

-- Location: FF_X49_Y36_N23
\ram|s_Memoria[129][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[129][5]~feeder_combout\,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][5]~q\);

-- Location: FF_X52_Y37_N21
\ram|s_Memoria[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][5]~q\);

-- Location: LCCOMB_X52_Y37_N20
\ram|Mux2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~66_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[129][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[129][5]~q\,
	datac => \ram|s_Memoria[1][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux2~66_combout\);

-- Location: LCCOMB_X52_Y35_N24
\ram|Mux2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~67_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux2~66_combout\ & ((\ram|s_Memoria[193][5]~q\))) # (!\ram|Mux2~66_combout\ & (\ram|s_Memoria[65][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux2~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[65][5]~q\,
	datac => \ram|s_Memoria[193][5]~q\,
	datad => \ram|Mux2~66_combout\,
	combout => \ram|Mux2~67_combout\);

-- Location: LCCOMB_X52_Y36_N26
\ram|s_Memoria[97][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[97][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[97][5]~feeder_combout\);

-- Location: FF_X52_Y36_N27
\ram|s_Memoria[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[97][5]~feeder_combout\,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][5]~q\);

-- Location: FF_X52_Y36_N29
\ram|s_Memoria[225][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][5]~q\);

-- Location: LCCOMB_X49_Y36_N24
\ram|s_Memoria[161][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[161][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[161][5]~feeder_combout\);

-- Location: FF_X49_Y36_N25
\ram|s_Memoria[161][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[161][5]~feeder_combout\,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][5]~q\);

-- Location: FF_X52_Y37_N19
\ram|s_Memoria[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][5]~q\);

-- Location: LCCOMB_X52_Y37_N18
\ram|Mux2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~64_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[161][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[33][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[161][5]~q\,
	datac => \ram|s_Memoria[33][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux2~64_combout\);

-- Location: LCCOMB_X52_Y36_N28
\ram|Mux2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~65_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux2~64_combout\ & ((\ram|s_Memoria[225][5]~q\))) # (!\ram|Mux2~64_combout\ & (\ram|s_Memoria[97][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[97][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[225][5]~q\,
	datad => \ram|Mux2~64_combout\,
	combout => \ram|Mux2~65_combout\);

-- Location: LCCOMB_X61_Y31_N6
\ram|Mux2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~68_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~65_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux2~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~67_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux2~65_combout\,
	combout => \ram|Mux2~68_combout\);

-- Location: LCCOMB_X61_Y31_N24
\ram|Mux2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~71_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~68_combout\ & (\ram|Mux2~70_combout\)) # (!\ram|Mux2~68_combout\ & ((\ram|Mux2~63_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~70_combout\,
	datac => \ram|Mux2~63_combout\,
	datad => \ram|Mux2~68_combout\,
	combout => \ram|Mux2~71_combout\);

-- Location: LCCOMB_X61_Y31_N18
\ram|Mux2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~72_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|Mux2~61_combout\)) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\ram|Mux2~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux2~61_combout\,
	datad => \ram|Mux2~71_combout\,
	combout => \ram|Mux2~72_combout\);

-- Location: LCCOMB_X61_Y31_N0
\ram|Mux2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~83_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~72_combout\ & (\ram|Mux2~82_combout\)) # (!\ram|Mux2~72_combout\ & ((\ram|Mux2~51_combout\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~82_combout\,
	datab => \ram|Mux2~51_combout\,
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \ram|Mux2~72_combout\,
	combout => \ram|Mux2~83_combout\);

-- Location: LCCOMB_X61_Y31_N4
\ram|Mux2~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~126_combout\ = (\addresscounter|adder|s_cntValue\(2) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux2~83_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|Mux2~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~125_combout\,
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \ram|Mux2~83_combout\,
	combout => \ram|Mux2~126_combout\);

-- Location: FF_X61_Y44_N13
\ram|s_Memoria[126][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][5]~q\);

-- Location: FF_X62_Y41_N31
\ram|s_Memoria[118][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][5]~q\);

-- Location: FF_X61_Y45_N31
\ram|s_Memoria[116][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][5]~q\);

-- Location: LCCOMB_X62_Y44_N10
\ram|s_Memoria[124][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[124][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[124][5]~feeder_combout\);

-- Location: FF_X62_Y44_N11
\ram|s_Memoria[124][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[124][5]~feeder_combout\,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][5]~q\);

-- Location: LCCOMB_X61_Y45_N30
\ram|Mux2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~31_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[124][5]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[116][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[116][5]~q\,
	datad => \ram|s_Memoria[124][5]~q\,
	combout => \ram|Mux2~31_combout\);

-- Location: LCCOMB_X62_Y41_N30
\ram|Mux2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~32_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~31_combout\ & (\ram|s_Memoria[126][5]~q\)) # (!\ram|Mux2~31_combout\ & ((\ram|s_Memoria[118][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[126][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[118][5]~q\,
	datad => \ram|Mux2~31_combout\,
	combout => \ram|Mux2~32_combout\);

-- Location: LCCOMB_X65_Y42_N2
\ram|s_Memoria[246][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[246][5]~feeder_combout\);

-- Location: FF_X65_Y42_N3
\ram|s_Memoria[246][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[246][5]~feeder_combout\,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][5]~q\);

-- Location: FF_X60_Y45_N15
\ram|s_Memoria[244][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][5]~q\);

-- Location: LCCOMB_X60_Y45_N14
\ram|Mux2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~38_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[246][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[244][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[246][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[244][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~38_combout\);

-- Location: LCCOMB_X59_Y38_N6
\ram|s_Memoria[252][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[252][5]~feeder_combout\);

-- Location: FF_X59_Y38_N7
\ram|s_Memoria[252][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[252][5]~feeder_combout\,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][5]~q\);

-- Location: FF_X61_Y41_N25
\ram|s_Memoria[254][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][5]~q\);

-- Location: LCCOMB_X61_Y41_N24
\ram|Mux2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~39_combout\ = (\ram|Mux2~38_combout\ & (((\ram|s_Memoria[254][5]~q\) # (!\addresscounter|adder|s_cntValue\(3))))) # (!\ram|Mux2~38_combout\ & (\ram|s_Memoria[252][5]~q\ & ((\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~38_combout\,
	datab => \ram|s_Memoria[252][5]~q\,
	datac => \ram|s_Memoria[254][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~39_combout\);

-- Location: LCCOMB_X65_Y38_N2
\ram|s_Memoria[236][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[236][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[236][5]~feeder_combout\);

-- Location: FF_X65_Y38_N3
\ram|s_Memoria[236][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[236][5]~feeder_combout\,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][5]~q\);

-- Location: FF_X61_Y41_N15
\ram|s_Memoria[238][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][5]~q\);

-- Location: LCCOMB_X66_Y38_N10
\ram|s_Memoria[230][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[230][5]~feeder_combout\);

-- Location: FF_X66_Y38_N11
\ram|s_Memoria[230][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[230][5]~feeder_combout\,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][5]~q\);

-- Location: LCCOMB_X63_Y38_N26
\ram|s_Memoria[228][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[228][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[228][5]~feeder_combout\);

-- Location: FF_X63_Y38_N27
\ram|s_Memoria[228][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[228][5]~feeder_combout\,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][5]~q\);

-- Location: LCCOMB_X62_Y38_N2
\ram|Mux2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~33_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[230][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & (((!\addresscounter|adder|s_cntValue\(3) & \ram|s_Memoria[228][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[230][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(3),
	datad => \ram|s_Memoria[228][5]~q\,
	combout => \ram|Mux2~33_combout\);

-- Location: LCCOMB_X61_Y41_N14
\ram|Mux2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~34_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~33_combout\ & ((\ram|s_Memoria[238][5]~q\))) # (!\ram|Mux2~33_combout\ & (\ram|s_Memoria[236][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[236][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[238][5]~q\,
	datad => \ram|Mux2~33_combout\,
	combout => \ram|Mux2~34_combout\);

-- Location: LCCOMB_X62_Y42_N12
\ram|s_Memoria[102][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[102][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[102][5]~feeder_combout\);

-- Location: FF_X62_Y42_N13
\ram|s_Memoria[102][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[102][5]~feeder_combout\,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][5]~q\);

-- Location: FF_X60_Y42_N9
\ram|s_Memoria[110][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][5]~q\);

-- Location: LCCOMB_X63_Y42_N8
\ram|s_Memoria[108][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[108][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[108][5]~feeder_combout\);

-- Location: FF_X63_Y42_N9
\ram|s_Memoria[108][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[108][5]~feeder_combout\,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][5]~q\);

-- Location: FF_X63_Y38_N25
\ram|s_Memoria[100][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][5]~q\);

-- Location: LCCOMB_X63_Y38_N24
\ram|Mux2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~35_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[108][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[100][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[108][5]~q\,
	datac => \ram|s_Memoria[100][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~35_combout\);

-- Location: LCCOMB_X60_Y42_N8
\ram|Mux2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~36_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~35_combout\ & ((\ram|s_Memoria[110][5]~q\))) # (!\ram|Mux2~35_combout\ & (\ram|s_Memoria[102][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[102][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[110][5]~q\,
	datad => \ram|Mux2~35_combout\,
	combout => \ram|Mux2~36_combout\);

-- Location: LCCOMB_X62_Y41_N16
\ram|Mux2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~37_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~34_combout\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(7) & (((!\addresscounter|adder|s_cntValue\(4) & \ram|Mux2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~34_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux2~36_combout\,
	combout => \ram|Mux2~37_combout\);

-- Location: LCCOMB_X62_Y41_N18
\ram|Mux2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~40_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~37_combout\ & ((\ram|Mux2~39_combout\))) # (!\ram|Mux2~37_combout\ & (\ram|Mux2~32_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~32_combout\,
	datab => \ram|Mux2~39_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux2~37_combout\,
	combout => \ram|Mux2~40_combout\);

-- Location: LCCOMB_X55_Y41_N14
\ram|s_Memoria[190][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[190][5]~feeder_combout\);

-- Location: FF_X55_Y41_N15
\ram|s_Memoria[190][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[190][5]~feeder_combout\,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][5]~q\);

-- Location: FF_X60_Y44_N23
\ram|s_Memoria[188][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][5]~q\);

-- Location: LCCOMB_X54_Y40_N22
\ram|s_Memoria[182][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[182][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[182][5]~feeder_combout\);

-- Location: FF_X54_Y40_N23
\ram|s_Memoria[182][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[182][5]~feeder_combout\,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][5]~q\);

-- Location: FF_X57_Y40_N9
\ram|s_Memoria[180][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][5]~q\);

-- Location: LCCOMB_X57_Y40_N8
\ram|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~7_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[182][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[180][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[182][5]~q\,
	datac => \ram|s_Memoria[180][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~7_combout\);

-- Location: LCCOMB_X60_Y44_N22
\ram|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~8_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~7_combout\ & (\ram|s_Memoria[190][5]~q\)) # (!\ram|Mux2~7_combout\ & ((\ram|s_Memoria[188][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[190][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[188][5]~q\,
	datad => \ram|Mux2~7_combout\,
	combout => \ram|Mux2~8_combout\);

-- Location: LCCOMB_X58_Y44_N10
\ram|s_Memoria[62][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[62][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[62][5]~feeder_combout\);

-- Location: FF_X58_Y44_N11
\ram|s_Memoria[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[62][5]~feeder_combout\,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][5]~q\);

-- Location: FF_X54_Y40_N25
\ram|s_Memoria[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][5]~q\);

-- Location: LCCOMB_X65_Y40_N8
\ram|s_Memoria[60][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[60][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[60][5]~feeder_combout\);

-- Location: FF_X65_Y40_N9
\ram|s_Memoria[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[60][5]~feeder_combout\,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][5]~q\);

-- Location: FF_X58_Y40_N19
\ram|s_Memoria[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][5]~q\);

-- Location: LCCOMB_X58_Y40_N18
\ram|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~0_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[60][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[52][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[60][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[52][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y40_N24
\ram|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~1_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~0_combout\ & (\ram|s_Memoria[62][5]~q\)) # (!\ram|Mux2~0_combout\ & ((\ram|s_Memoria[54][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[62][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[54][5]~q\,
	datad => \ram|Mux2~0_combout\,
	combout => \ram|Mux2~1_combout\);

-- Location: LCCOMB_X54_Y38_N18
\ram|s_Memoria[38][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[38][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[38][5]~feeder_combout\);

-- Location: FF_X54_Y38_N19
\ram|s_Memoria[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[38][5]~feeder_combout\,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][5]~q\);

-- Location: FF_X58_Y44_N9
\ram|s_Memoria[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][5]~q\);

-- Location: FF_X59_Y40_N7
\ram|s_Memoria[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][5]~q\);

-- Location: LCCOMB_X65_Y40_N14
\ram|s_Memoria[44][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[44][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[44][5]~feeder_combout\);

-- Location: FF_X65_Y40_N15
\ram|s_Memoria[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[44][5]~feeder_combout\,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][5]~q\);

-- Location: LCCOMB_X59_Y40_N6
\ram|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~4_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[44][5]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[36][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[36][5]~q\,
	datad => \ram|s_Memoria[44][5]~q\,
	combout => \ram|Mux2~4_combout\);

-- Location: LCCOMB_X58_Y44_N8
\ram|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~5_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~4_combout\ & ((\ram|s_Memoria[46][5]~q\))) # (!\ram|Mux2~4_combout\ & (\ram|s_Memoria[38][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[38][5]~q\,
	datac => \ram|s_Memoria[46][5]~q\,
	datad => \ram|Mux2~4_combout\,
	combout => \ram|Mux2~5_combout\);

-- Location: LCCOMB_X56_Y41_N22
\ram|s_Memoria[172][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[172][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[172][5]~feeder_combout\);

-- Location: FF_X56_Y41_N23
\ram|s_Memoria[172][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[172][5]~feeder_combout\,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][5]~q\);

-- Location: FF_X55_Y41_N21
\ram|s_Memoria[174][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][5]~q\);

-- Location: LCCOMB_X54_Y38_N4
\ram|s_Memoria[166][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[166][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[166][5]~feeder_combout\);

-- Location: FF_X54_Y38_N5
\ram|s_Memoria[166][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[166][5]~feeder_combout\,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][5]~q\);

-- Location: FF_X56_Y38_N1
\ram|s_Memoria[164][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][5]~q\);

-- Location: LCCOMB_X56_Y38_N0
\ram|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~2_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[166][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[164][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[166][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[164][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~2_combout\);

-- Location: LCCOMB_X55_Y41_N20
\ram|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~3_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~2_combout\ & ((\ram|s_Memoria[174][5]~q\))) # (!\ram|Mux2~2_combout\ & (\ram|s_Memoria[172][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[172][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[174][5]~q\,
	datad => \ram|Mux2~2_combout\,
	combout => \ram|Mux2~3_combout\);

-- Location: LCCOMB_X58_Y44_N2
\ram|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~6_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~3_combout\))) # (!\addresscounter|adder|s_cntValue\(7) & 
-- (\ram|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux2~5_combout\,
	datad => \ram|Mux2~3_combout\,
	combout => \ram|Mux2~6_combout\);

-- Location: LCCOMB_X58_Y44_N4
\ram|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~9_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~6_combout\ & (\ram|Mux2~8_combout\)) # (!\ram|Mux2~6_combout\ & ((\ram|Mux2~1_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux2~8_combout\,
	datac => \ram|Mux2~1_combout\,
	datad => \ram|Mux2~6_combout\,
	combout => \ram|Mux2~9_combout\);

-- Location: LCCOMB_X61_Y42_N18
\ram|s_Memoria[220][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[220][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[220][5]~feeder_combout\);

-- Location: FF_X61_Y42_N19
\ram|s_Memoria[220][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[220][5]~feeder_combout\,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][5]~q\);

-- Location: FF_X59_Y41_N19
\ram|s_Memoria[222][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][5]~q\);

-- Location: FF_X60_Y41_N7
\ram|s_Memoria[212][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][5]~q\);

-- Location: LCCOMB_X65_Y42_N28
\ram|s_Memoria[214][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[214][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[214][5]~feeder_combout\);

-- Location: FF_X65_Y42_N29
\ram|s_Memoria[214][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[214][5]~feeder_combout\,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][5]~q\);

-- Location: LCCOMB_X60_Y41_N6
\ram|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~17_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3)) # ((\ram|s_Memoria[214][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[212][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[212][5]~q\,
	datad => \ram|s_Memoria[214][5]~q\,
	combout => \ram|Mux2~17_combout\);

-- Location: LCCOMB_X59_Y41_N18
\ram|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~18_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~17_combout\ & ((\ram|s_Memoria[222][5]~q\))) # (!\ram|Mux2~17_combout\ & (\ram|s_Memoria[220][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[220][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[222][5]~q\,
	datad => \ram|Mux2~17_combout\,
	combout => \ram|Mux2~18_combout\);

-- Location: LCCOMB_X63_Y40_N30
\ram|s_Memoria[204][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[204][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[204][5]~feeder_combout\);

-- Location: FF_X63_Y40_N31
\ram|s_Memoria[204][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[204][5]~feeder_combout\,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][5]~q\);

-- Location: FF_X59_Y41_N23
\ram|s_Memoria[206][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][5]~q\);

-- Location: LCCOMB_X66_Y38_N0
\ram|s_Memoria[198][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[198][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[198][5]~feeder_combout\);

-- Location: FF_X66_Y38_N1
\ram|s_Memoria[198][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[198][5]~feeder_combout\,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][5]~q\);

-- Location: FF_X60_Y39_N17
\ram|s_Memoria[196][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][5]~q\);

-- Location: LCCOMB_X60_Y39_N16
\ram|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~10_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[198][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[196][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[198][5]~q\,
	datac => \ram|s_Memoria[196][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~10_combout\);

-- Location: LCCOMB_X59_Y41_N22
\ram|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~11_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~10_combout\ & ((\ram|s_Memoria[206][5]~q\))) # (!\ram|Mux2~10_combout\ & (\ram|s_Memoria[204][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[204][5]~q\,
	datac => \ram|s_Memoria[206][5]~q\,
	datad => \ram|Mux2~10_combout\,
	combout => \ram|Mux2~11_combout\);

-- Location: LCCOMB_X61_Y38_N12
\ram|s_Memoria[70][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[70][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[70][5]~feeder_combout\);

-- Location: FF_X61_Y38_N13
\ram|s_Memoria[70][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[70][5]~feeder_combout\,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][5]~q\);

-- Location: FF_X59_Y42_N31
\ram|s_Memoria[78][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][5]~q\);

-- Location: FF_X60_Y39_N23
\ram|s_Memoria[68][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][5]~q\);

-- Location: LCCOMB_X66_Y42_N28
\ram|s_Memoria[76][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[76][5]~feeder_combout\);

-- Location: FF_X66_Y42_N29
\ram|s_Memoria[76][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[76][5]~feeder_combout\,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][5]~q\);

-- Location: LCCOMB_X60_Y39_N22
\ram|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~14_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1)) # ((\ram|s_Memoria[76][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[68][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[68][5]~q\,
	datad => \ram|s_Memoria[76][5]~q\,
	combout => \ram|Mux2~14_combout\);

-- Location: LCCOMB_X59_Y42_N30
\ram|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~15_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~14_combout\ & ((\ram|s_Memoria[78][5]~q\))) # (!\ram|Mux2~14_combout\ & (\ram|s_Memoria[70][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[70][5]~q\,
	datac => \ram|s_Memoria[78][5]~q\,
	datad => \ram|Mux2~14_combout\,
	combout => \ram|Mux2~15_combout\);

-- Location: LCCOMB_X53_Y41_N6
\ram|s_Memoria[86][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[86][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[86][5]~feeder_combout\);

-- Location: FF_X53_Y41_N7
\ram|s_Memoria[86][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[86][5]~feeder_combout\,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][5]~q\);

-- Location: FF_X59_Y44_N7
\ram|s_Memoria[94][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][5]~q\);

-- Location: FF_X60_Y41_N17
\ram|s_Memoria[84][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][5]~q\);

-- Location: LCCOMB_X62_Y44_N28
\ram|s_Memoria[92][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[92][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[92][5]~feeder_combout\);

-- Location: FF_X62_Y44_N29
\ram|s_Memoria[92][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[92][5]~feeder_combout\,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][5]~q\);

-- Location: LCCOMB_X60_Y41_N16
\ram|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~12_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[92][5]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[84][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[84][5]~q\,
	datad => \ram|s_Memoria[92][5]~q\,
	combout => \ram|Mux2~12_combout\);

-- Location: LCCOMB_X59_Y44_N6
\ram|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~13_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~12_combout\ & ((\ram|s_Memoria[94][5]~q\))) # (!\ram|Mux2~12_combout\ & (\ram|s_Memoria[86][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[86][5]~q\,
	datac => \ram|s_Memoria[94][5]~q\,
	datad => \ram|Mux2~12_combout\,
	combout => \ram|Mux2~13_combout\);

-- Location: LCCOMB_X59_Y41_N12
\ram|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~16_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~13_combout\))) # (!\addresscounter|adder|s_cntValue\(4) 
-- & (\ram|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux2~15_combout\,
	datad => \ram|Mux2~13_combout\,
	combout => \ram|Mux2~16_combout\);

-- Location: LCCOMB_X59_Y41_N20
\ram|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~19_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~16_combout\ & (\ram|Mux2~18_combout\)) # (!\ram|Mux2~16_combout\ & ((\ram|Mux2~11_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux2~18_combout\,
	datac => \ram|Mux2~11_combout\,
	datad => \ram|Mux2~16_combout\,
	combout => \ram|Mux2~19_combout\);

-- Location: LCCOMB_X61_Y43_N22
\ram|s_Memoria[156][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[156][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[156][5]~feeder_combout\);

-- Location: FF_X61_Y43_N23
\ram|s_Memoria[156][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[156][5]~feeder_combout\,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][5]~q\);

-- Location: FF_X55_Y40_N27
\ram|s_Memoria[158][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][5]~q\);

-- Location: LCCOMB_X53_Y40_N30
\ram|s_Memoria[150][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[150][5]~feeder_combout\);

-- Location: FF_X53_Y40_N31
\ram|s_Memoria[150][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[150][5]~feeder_combout\,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][5]~q\);

-- Location: FF_X57_Y40_N27
\ram|s_Memoria[148][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][5]~q\);

-- Location: LCCOMB_X57_Y40_N26
\ram|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~27_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[150][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[148][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[150][5]~q\,
	datac => \ram|s_Memoria[148][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~27_combout\);

-- Location: LCCOMB_X55_Y40_N26
\ram|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~28_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~27_combout\ & ((\ram|s_Memoria[158][5]~q\))) # (!\ram|Mux2~27_combout\ & (\ram|s_Memoria[156][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[156][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[158][5]~q\,
	datad => \ram|Mux2~27_combout\,
	combout => \ram|Mux2~28_combout\);

-- Location: LCCOMB_X56_Y41_N4
\ram|s_Memoria[140][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[140][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[140][5]~feeder_combout\);

-- Location: FF_X56_Y41_N5
\ram|s_Memoria[140][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[140][5]~feeder_combout\,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][5]~q\);

-- Location: FF_X55_Y40_N1
\ram|s_Memoria[142][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][5]~q\);

-- Location: LCCOMB_X55_Y38_N16
\ram|s_Memoria[134][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[134][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[134][5]~feeder_combout\);

-- Location: FF_X55_Y38_N17
\ram|s_Memoria[134][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[134][5]~feeder_combout\,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][5]~q\);

-- Location: FF_X56_Y38_N19
\ram|s_Memoria[132][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][5]~q\);

-- Location: LCCOMB_X56_Y38_N18
\ram|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~20_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[134][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[132][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[134][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[132][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~20_combout\);

-- Location: LCCOMB_X55_Y40_N0
\ram|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~21_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~20_combout\ & ((\ram|s_Memoria[142][5]~q\))) # (!\ram|Mux2~20_combout\ & (\ram|s_Memoria[140][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[140][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[142][5]~q\,
	datad => \ram|Mux2~20_combout\,
	combout => \ram|Mux2~21_combout\);

-- Location: LCCOMB_X61_Y38_N18
\ram|s_Memoria[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[6][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[6][5]~feeder_combout\);

-- Location: FF_X61_Y38_N19
\ram|s_Memoria[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[6][5]~feeder_combout\,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][5]~q\);

-- Location: LCCOMB_X58_Y43_N2
\ram|s_Memoria[12][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[12][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[12][5]~feeder_combout\);

-- Location: FF_X58_Y43_N3
\ram|s_Memoria[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[12][5]~feeder_combout\,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][5]~q\);

-- Location: FF_X59_Y40_N25
\ram|s_Memoria[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][5]~q\);

-- Location: LCCOMB_X59_Y40_N24
\ram|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~24_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[12][5]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[4][5]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[12][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[4][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~24_combout\);

-- Location: FF_X63_Y41_N15
\ram|s_Memoria[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][5]~q\);

-- Location: LCCOMB_X63_Y41_N14
\ram|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~25_combout\ = (\ram|Mux2~24_combout\ & (((\ram|s_Memoria[14][5]~q\) # (!\addresscounter|adder|s_cntValue\(1))))) # (!\ram|Mux2~24_combout\ & (\ram|s_Memoria[6][5]~q\ & ((\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[6][5]~q\,
	datab => \ram|Mux2~24_combout\,
	datac => \ram|s_Memoria[14][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux2~25_combout\);

-- Location: LCCOMB_X53_Y40_N20
\ram|s_Memoria[22][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[22][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[22][5]~feeder_combout\);

-- Location: FF_X53_Y40_N21
\ram|s_Memoria[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[22][5]~feeder_combout\,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][5]~q\);

-- Location: FF_X59_Y44_N1
\ram|s_Memoria[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][5]~q\);

-- Location: LCCOMB_X58_Y43_N4
\ram|s_Memoria[28][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[28][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[28][5]~feeder_combout\);

-- Location: FF_X58_Y43_N5
\ram|s_Memoria[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[28][5]~feeder_combout\,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][5]~q\);

-- Location: FF_X58_Y40_N9
\ram|s_Memoria[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][5]~q\);

-- Location: LCCOMB_X58_Y40_N8
\ram|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~22_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[28][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[20][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[28][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[20][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~22_combout\);

-- Location: LCCOMB_X59_Y44_N0
\ram|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~23_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux2~22_combout\ & ((\ram|s_Memoria[30][5]~q\))) # (!\ram|Mux2~22_combout\ & (\ram|s_Memoria[22][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[22][5]~q\,
	datac => \ram|s_Memoria[30][5]~q\,
	datad => \ram|Mux2~22_combout\,
	combout => \ram|Mux2~23_combout\);

-- Location: LCCOMB_X62_Y41_N20
\ram|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~26_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~23_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux2~25_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux2~23_combout\,
	combout => \ram|Mux2~26_combout\);

-- Location: LCCOMB_X62_Y41_N6
\ram|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~29_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~26_combout\ & (\ram|Mux2~28_combout\)) # (!\ram|Mux2~26_combout\ & ((\ram|Mux2~21_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux2~28_combout\,
	datac => \ram|Mux2~21_combout\,
	datad => \ram|Mux2~26_combout\,
	combout => \ram|Mux2~29_combout\);

-- Location: LCCOMB_X62_Y41_N0
\ram|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~30_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux2~19_combout\)) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\ram|Mux2~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux2~19_combout\,
	datad => \ram|Mux2~29_combout\,
	combout => \ram|Mux2~30_combout\);

-- Location: LCCOMB_X62_Y41_N4
\ram|Mux2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~41_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~30_combout\ & (\ram|Mux2~40_combout\)) # (!\ram|Mux2~30_combout\ & ((\ram|Mux2~9_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux2~40_combout\,
	datac => \ram|Mux2~9_combout\,
	datad => \ram|Mux2~30_combout\,
	combout => \ram|Mux2~41_combout\);

-- Location: FF_X57_Y41_N25
\ram|s_Memoria[247][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][5]~q\);

-- Location: FF_X58_Y41_N31
\ram|s_Memoria[255][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][5]~q\);

-- Location: LCCOMB_X53_Y39_N8
\ram|s_Memoria[223][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[223][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[223][5]~feeder_combout\);

-- Location: FF_X53_Y39_N9
\ram|s_Memoria[223][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[223][5]~feeder_combout\,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][5]~q\);

-- Location: FF_X54_Y41_N7
\ram|s_Memoria[215][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][5]~q\);

-- Location: LCCOMB_X54_Y41_N6
\ram|Mux2~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~165_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[223][5]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[215][5]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[223][5]~q\,
	datac => \ram|s_Memoria[215][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~165_combout\);

-- Location: LCCOMB_X58_Y41_N30
\ram|Mux2~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~166_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~165_combout\ & ((\ram|s_Memoria[255][5]~q\))) # (!\ram|Mux2~165_combout\ & (\ram|s_Memoria[247][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[247][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[255][5]~q\,
	datad => \ram|Mux2~165_combout\,
	combout => \ram|Mux2~166_combout\);

-- Location: LCCOMB_X55_Y44_N16
\ram|s_Memoria[183][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[183][5]~feeder_combout\);

-- Location: FF_X55_Y44_N17
\ram|s_Memoria[183][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[183][5]~feeder_combout\,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][5]~q\);

-- Location: FF_X55_Y45_N7
\ram|s_Memoria[191][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][5]~q\);

-- Location: LCCOMB_X53_Y44_N0
\ram|s_Memoria[159][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[159][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[159][5]~feeder_combout\);

-- Location: FF_X53_Y44_N1
\ram|s_Memoria[159][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[159][5]~feeder_combout\,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][5]~q\);

-- Location: FF_X55_Y45_N29
\ram|s_Memoria[151][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][5]~q\);

-- Location: LCCOMB_X55_Y45_N28
\ram|Mux2~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~158_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[159][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[151][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[159][5]~q\,
	datac => \ram|s_Memoria[151][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~158_combout\);

-- Location: LCCOMB_X55_Y45_N6
\ram|Mux2~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~159_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~158_combout\ & ((\ram|s_Memoria[191][5]~q\))) # (!\ram|Mux2~158_combout\ & (\ram|s_Memoria[183][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[183][5]~q\,
	datac => \ram|s_Memoria[191][5]~q\,
	datad => \ram|Mux2~158_combout\,
	combout => \ram|Mux2~159_combout\);

-- Location: LCCOMB_X55_Y39_N28
\ram|s_Memoria[167][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[167][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[167][5]~feeder_combout\);

-- Location: FF_X55_Y39_N29
\ram|s_Memoria[167][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[167][5]~feeder_combout\,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][5]~q\);

-- Location: FF_X54_Y42_N15
\ram|s_Memoria[175][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][5]~q\);

-- Location: LCCOMB_X56_Y39_N24
\ram|s_Memoria[143][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[143][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[143][5]~feeder_combout\);

-- Location: FF_X56_Y39_N25
\ram|s_Memoria[143][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[143][5]~feeder_combout\,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][5]~q\);

-- Location: FF_X55_Y39_N7
\ram|s_Memoria[135][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][5]~q\);

-- Location: LCCOMB_X55_Y39_N6
\ram|Mux2~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~162_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[143][5]~q\) # ((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[135][5]~q\ & !\addresscounter|adder|s_cntValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[143][5]~q\,
	datac => \ram|s_Memoria[135][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~162_combout\);

-- Location: LCCOMB_X54_Y42_N14
\ram|Mux2~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~163_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~162_combout\ & ((\ram|s_Memoria[175][5]~q\))) # (!\ram|Mux2~162_combout\ & (\ram|s_Memoria[167][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[167][5]~q\,
	datac => \ram|s_Memoria[175][5]~q\,
	datad => \ram|Mux2~162_combout\,
	combout => \ram|Mux2~163_combout\);

-- Location: LCCOMB_X58_Y39_N8
\ram|s_Memoria[231][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[231][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[231][5]~feeder_combout\);

-- Location: FF_X58_Y39_N9
\ram|s_Memoria[231][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[231][5]~feeder_combout\,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][5]~q\);

-- Location: FF_X58_Y41_N19
\ram|s_Memoria[239][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][5]~q\);

-- Location: LCCOMB_X53_Y39_N14
\ram|s_Memoria[207][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[207][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[207][5]~feeder_combout\);

-- Location: FF_X53_Y39_N15
\ram|s_Memoria[207][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[207][5]~feeder_combout\,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][5]~q\);

-- Location: FF_X52_Y38_N27
\ram|s_Memoria[199][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][5]~q\);

-- Location: LCCOMB_X52_Y38_N26
\ram|Mux2~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~160_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[207][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[199][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[207][5]~q\,
	datac => \ram|s_Memoria[199][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~160_combout\);

-- Location: LCCOMB_X58_Y41_N18
\ram|Mux2~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~161_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~160_combout\ & ((\ram|s_Memoria[239][5]~q\))) # (!\ram|Mux2~160_combout\ & (\ram|s_Memoria[231][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[231][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[239][5]~q\,
	datad => \ram|Mux2~160_combout\,
	combout => \ram|Mux2~161_combout\);

-- Location: LCCOMB_X58_Y41_N16
\ram|Mux2~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~164_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux2~161_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux2~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux2~163_combout\,
	datad => \ram|Mux2~161_combout\,
	combout => \ram|Mux2~164_combout\);

-- Location: LCCOMB_X58_Y41_N12
\ram|Mux2~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~167_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux2~164_combout\ & (\ram|Mux2~166_combout\)) # (!\ram|Mux2~164_combout\ & ((\ram|Mux2~159_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux2~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~166_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux2~159_combout\,
	datad => \ram|Mux2~164_combout\,
	combout => \ram|Mux2~167_combout\);

-- Location: LCCOMB_X66_Y39_N18
\ram|s_Memoria[237][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[237][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[237][5]~feeder_combout\);

-- Location: FF_X66_Y39_N19
\ram|s_Memoria[237][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[237][5]~feeder_combout\,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][5]~q\);

-- Location: FF_X61_Y39_N9
\ram|s_Memoria[173][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][5]~q\);

-- Location: LCCOMB_X63_Y39_N20
\ram|s_Memoria[229][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[229][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[229][5]~feeder_combout\);

-- Location: FF_X63_Y39_N21
\ram|s_Memoria[229][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[229][5]~feeder_combout\,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][5]~q\);

-- Location: FF_X65_Y39_N5
\ram|s_Memoria[165][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][5]~q\);

-- Location: LCCOMB_X65_Y39_N4
\ram|Mux2~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~127_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[229][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[165][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[229][5]~q\,
	datac => \ram|s_Memoria[165][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~127_combout\);

-- Location: LCCOMB_X61_Y39_N8
\ram|Mux2~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~128_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~127_combout\ & (\ram|s_Memoria[237][5]~q\)) # (!\ram|Mux2~127_combout\ & ((\ram|s_Memoria[173][5]~q\))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[237][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[173][5]~q\,
	datad => \ram|Mux2~127_combout\,
	combout => \ram|Mux2~128_combout\);

-- Location: LCCOMB_X60_Y40_N2
\ram|s_Memoria[189][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[189][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[189][5]~feeder_combout\);

-- Location: FF_X60_Y40_N3
\ram|s_Memoria[189][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[189][5]~feeder_combout\,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][5]~q\);

-- Location: FF_X66_Y40_N31
\ram|s_Memoria[253][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][5]~q\);

-- Location: LCCOMB_X63_Y39_N10
\ram|s_Memoria[245][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[245][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[245][5]~feeder_combout\);

-- Location: FF_X63_Y39_N11
\ram|s_Memoria[245][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[245][5]~feeder_combout\,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][5]~q\);

-- Location: FF_X62_Y40_N25
\ram|s_Memoria[181][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][5]~q\);

-- Location: LCCOMB_X62_Y40_N24
\ram|Mux2~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~134_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[245][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[181][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[245][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[181][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~134_combout\);

-- Location: LCCOMB_X66_Y40_N30
\ram|Mux2~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~135_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~134_combout\ & ((\ram|s_Memoria[253][5]~q\))) # (!\ram|Mux2~134_combout\ & (\ram|s_Memoria[189][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[189][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[253][5]~q\,
	datad => \ram|Mux2~134_combout\,
	combout => \ram|Mux2~135_combout\);

-- Location: LCCOMB_X59_Y39_N26
\ram|s_Memoria[213][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[213][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[213][5]~feeder_combout\);

-- Location: FF_X59_Y39_N27
\ram|s_Memoria[213][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[213][5]~feeder_combout\,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][5]~q\);

-- Location: FF_X66_Y40_N5
\ram|s_Memoria[221][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][5]~q\);

-- Location: LCCOMB_X60_Y43_N2
\ram|s_Memoria[157][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[157][5]~feeder_combout\);

-- Location: FF_X60_Y43_N3
\ram|s_Memoria[157][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[157][5]~feeder_combout\,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][5]~q\);

-- Location: FF_X56_Y40_N25
\ram|s_Memoria[149][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][5]~q\);

-- Location: LCCOMB_X56_Y40_N24
\ram|Mux2~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~129_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[157][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[149][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[157][5]~q\,
	datac => \ram|s_Memoria[149][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~129_combout\);

-- Location: LCCOMB_X66_Y40_N4
\ram|Mux2~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~130_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux2~129_combout\ & ((\ram|s_Memoria[221][5]~q\))) # (!\ram|Mux2~129_combout\ & (\ram|s_Memoria[213][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux2~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[213][5]~q\,
	datac => \ram|s_Memoria[221][5]~q\,
	datad => \ram|Mux2~129_combout\,
	combout => \ram|Mux2~130_combout\);

-- Location: LCCOMB_X58_Y42_N0
\ram|s_Memoria[141][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[141][5]~feeder_combout\);

-- Location: FF_X58_Y42_N1
\ram|s_Memoria[141][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[141][5]~feeder_combout\,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][5]~q\);

-- Location: FF_X63_Y40_N9
\ram|s_Memoria[205][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][5]~q\);

-- Location: FF_X57_Y39_N15
\ram|s_Memoria[133][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][5]~q\);

-- Location: LCCOMB_X56_Y43_N6
\ram|s_Memoria[197][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[197][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[197][5]~feeder_combout\);

-- Location: FF_X56_Y43_N7
\ram|s_Memoria[197][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[197][5]~feeder_combout\,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][5]~q\);

-- Location: LCCOMB_X57_Y39_N14
\ram|Mux2~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~131_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[197][5]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[133][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[133][5]~q\,
	datad => \ram|s_Memoria[197][5]~q\,
	combout => \ram|Mux2~131_combout\);

-- Location: LCCOMB_X63_Y40_N8
\ram|Mux2~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~132_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~131_combout\ & ((\ram|s_Memoria[205][5]~q\))) # (!\ram|Mux2~131_combout\ & (\ram|s_Memoria[141][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[141][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[205][5]~q\,
	datad => \ram|Mux2~131_combout\,
	combout => \ram|Mux2~132_combout\);

-- Location: LCCOMB_X63_Y31_N16
\ram|Mux2~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~133_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux2~130_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux2~130_combout\,
	datad => \ram|Mux2~132_combout\,
	combout => \ram|Mux2~133_combout\);

-- Location: LCCOMB_X63_Y31_N2
\ram|Mux2~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~136_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~133_combout\ & ((\ram|Mux2~135_combout\))) # (!\ram|Mux2~133_combout\ & (\ram|Mux2~128_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~128_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux2~135_combout\,
	datad => \ram|Mux2~133_combout\,
	combout => \ram|Mux2~136_combout\);

-- Location: LCCOMB_X56_Y42_N24
\ram|s_Memoria[79][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[79][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[79][5]~feeder_combout\);

-- Location: FF_X56_Y42_N25
\ram|s_Memoria[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[79][5]~feeder_combout\,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][5]~q\);

-- Location: FF_X53_Y42_N25
\ram|s_Memoria[111][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][5]~q\);

-- Location: LCCOMB_X53_Y42_N18
\ram|s_Memoria[103][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[103][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[103][5]~feeder_combout\);

-- Location: FF_X53_Y42_N19
\ram|s_Memoria[103][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[103][5]~feeder_combout\,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][5]~q\);

-- Location: FF_X52_Y38_N5
\ram|s_Memoria[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][5]~q\);

-- Location: LCCOMB_X52_Y38_N4
\ram|Mux2~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~137_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[103][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[71][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[103][5]~q\,
	datac => \ram|s_Memoria[71][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~137_combout\);

-- Location: LCCOMB_X53_Y42_N24
\ram|Mux2~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~138_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~137_combout\ & ((\ram|s_Memoria[111][5]~q\))) # (!\ram|Mux2~137_combout\ & (\ram|s_Memoria[79][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[79][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[111][5]~q\,
	datad => \ram|Mux2~137_combout\,
	combout => \ram|Mux2~138_combout\);

-- Location: LCCOMB_X54_Y44_N26
\ram|s_Memoria[95][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[95][5]~feeder_combout\);

-- Location: FF_X54_Y44_N27
\ram|s_Memoria[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[95][5]~feeder_combout\,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][5]~q\);

-- Location: FF_X61_Y44_N19
\ram|s_Memoria[127][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][5]~q\);

-- Location: LCCOMB_X57_Y41_N30
\ram|s_Memoria[119][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[119][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[119][5]~feeder_combout\);

-- Location: FF_X57_Y41_N31
\ram|s_Memoria[119][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[119][5]~feeder_combout\,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][5]~q\);

-- Location: FF_X54_Y41_N5
\ram|s_Memoria[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][5]~q\);

-- Location: LCCOMB_X54_Y41_N4
\ram|Mux2~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~144_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[119][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[87][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[119][5]~q\,
	datac => \ram|s_Memoria[87][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~144_combout\);

-- Location: LCCOMB_X61_Y44_N18
\ram|Mux2~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~145_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~144_combout\ & ((\ram|s_Memoria[127][5]~q\))) # (!\ram|Mux2~144_combout\ & (\ram|s_Memoria[95][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[95][5]~q\,
	datac => \ram|s_Memoria[127][5]~q\,
	datad => \ram|Mux2~144_combout\,
	combout => \ram|Mux2~145_combout\);

-- Location: LCCOMB_X57_Y42_N28
\ram|s_Memoria[15][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[15][5]~feeder_combout\);

-- Location: FF_X57_Y42_N29
\ram|s_Memoria[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[15][5]~feeder_combout\,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][5]~q\);

-- Location: FF_X57_Y42_N11
\ram|s_Memoria[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][5]~q\);

-- Location: LCCOMB_X57_Y38_N18
\ram|s_Memoria[39][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[39][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[39][5]~feeder_combout\);

-- Location: FF_X57_Y38_N19
\ram|s_Memoria[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[39][5]~feeder_combout\,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][5]~q\);

-- Location: FF_X57_Y38_N25
\ram|s_Memoria[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][5]~q\);

-- Location: LCCOMB_X57_Y38_N24
\ram|Mux2~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~141_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[39][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[7][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[39][5]~q\,
	datac => \ram|s_Memoria[7][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~141_combout\);

-- Location: LCCOMB_X57_Y42_N10
\ram|Mux2~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~142_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~141_combout\ & ((\ram|s_Memoria[47][5]~q\))) # (!\ram|Mux2~141_combout\ & (\ram|s_Memoria[15][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[15][5]~q\,
	datac => \ram|s_Memoria[47][5]~q\,
	datad => \ram|Mux2~141_combout\,
	combout => \ram|Mux2~142_combout\);

-- Location: LCCOMB_X55_Y43_N0
\ram|s_Memoria[31][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[31][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[31][5]~feeder_combout\);

-- Location: FF_X55_Y43_N1
\ram|s_Memoria[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[31][5]~feeder_combout\,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][5]~q\);

-- Location: FF_X56_Y44_N29
\ram|s_Memoria[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][5]~q\);

-- Location: LCCOMB_X54_Y39_N30
\ram|s_Memoria[55][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[55][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[55][5]~feeder_combout\);

-- Location: FF_X54_Y39_N31
\ram|s_Memoria[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[55][5]~feeder_combout\,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][5]~q\);

-- Location: FF_X53_Y37_N9
\ram|s_Memoria[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][5]~q\);

-- Location: LCCOMB_X53_Y37_N8
\ram|Mux2~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~139_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[55][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[23][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[55][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[23][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux2~139_combout\);

-- Location: LCCOMB_X56_Y44_N28
\ram|Mux2~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~140_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~139_combout\ & ((\ram|s_Memoria[63][5]~q\))) # (!\ram|Mux2~139_combout\ & (\ram|s_Memoria[31][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[31][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[63][5]~q\,
	datad => \ram|Mux2~139_combout\,
	combout => \ram|Mux2~140_combout\);

-- Location: LCCOMB_X56_Y44_N2
\ram|Mux2~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~143_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|Mux2~140_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux2~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux2~142_combout\,
	datad => \ram|Mux2~140_combout\,
	combout => \ram|Mux2~143_combout\);

-- Location: LCCOMB_X56_Y44_N4
\ram|Mux2~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~146_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux2~143_combout\ & ((\ram|Mux2~145_combout\))) # (!\ram|Mux2~143_combout\ & (\ram|Mux2~138_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux2~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux2~138_combout\,
	datac => \ram|Mux2~145_combout\,
	datad => \ram|Mux2~143_combout\,
	combout => \ram|Mux2~146_combout\);

-- Location: LCCOMB_X60_Y40_N16
\ram|s_Memoria[61][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[61][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[61][5]~feeder_combout\);

-- Location: FF_X60_Y40_N17
\ram|s_Memoria[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[61][5]~feeder_combout\,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][5]~q\);

-- Location: FF_X61_Y40_N27
\ram|s_Memoria[125][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][5]~q\);

-- Location: FF_X62_Y40_N27
\ram|s_Memoria[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][5]~q\);

-- Location: LCCOMB_X62_Y39_N6
\ram|s_Memoria[117][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[117][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[117][5]~feeder_combout\);

-- Location: FF_X62_Y39_N7
\ram|s_Memoria[117][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[117][5]~feeder_combout\,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][5]~q\);

-- Location: LCCOMB_X62_Y40_N26
\ram|Mux2~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~154_combout\ = (\addresscounter|adder|s_cntValue\(3) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[117][5]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[53][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[53][5]~q\,
	datad => \ram|s_Memoria[117][5]~q\,
	combout => \ram|Mux2~154_combout\);

-- Location: LCCOMB_X61_Y40_N26
\ram|Mux2~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~155_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~154_combout\ & ((\ram|s_Memoria[125][5]~q\))) # (!\ram|Mux2~154_combout\ & (\ram|s_Memoria[61][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[61][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[125][5]~q\,
	datad => \ram|Mux2~154_combout\,
	combout => \ram|Mux2~155_combout\);

-- Location: LCCOMB_X58_Y42_N18
\ram|s_Memoria[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[13][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[13][5]~feeder_combout\);

-- Location: FF_X58_Y42_N19
\ram|s_Memoria[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[13][5]~feeder_combout\,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][5]~q\);

-- Location: FF_X57_Y43_N23
\ram|s_Memoria[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][5]~q\);

-- Location: LCCOMB_X59_Y43_N14
\ram|s_Memoria[69][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[69][5]~feeder_combout\);

-- Location: FF_X59_Y43_N15
\ram|s_Memoria[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[69][5]~feeder_combout\,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][5]~q\);

-- Location: FF_X57_Y39_N21
\ram|s_Memoria[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][5]~q\);

-- Location: LCCOMB_X57_Y39_N20
\ram|Mux2~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~151_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[69][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[5][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[69][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[5][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~151_combout\);

-- Location: LCCOMB_X57_Y43_N22
\ram|Mux2~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~152_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~151_combout\ & ((\ram|s_Memoria[77][5]~q\))) # (!\ram|Mux2~151_combout\ & (\ram|s_Memoria[13][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[13][5]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[77][5]~q\,
	datad => \ram|Mux2~151_combout\,
	combout => \ram|Mux2~152_combout\);

-- Location: LCCOMB_X60_Y43_N24
\ram|s_Memoria[29][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[29][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[29][5]~feeder_combout\);

-- Location: FF_X60_Y43_N25
\ram|s_Memoria[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[29][5]~feeder_combout\,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][5]~q\);

-- Location: FF_X57_Y43_N1
\ram|s_Memoria[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][5]~q\);

-- Location: LCCOMB_X59_Y43_N16
\ram|s_Memoria[85][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[85][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[85][5]~feeder_combout\);

-- Location: FF_X59_Y43_N17
\ram|s_Memoria[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[85][5]~feeder_combout\,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][5]~q\);

-- Location: FF_X56_Y40_N3
\ram|s_Memoria[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][5]~q\);

-- Location: LCCOMB_X56_Y40_N2
\ram|Mux2~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~149_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[85][5]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[21][5]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[85][5]~q\,
	datac => \ram|s_Memoria[21][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux2~149_combout\);

-- Location: LCCOMB_X57_Y43_N0
\ram|Mux2~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~150_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~149_combout\ & ((\ram|s_Memoria[93][5]~q\))) # (!\ram|Mux2~149_combout\ & (\ram|s_Memoria[29][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[29][5]~q\,
	datac => \ram|s_Memoria[93][5]~q\,
	datad => \ram|Mux2~149_combout\,
	combout => \ram|Mux2~150_combout\);

-- Location: LCCOMB_X56_Y44_N26
\ram|Mux2~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~153_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux2~150_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux2~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux2~152_combout\,
	datad => \ram|Mux2~150_combout\,
	combout => \ram|Mux2~153_combout\);

-- Location: LCCOMB_X61_Y39_N2
\ram|s_Memoria[45][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[45][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[45][5]~feeder_combout\);

-- Location: FF_X61_Y39_N3
\ram|s_Memoria[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[45][5]~feeder_combout\,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][5]~q\);

-- Location: FF_X61_Y40_N25
\ram|s_Memoria[109][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][5]~q\);

-- Location: LCCOMB_X62_Y39_N16
\ram|s_Memoria[101][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[101][5]~feeder_combout\ = \aritmeticunit|Add0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~25_combout\,
	combout => \ram|s_Memoria[101][5]~feeder_combout\);

-- Location: FF_X62_Y39_N17
\ram|s_Memoria[101][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[101][5]~feeder_combout\,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][5]~q\);

-- Location: FF_X65_Y39_N19
\ram|s_Memoria[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~25_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][5]~q\);

-- Location: LCCOMB_X65_Y39_N18
\ram|Mux2~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~147_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[101][5]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[37][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[101][5]~q\,
	datac => \ram|s_Memoria[37][5]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux2~147_combout\);

-- Location: LCCOMB_X61_Y40_N24
\ram|Mux2~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~148_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux2~147_combout\ & ((\ram|s_Memoria[109][5]~q\))) # (!\ram|Mux2~147_combout\ & (\ram|s_Memoria[45][5]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux2~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[45][5]~q\,
	datac => \ram|s_Memoria[109][5]~q\,
	datad => \ram|Mux2~147_combout\,
	combout => \ram|Mux2~148_combout\);

-- Location: LCCOMB_X56_Y44_N20
\ram|Mux2~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~156_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux2~153_combout\ & (\ram|Mux2~155_combout\)) # (!\ram|Mux2~153_combout\ & ((\ram|Mux2~148_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux2~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux2~155_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux2~153_combout\,
	datad => \ram|Mux2~148_combout\,
	combout => \ram|Mux2~156_combout\);

-- Location: LCCOMB_X56_Y44_N18
\ram|Mux2~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~157_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux2~146_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux2~146_combout\,
	datad => \ram|Mux2~156_combout\,
	combout => \ram|Mux2~157_combout\);

-- Location: LCCOMB_X61_Y31_N2
\ram|Mux2~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~168_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux2~157_combout\ & (\ram|Mux2~167_combout\)) # (!\ram|Mux2~157_combout\ & ((\ram|Mux2~136_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux2~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux2~167_combout\,
	datac => \ram|Mux2~136_combout\,
	datad => \ram|Mux2~157_combout\,
	combout => \ram|Mux2~168_combout\);

-- Location: LCCOMB_X61_Y31_N16
\ram|Mux2~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux2~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux2~126_combout\ & ((\ram|Mux2~168_combout\))) # (!\ram|Mux2~126_combout\ & (\ram|Mux2~41_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (\ram|Mux2~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \ram|Mux2~126_combout\,
	datac => \ram|Mux2~41_combout\,
	datad => \ram|Mux2~168_combout\,
	combout => \ram|Mux2~169_combout\);

-- Location: FF_X61_Y31_N17
\ram|DataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux2~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(5));

-- Location: LCCOMB_X57_Y36_N20
\aritmeticunit|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~26_combout\ = (\aritmeticunit|process_0~0_combout\ & (\registerbank|array1[2][4]~q\)) # (!\aritmeticunit|process_0~0_combout\ & ((\aritmeticunit|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registerbank|array1[2][4]~q\,
	datac => \aritmeticunit|process_0~0_combout\,
	datad => \aritmeticunit|Add0~12_combout\,
	combout => \aritmeticunit|Add0~26_combout\);

-- Location: LCCOMB_X57_Y36_N30
\aritmeticunit|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~27_combout\ = (\ram|s_Memoria~0_combout\ & ((\SW[0]~input_o\ & ((\aritmeticunit|Add0~26_combout\))) # (!\SW[0]~input_o\ & (\rom|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \ram|s_Memoria~0_combout\,
	datac => \rom|Mux3~25_combout\,
	datad => \aritmeticunit|Add0~26_combout\,
	combout => \aritmeticunit|Add0~27_combout\);

-- Location: LCCOMB_X62_Y40_N18
\ram|s_Memoria[181][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[181][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[181][4]~feeder_combout\);

-- Location: FF_X62_Y40_N19
\ram|s_Memoria[181][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[181][4]~feeder_combout\,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][4]~q\);

-- Location: FF_X62_Y40_N17
\ram|s_Memoria[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][4]~q\);

-- Location: LCCOMB_X57_Y40_N16
\ram|s_Memoria[180][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[180][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[180][4]~feeder_combout\);

-- Location: FF_X57_Y40_N17
\ram|s_Memoria[180][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[180][4]~feeder_combout\,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][4]~q\);

-- Location: FF_X58_Y40_N27
\ram|s_Memoria[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][4]~q\);

-- Location: LCCOMB_X58_Y40_N26
\ram|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~0_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[180][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[52][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[180][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[52][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y40_N16
\ram|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~1_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~0_combout\ & (\ram|s_Memoria[181][4]~q\)) # (!\ram|Mux3~0_combout\ & ((\ram|s_Memoria[53][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[181][4]~q\,
	datac => \ram|s_Memoria[53][4]~q\,
	datad => \ram|Mux3~0_combout\,
	combout => \ram|Mux3~1_combout\);

-- Location: FF_X56_Y40_N1
\ram|s_Memoria[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][4]~q\);

-- Location: FF_X56_Y40_N31
\ram|s_Memoria[149][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][4]~q\);

-- Location: LCCOMB_X57_Y40_N6
\ram|s_Memoria[148][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[148][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[148][4]~feeder_combout\);

-- Location: FF_X57_Y40_N7
\ram|s_Memoria[148][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[148][4]~feeder_combout\,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][4]~q\);

-- Location: FF_X58_Y40_N1
\ram|s_Memoria[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][4]~q\);

-- Location: LCCOMB_X58_Y40_N0
\ram|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~4_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[148][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[20][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[148][4]~q\,
	datac => \ram|s_Memoria[20][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux3~4_combout\);

-- Location: LCCOMB_X56_Y40_N30
\ram|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~5_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~4_combout\ & ((\ram|s_Memoria[149][4]~q\))) # (!\ram|Mux3~4_combout\ & (\ram|s_Memoria[21][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[21][4]~q\,
	datac => \ram|s_Memoria[149][4]~q\,
	datad => \ram|Mux3~4_combout\,
	combout => \ram|Mux3~5_combout\);

-- Location: LCCOMB_X59_Y43_N4
\ram|s_Memoria[85][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[85][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[85][4]~feeder_combout\);

-- Location: FF_X59_Y43_N5
\ram|s_Memoria[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[85][4]~feeder_combout\,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][4]~q\);

-- Location: FF_X59_Y39_N17
\ram|s_Memoria[213][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][4]~q\);

-- Location: FF_X60_Y41_N15
\ram|s_Memoria[84][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][4]~q\);

-- Location: LCCOMB_X60_Y41_N20
\ram|s_Memoria[212][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[212][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[212][4]~feeder_combout\);

-- Location: FF_X60_Y41_N21
\ram|s_Memoria[212][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[212][4]~feeder_combout\,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][4]~q\);

-- Location: LCCOMB_X60_Y41_N14
\ram|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~2_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[212][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[84][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[84][4]~q\,
	datad => \ram|s_Memoria[212][4]~q\,
	combout => \ram|Mux3~2_combout\);

-- Location: LCCOMB_X59_Y39_N16
\ram|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~3_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~2_combout\ & ((\ram|s_Memoria[213][4]~q\))) # (!\ram|Mux3~2_combout\ & (\ram|s_Memoria[85][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[85][4]~q\,
	datac => \ram|s_Memoria[213][4]~q\,
	datad => \ram|Mux3~2_combout\,
	combout => \ram|Mux3~3_combout\);

-- Location: LCCOMB_X55_Y39_N4
\ram|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~6_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux3~3_combout\))) # (!\addresscounter|adder|s_cntValue\(6) & 
-- (\ram|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux3~5_combout\,
	datad => \ram|Mux3~3_combout\,
	combout => \ram|Mux3~6_combout\);

-- Location: FF_X63_Y39_N9
\ram|s_Memoria[245][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][4]~q\);

-- Location: FF_X62_Y39_N13
\ram|s_Memoria[117][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][4]~q\);

-- Location: FF_X60_Y45_N9
\ram|s_Memoria[244][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][4]~q\);

-- Location: FF_X61_Y45_N1
\ram|s_Memoria[116][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][4]~q\);

-- Location: LCCOMB_X61_Y45_N0
\ram|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~7_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[244][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[116][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[244][4]~q\,
	datac => \ram|s_Memoria[116][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux3~7_combout\);

-- Location: LCCOMB_X62_Y39_N12
\ram|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~8_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~7_combout\ & (\ram|s_Memoria[245][4]~q\)) # (!\ram|Mux3~7_combout\ & ((\ram|s_Memoria[117][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[245][4]~q\,
	datac => \ram|s_Memoria[117][4]~q\,
	datad => \ram|Mux3~7_combout\,
	combout => \ram|Mux3~8_combout\);

-- Location: LCCOMB_X55_Y39_N26
\ram|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~9_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux3~6_combout\ & ((\ram|Mux3~8_combout\))) # (!\ram|Mux3~6_combout\ & (\ram|Mux3~1_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~1_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux3~6_combout\,
	datad => \ram|Mux3~8_combout\,
	combout => \ram|Mux3~9_combout\);

-- Location: LCCOMB_X57_Y41_N26
\ram|s_Memoria[119][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[119][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[119][4]~feeder_combout\);

-- Location: FF_X57_Y41_N27
\ram|s_Memoria[119][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[119][4]~feeder_combout\,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][4]~q\);

-- Location: FF_X54_Y41_N29
\ram|s_Memoria[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][4]~q\);

-- Location: LCCOMB_X62_Y41_N22
\ram|s_Memoria[118][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[118][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[118][4]~feeder_combout\);

-- Location: FF_X62_Y41_N23
\ram|s_Memoria[118][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[118][4]~feeder_combout\,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][4]~q\);

-- Location: FF_X62_Y41_N13
\ram|s_Memoria[86][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][4]~q\);

-- Location: LCCOMB_X62_Y41_N12
\ram|Mux3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~31_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[118][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[86][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[118][4]~q\,
	datac => \ram|s_Memoria[86][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~31_combout\);

-- Location: LCCOMB_X54_Y41_N28
\ram|Mux3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~32_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~31_combout\ & (\ram|s_Memoria[119][4]~q\)) # (!\ram|Mux3~31_combout\ & ((\ram|s_Memoria[87][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[119][4]~q\,
	datac => \ram|s_Memoria[87][4]~q\,
	datad => \ram|Mux3~31_combout\,
	combout => \ram|Mux3~32_combout\);

-- Location: LCCOMB_X54_Y41_N14
\ram|s_Memoria[215][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[215][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[215][4]~feeder_combout\);

-- Location: FF_X54_Y41_N15
\ram|s_Memoria[215][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[215][4]~feeder_combout\,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][4]~q\);

-- Location: FF_X57_Y41_N1
\ram|s_Memoria[247][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][4]~q\);

-- Location: LCCOMB_X65_Y42_N12
\ram|s_Memoria[246][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[246][4]~feeder_combout\);

-- Location: FF_X65_Y42_N13
\ram|s_Memoria[246][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[246][4]~feeder_combout\,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][4]~q\);

-- Location: FF_X65_Y42_N27
\ram|s_Memoria[214][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][4]~q\);

-- Location: LCCOMB_X65_Y42_N26
\ram|Mux3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~38_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[246][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[214][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[246][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[214][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux3~38_combout\);

-- Location: LCCOMB_X57_Y41_N0
\ram|Mux3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~39_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~38_combout\ & ((\ram|s_Memoria[247][4]~q\))) # (!\ram|Mux3~38_combout\ & (\ram|s_Memoria[215][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[215][4]~q\,
	datac => \ram|s_Memoria[247][4]~q\,
	datad => \ram|Mux3~38_combout\,
	combout => \ram|Mux3~39_combout\);

-- Location: FF_X53_Y37_N31
\ram|s_Memoria[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][4]~q\);

-- Location: FF_X54_Y39_N19
\ram|s_Memoria[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][4]~q\);

-- Location: FF_X59_Y36_N9
\ram|s_Memoria[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][4]~q\);

-- Location: FF_X53_Y40_N23
\ram|s_Memoria[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][4]~q\);

-- Location: LCCOMB_X53_Y40_N22
\ram|Mux3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~35_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[54][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[22][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[54][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[22][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux3~35_combout\);

-- Location: LCCOMB_X54_Y39_N18
\ram|Mux3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~36_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~35_combout\ & ((\ram|s_Memoria[55][4]~q\))) # (!\ram|Mux3~35_combout\ & (\ram|s_Memoria[23][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[23][4]~q\,
	datac => \ram|s_Memoria[55][4]~q\,
	datad => \ram|Mux3~35_combout\,
	combout => \ram|Mux3~36_combout\);

-- Location: LCCOMB_X55_Y44_N2
\ram|s_Memoria[151][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[151][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[151][4]~feeder_combout\);

-- Location: FF_X55_Y44_N3
\ram|s_Memoria[151][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[151][4]~feeder_combout\,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][4]~q\);

-- Location: FF_X55_Y44_N21
\ram|s_Memoria[183][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][4]~q\);

-- Location: LCCOMB_X52_Y40_N26
\ram|s_Memoria[182][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[182][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[182][4]~feeder_combout\);

-- Location: FF_X52_Y40_N27
\ram|s_Memoria[182][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[182][4]~feeder_combout\,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][4]~q\);

-- Location: FF_X53_Y40_N13
\ram|s_Memoria[150][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][4]~q\);

-- Location: LCCOMB_X53_Y40_N12
\ram|Mux3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~33_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[182][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[150][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[182][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[150][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux3~33_combout\);

-- Location: LCCOMB_X55_Y44_N20
\ram|Mux3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~34_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~33_combout\ & ((\ram|s_Memoria[183][4]~q\))) # (!\ram|Mux3~33_combout\ & (\ram|s_Memoria[151][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[151][4]~q\,
	datac => \ram|s_Memoria[183][4]~q\,
	datad => \ram|Mux3~33_combout\,
	combout => \ram|Mux3~34_combout\);

-- Location: LCCOMB_X54_Y39_N16
\ram|Mux3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~37_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(6)) # (\ram|Mux3~34_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux3~36_combout\ & (!\addresscounter|adder|s_cntValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux3~36_combout\,
	datac => \addresscounter|adder|s_cntValue\(6),
	datad => \ram|Mux3~34_combout\,
	combout => \ram|Mux3~37_combout\);

-- Location: LCCOMB_X54_Y39_N14
\ram|Mux3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~40_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux3~37_combout\ & ((\ram|Mux3~39_combout\))) # (!\ram|Mux3~37_combout\ & (\ram|Mux3~32_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~32_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux3~39_combout\,
	datad => \ram|Mux3~37_combout\,
	combout => \ram|Mux3~40_combout\);

-- Location: LCCOMB_X52_Y38_N2
\ram|s_Memoria[199][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[199][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[199][4]~feeder_combout\);

-- Location: FF_X52_Y38_N3
\ram|s_Memoria[199][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[199][4]~feeder_combout\,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][4]~q\);

-- Location: FF_X52_Y38_N29
\ram|s_Memoria[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][4]~q\);

-- Location: LCCOMB_X66_Y38_N12
\ram|s_Memoria[198][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[198][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[198][4]~feeder_combout\);

-- Location: FF_X66_Y38_N13
\ram|s_Memoria[198][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[198][4]~feeder_combout\,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][4]~q\);

-- Location: FF_X61_Y38_N21
\ram|s_Memoria[70][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][4]~q\);

-- Location: LCCOMB_X61_Y38_N20
\ram|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~10_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[198][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[70][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[198][4]~q\,
	datac => \ram|s_Memoria[70][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux3~10_combout\);

-- Location: LCCOMB_X53_Y38_N4
\ram|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~11_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~10_combout\ & (\ram|s_Memoria[199][4]~q\)) # (!\ram|Mux3~10_combout\ & ((\ram|s_Memoria[71][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[199][4]~q\,
	datab => \ram|s_Memoria[71][4]~q\,
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \ram|Mux3~10_combout\,
	combout => \ram|Mux3~11_combout\);

-- Location: LCCOMB_X58_Y39_N30
\ram|s_Memoria[103][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[103][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[103][4]~feeder_combout\);

-- Location: FF_X58_Y39_N31
\ram|s_Memoria[103][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[103][4]~feeder_combout\,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][4]~q\);

-- Location: FF_X58_Y39_N1
\ram|s_Memoria[231][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][4]~q\);

-- Location: LCCOMB_X66_Y38_N18
\ram|s_Memoria[230][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[230][4]~feeder_combout\);

-- Location: FF_X66_Y38_N19
\ram|s_Memoria[230][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[230][4]~feeder_combout\,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][4]~q\);

-- Location: FF_X62_Y42_N27
\ram|s_Memoria[102][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][4]~q\);

-- Location: LCCOMB_X62_Y42_N26
\ram|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~17_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[230][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[102][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[230][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[102][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux3~17_combout\);

-- Location: LCCOMB_X58_Y39_N0
\ram|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~18_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~17_combout\ & ((\ram|s_Memoria[231][4]~q\))) # (!\ram|Mux3~17_combout\ & (\ram|s_Memoria[103][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[103][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[231][4]~q\,
	datad => \ram|Mux3~17_combout\,
	combout => \ram|Mux3~18_combout\);

-- Location: LCCOMB_X57_Y38_N28
\ram|s_Memoria[7][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[7][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[7][4]~feeder_combout\);

-- Location: FF_X57_Y38_N29
\ram|s_Memoria[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[7][4]~feeder_combout\,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][4]~q\);

-- Location: FF_X55_Y39_N23
\ram|s_Memoria[135][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][4]~q\);

-- Location: LCCOMB_X55_Y38_N2
\ram|s_Memoria[134][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[134][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[134][4]~feeder_combout\);

-- Location: FF_X55_Y38_N3
\ram|s_Memoria[134][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[134][4]~feeder_combout\,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][4]~q\);

-- Location: FF_X55_Y38_N1
\ram|s_Memoria[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][4]~q\);

-- Location: LCCOMB_X55_Y38_N0
\ram|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~14_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[134][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[6][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[134][4]~q\,
	datac => \ram|s_Memoria[6][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~14_combout\);

-- Location: LCCOMB_X55_Y39_N22
\ram|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~15_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~14_combout\ & ((\ram|s_Memoria[135][4]~q\))) # (!\ram|Mux3~14_combout\ & (\ram|s_Memoria[7][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[7][4]~q\,
	datac => \ram|s_Memoria[135][4]~q\,
	datad => \ram|Mux3~14_combout\,
	combout => \ram|Mux3~15_combout\);

-- Location: FF_X57_Y38_N31
\ram|s_Memoria[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][4]~q\);

-- Location: FF_X55_Y39_N1
\ram|s_Memoria[167][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][4]~q\);

-- Location: LCCOMB_X54_Y38_N20
\ram|s_Memoria[166][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[166][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[166][4]~feeder_combout\);

-- Location: FF_X54_Y38_N21
\ram|s_Memoria[166][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[166][4]~feeder_combout\,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][4]~q\);

-- Location: FF_X54_Y38_N11
\ram|s_Memoria[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][4]~q\);

-- Location: LCCOMB_X54_Y38_N10
\ram|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~12_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[166][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[38][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[166][4]~q\,
	datac => \ram|s_Memoria[38][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux3~12_combout\);

-- Location: LCCOMB_X55_Y39_N0
\ram|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~13_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~12_combout\ & ((\ram|s_Memoria[167][4]~q\))) # (!\ram|Mux3~12_combout\ & (\ram|s_Memoria[39][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[39][4]~q\,
	datac => \ram|s_Memoria[167][4]~q\,
	datad => \ram|Mux3~12_combout\,
	combout => \ram|Mux3~13_combout\);

-- Location: LCCOMB_X55_Y39_N16
\ram|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~16_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|Mux3~13_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux3~15_combout\,
	datad => \ram|Mux3~13_combout\,
	combout => \ram|Mux3~16_combout\);

-- Location: LCCOMB_X54_Y39_N4
\ram|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~19_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux3~16_combout\ & ((\ram|Mux3~18_combout\))) # (!\ram|Mux3~16_combout\ & (\ram|Mux3~11_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~11_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux3~18_combout\,
	datad => \ram|Mux3~16_combout\,
	combout => \ram|Mux3~19_combout\);

-- Location: FF_X62_Y39_N27
\ram|s_Memoria[101][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][4]~q\);

-- Location: LCCOMB_X63_Y38_N30
\ram|s_Memoria[228][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[228][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[228][4]~feeder_combout\);

-- Location: FF_X63_Y38_N31
\ram|s_Memoria[228][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[228][4]~feeder_combout\,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][4]~q\);

-- Location: FF_X63_Y38_N9
\ram|s_Memoria[100][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][4]~q\);

-- Location: LCCOMB_X63_Y38_N8
\ram|Mux3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~27_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[228][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[100][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[228][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[100][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~27_combout\);

-- Location: FF_X63_Y39_N7
\ram|s_Memoria[229][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][4]~q\);

-- Location: LCCOMB_X63_Y39_N6
\ram|Mux3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~28_combout\ = (\ram|Mux3~27_combout\ & (((\ram|s_Memoria[229][4]~q\) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\ram|Mux3~27_combout\ & (\ram|s_Memoria[101][4]~q\ & ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[101][4]~q\,
	datab => \ram|Mux3~27_combout\,
	datac => \ram|s_Memoria[229][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~28_combout\);

-- Location: FF_X59_Y40_N31
\ram|s_Memoria[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][4]~q\);

-- Location: FF_X56_Y38_N5
\ram|s_Memoria[164][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][4]~q\);

-- Location: LCCOMB_X59_Y40_N30
\ram|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~20_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[164][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[36][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[36][4]~q\,
	datad => \ram|s_Memoria[164][4]~q\,
	combout => \ram|Mux3~20_combout\);

-- Location: FF_X65_Y39_N15
\ram|s_Memoria[165][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][4]~q\);

-- Location: LCCOMB_X65_Y39_N28
\ram|s_Memoria[37][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[37][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[37][4]~feeder_combout\);

-- Location: FF_X65_Y39_N29
\ram|s_Memoria[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[37][4]~feeder_combout\,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][4]~q\);

-- Location: LCCOMB_X65_Y39_N14
\ram|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~21_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~20_combout\ & (\ram|s_Memoria[165][4]~q\)) # (!\ram|Mux3~20_combout\ & ((\ram|s_Memoria[37][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (\ram|Mux3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|Mux3~20_combout\,
	datac => \ram|s_Memoria[165][4]~q\,
	datad => \ram|s_Memoria[37][4]~q\,
	combout => \ram|Mux3~21_combout\);

-- Location: FF_X57_Y39_N3
\ram|s_Memoria[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][4]~q\);

-- Location: FF_X57_Y39_N13
\ram|s_Memoria[133][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][4]~q\);

-- Location: LCCOMB_X56_Y38_N30
\ram|s_Memoria[132][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[132][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[132][4]~feeder_combout\);

-- Location: FF_X56_Y38_N31
\ram|s_Memoria[132][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[132][4]~feeder_combout\,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][4]~q\);

-- Location: FF_X54_Y37_N25
\ram|s_Memoria[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][4]~q\);

-- Location: LCCOMB_X54_Y37_N24
\ram|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~24_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[132][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[132][4]~q\,
	datac => \ram|s_Memoria[4][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux3~24_combout\);

-- Location: LCCOMB_X57_Y39_N12
\ram|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~25_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~24_combout\ & ((\ram|s_Memoria[133][4]~q\))) # (!\ram|Mux3~24_combout\ & (\ram|s_Memoria[5][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[5][4]~q\,
	datac => \ram|s_Memoria[133][4]~q\,
	datad => \ram|Mux3~24_combout\,
	combout => \ram|Mux3~25_combout\);

-- Location: LCCOMB_X59_Y43_N18
\ram|s_Memoria[69][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[69][4]~feeder_combout\);

-- Location: FF_X59_Y43_N19
\ram|s_Memoria[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[69][4]~feeder_combout\,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][4]~q\);

-- Location: FF_X56_Y43_N29
\ram|s_Memoria[197][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][4]~q\);

-- Location: LCCOMB_X60_Y39_N12
\ram|s_Memoria[196][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[196][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[196][4]~feeder_combout\);

-- Location: FF_X60_Y39_N13
\ram|s_Memoria[196][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[196][4]~feeder_combout\,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][4]~q\);

-- Location: FF_X60_Y39_N27
\ram|s_Memoria[68][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][4]~q\);

-- Location: LCCOMB_X60_Y39_N26
\ram|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~22_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[196][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[68][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[196][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[68][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux3~22_combout\);

-- Location: LCCOMB_X56_Y43_N28
\ram|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~23_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~22_combout\ & ((\ram|s_Memoria[197][4]~q\))) # (!\ram|Mux3~22_combout\ & (\ram|s_Memoria[69][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[69][4]~q\,
	datac => \ram|s_Memoria[197][4]~q\,
	datad => \ram|Mux3~22_combout\,
	combout => \ram|Mux3~23_combout\);

-- Location: LCCOMB_X57_Y39_N26
\ram|Mux3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~26_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5)) # (\ram|Mux3~23_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux3~25_combout\ & (!\addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~25_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux3~23_combout\,
	combout => \ram|Mux3~26_combout\);

-- Location: LCCOMB_X54_Y39_N2
\ram|Mux3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~29_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux3~26_combout\ & (\ram|Mux3~28_combout\)) # (!\ram|Mux3~26_combout\ & ((\ram|Mux3~21_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~28_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux3~21_combout\,
	datad => \ram|Mux3~26_combout\,
	combout => \ram|Mux3~29_combout\);

-- Location: LCCOMB_X54_Y39_N20
\ram|Mux3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~30_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux3~19_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux3~19_combout\,
	datad => \ram|Mux3~29_combout\,
	combout => \ram|Mux3~30_combout\);

-- Location: LCCOMB_X54_Y39_N12
\ram|Mux3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~41_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux3~30_combout\ & ((\ram|Mux3~40_combout\))) # (!\ram|Mux3~30_combout\ & (\ram|Mux3~9_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux3~9_combout\,
	datac => \ram|Mux3~40_combout\,
	datad => \ram|Mux3~30_combout\,
	combout => \ram|Mux3~41_combout\);

-- Location: FF_X63_Y36_N31
\ram|s_Memoria[240][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][4]~q\);

-- Location: LCCOMB_X70_Y36_N4
\ram|s_Memoria[242][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[242][4]~feeder_combout\);

-- Location: FF_X70_Y36_N5
\ram|s_Memoria[242][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[242][4]~feeder_combout\,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][4]~q\);

-- Location: LCCOMB_X63_Y36_N30
\ram|Mux3~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~122_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[242][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[240][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[240][4]~q\,
	datad => \ram|s_Memoria[242][4]~q\,
	combout => \ram|Mux3~122_combout\);

-- Location: FF_X53_Y32_N31
\ram|s_Memoria[243][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][4]~q\);

-- Location: FF_X50_Y36_N27
\ram|s_Memoria[241][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][4]~q\);

-- Location: LCCOMB_X53_Y32_N30
\ram|Mux3~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~123_combout\ = (\ram|Mux3~122_combout\ & (((\ram|s_Memoria[243][4]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux3~122_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[241][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~122_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[243][4]~q\,
	datad => \ram|s_Memoria[241][4]~q\,
	combout => \ram|Mux3~123_combout\);

-- Location: FF_X53_Y35_N21
\ram|s_Memoria[209][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][4]~q\);

-- Location: FF_X53_Y32_N19
\ram|s_Memoria[211][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][4]~q\);

-- Location: LCCOMB_X70_Y36_N14
\ram|s_Memoria[210][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[210][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[210][4]~feeder_combout\);

-- Location: FF_X70_Y36_N15
\ram|s_Memoria[210][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[210][4]~feeder_combout\,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][4]~q\);

-- Location: FF_X66_Y36_N23
\ram|s_Memoria[208][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][4]~q\);

-- Location: LCCOMB_X66_Y36_N22
\ram|Mux3~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~115_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[210][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[208][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[210][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[208][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~115_combout\);

-- Location: LCCOMB_X53_Y32_N18
\ram|Mux3~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~116_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~115_combout\ & ((\ram|s_Memoria[211][4]~q\))) # (!\ram|Mux3~115_combout\ & (\ram|s_Memoria[209][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[209][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[211][4]~q\,
	datad => \ram|Mux3~115_combout\,
	combout => \ram|Mux3~116_combout\);

-- Location: LCCOMB_X50_Y36_N8
\ram|s_Memoria[113][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[113][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[113][4]~feeder_combout\);

-- Location: FF_X50_Y36_N9
\ram|s_Memoria[113][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[113][4]~feeder_combout\,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][4]~q\);

-- Location: FF_X57_Y32_N3
\ram|s_Memoria[115][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][4]~q\);

-- Location: LCCOMB_X68_Y36_N12
\ram|s_Memoria[114][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[114][4]~feeder_combout\);

-- Location: FF_X68_Y36_N13
\ram|s_Memoria[114][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[114][4]~feeder_combout\,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][4]~q\);

-- Location: FF_X63_Y36_N17
\ram|s_Memoria[112][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][4]~q\);

-- Location: LCCOMB_X63_Y36_N16
\ram|Mux3~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~117_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[114][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[112][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[114][4]~q\,
	datac => \ram|s_Memoria[112][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~117_combout\);

-- Location: LCCOMB_X57_Y32_N2
\ram|Mux3~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~118_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~117_combout\ & ((\ram|s_Memoria[115][4]~q\))) # (!\ram|Mux3~117_combout\ & (\ram|s_Memoria[113][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[113][4]~q\,
	datac => \ram|s_Memoria[115][4]~q\,
	datad => \ram|Mux3~117_combout\,
	combout => \ram|Mux3~118_combout\);

-- Location: LCCOMB_X53_Y35_N14
\ram|s_Memoria[81][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[81][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[81][4]~feeder_combout\);

-- Location: FF_X53_Y35_N15
\ram|s_Memoria[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[81][4]~feeder_combout\,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][4]~q\);

-- Location: FF_X57_Y32_N25
\ram|s_Memoria[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][4]~q\);

-- Location: LCCOMB_X67_Y33_N26
\ram|s_Memoria[82][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[82][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[82][4]~feeder_combout\);

-- Location: FF_X67_Y33_N27
\ram|s_Memoria[82][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[82][4]~feeder_combout\,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][4]~q\);

-- Location: FF_X67_Y33_N9
\ram|s_Memoria[80][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][4]~q\);

-- Location: LCCOMB_X67_Y33_N8
\ram|Mux3~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~119_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[82][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[80][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[82][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[80][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~119_combout\);

-- Location: LCCOMB_X57_Y32_N24
\ram|Mux3~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~120_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~119_combout\ & ((\ram|s_Memoria[83][4]~q\))) # (!\ram|Mux3~119_combout\ & (\ram|s_Memoria[81][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[81][4]~q\,
	datac => \ram|s_Memoria[83][4]~q\,
	datad => \ram|Mux3~119_combout\,
	combout => \ram|Mux3~120_combout\);

-- Location: LCCOMB_X53_Y32_N28
\ram|Mux3~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~121_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux3~118_combout\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(5) & (((!\addresscounter|adder|s_cntValue\(7) & \ram|Mux3~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~118_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux3~120_combout\,
	combout => \ram|Mux3~121_combout\);

-- Location: LCCOMB_X53_Y32_N16
\ram|Mux3~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~124_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux3~121_combout\ & (\ram|Mux3~123_combout\)) # (!\ram|Mux3~121_combout\ & ((\ram|Mux3~116_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux3~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~123_combout\,
	datab => \ram|Mux3~116_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux3~121_combout\,
	combout => \ram|Mux3~124_combout\);

-- Location: LCCOMB_X52_Y34_N16
\ram|s_Memoria[177][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[177][4]~feeder_combout\);

-- Location: FF_X52_Y34_N17
\ram|s_Memoria[177][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[177][4]~feeder_combout\,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][4]~q\);

-- Location: FF_X53_Y34_N11
\ram|s_Memoria[179][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][4]~q\);

-- Location: LCCOMB_X65_Y36_N6
\ram|s_Memoria[178][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[178][4]~feeder_combout\);

-- Location: FF_X65_Y36_N7
\ram|s_Memoria[178][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[178][4]~feeder_combout\,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][4]~q\);

-- Location: FF_X58_Y34_N9
\ram|s_Memoria[176][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][4]~q\);

-- Location: LCCOMB_X58_Y34_N8
\ram|Mux3~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~91_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[178][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[176][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[178][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[176][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~91_combout\);

-- Location: LCCOMB_X53_Y34_N10
\ram|Mux3~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~92_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~91_combout\ & ((\ram|s_Memoria[179][4]~q\))) # (!\ram|Mux3~91_combout\ & (\ram|s_Memoria[177][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[177][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[179][4]~q\,
	datad => \ram|Mux3~91_combout\,
	combout => \ram|Mux3~92_combout\);

-- Location: FF_X55_Y32_N25
\ram|s_Memoria[147][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][4]~q\);

-- Location: FF_X56_Y34_N21
\ram|s_Memoria[145][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][4]~q\);

-- Location: LCCOMB_X69_Y36_N30
\ram|s_Memoria[146][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[146][4]~feeder_combout\);

-- Location: FF_X69_Y36_N31
\ram|s_Memoria[146][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[146][4]~feeder_combout\,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][4]~q\);

-- Location: FF_X62_Y32_N31
\ram|s_Memoria[144][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][4]~q\);

-- Location: LCCOMB_X62_Y32_N30
\ram|Mux3~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~84_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[146][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[144][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[146][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[144][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~84_combout\);

-- Location: LCCOMB_X56_Y34_N20
\ram|Mux3~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~85_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~84_combout\ & (\ram|s_Memoria[147][4]~q\)) # (!\ram|Mux3~84_combout\ & ((\ram|s_Memoria[145][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[147][4]~q\,
	datac => \ram|s_Memoria[145][4]~q\,
	datad => \ram|Mux3~84_combout\,
	combout => \ram|Mux3~85_combout\);

-- Location: LCCOMB_X58_Y32_N26
\ram|s_Memoria[48][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[48][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[48][4]~feeder_combout\);

-- Location: FF_X58_Y32_N27
\ram|s_Memoria[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[48][4]~feeder_combout\,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][4]~q\);

-- Location: LCCOMB_X65_Y36_N8
\ram|s_Memoria[50][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[50][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[50][4]~feeder_combout\);

-- Location: FF_X65_Y36_N9
\ram|s_Memoria[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[50][4]~feeder_combout\,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][4]~q\);

-- Location: LCCOMB_X58_Y34_N30
\ram|Mux3~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~86_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[50][4]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[48][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[48][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[50][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~86_combout\);

-- Location: FF_X53_Y34_N27
\ram|s_Memoria[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][4]~q\);

-- Location: LCCOMB_X50_Y33_N26
\ram|s_Memoria[49][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[49][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[49][4]~feeder_combout\);

-- Location: FF_X50_Y33_N27
\ram|s_Memoria[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[49][4]~feeder_combout\,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][4]~q\);

-- Location: LCCOMB_X53_Y34_N26
\ram|Mux3~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~87_combout\ = (\ram|Mux3~86_combout\ & (((\ram|s_Memoria[51][4]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux3~86_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[49][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~86_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[51][4]~q\,
	datad => \ram|s_Memoria[49][4]~q\,
	combout => \ram|Mux3~87_combout\);

-- Location: LCCOMB_X49_Y35_N16
\ram|s_Memoria[17][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[17][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[17][4]~feeder_combout\);

-- Location: FF_X49_Y35_N17
\ram|s_Memoria[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[17][4]~feeder_combout\,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][4]~q\);

-- Location: FF_X54_Y35_N23
\ram|s_Memoria[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][4]~q\);

-- Location: FF_X54_Y35_N1
\ram|s_Memoria[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][4]~q\);

-- Location: LCCOMB_X63_Y32_N18
\ram|s_Memoria[18][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[18][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[18][4]~feeder_combout\);

-- Location: FF_X63_Y32_N19
\ram|s_Memoria[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[18][4]~feeder_combout\,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][4]~q\);

-- Location: LCCOMB_X54_Y35_N0
\ram|Mux3~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~88_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[18][4]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[16][4]~q\,
	datad => \ram|s_Memoria[18][4]~q\,
	combout => \ram|Mux3~88_combout\);

-- Location: LCCOMB_X54_Y35_N22
\ram|Mux3~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~89_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~88_combout\ & ((\ram|s_Memoria[19][4]~q\))) # (!\ram|Mux3~88_combout\ & (\ram|s_Memoria[17][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[17][4]~q\,
	datac => \ram|s_Memoria[19][4]~q\,
	datad => \ram|Mux3~88_combout\,
	combout => \ram|Mux3~89_combout\);

-- Location: LCCOMB_X53_Y34_N24
\ram|Mux3~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~90_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux3~87_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux3~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~87_combout\,
	datad => \ram|Mux3~89_combout\,
	combout => \ram|Mux3~90_combout\);

-- Location: LCCOMB_X53_Y34_N8
\ram|Mux3~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~93_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux3~90_combout\ & (\ram|Mux3~92_combout\)) # (!\ram|Mux3~90_combout\ & ((\ram|Mux3~85_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux3~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~92_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~85_combout\,
	datad => \ram|Mux3~90_combout\,
	combout => \ram|Mux3~93_combout\);

-- Location: LCCOMB_X49_Y36_N16
\ram|s_Memoria[129][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[129][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[129][4]~feeder_combout\);

-- Location: FF_X49_Y36_N17
\ram|s_Memoria[129][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[129][4]~feeder_combout\,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][4]~q\);

-- Location: FF_X55_Y34_N17
\ram|s_Memoria[131][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][4]~q\);

-- Location: LCCOMB_X66_Y35_N22
\ram|s_Memoria[130][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[130][4]~feeder_combout\);

-- Location: FF_X66_Y35_N23
\ram|s_Memoria[130][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[130][4]~feeder_combout\,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][4]~q\);

-- Location: FF_X63_Y37_N17
\ram|s_Memoria[128][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][4]~q\);

-- Location: LCCOMB_X63_Y37_N16
\ram|Mux3~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~104_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[130][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[128][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[130][4]~q\,
	datac => \ram|s_Memoria[128][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~104_combout\);

-- Location: LCCOMB_X55_Y34_N16
\ram|Mux3~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~105_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~104_combout\ & ((\ram|s_Memoria[131][4]~q\))) # (!\ram|Mux3~104_combout\ & (\ram|s_Memoria[129][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[129][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[131][4]~q\,
	datad => \ram|Mux3~104_combout\,
	combout => \ram|Mux3~105_combout\);

-- Location: FF_X60_Y35_N25
\ram|s_Memoria[160][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][4]~q\);

-- Location: LCCOMB_X65_Y35_N6
\ram|s_Memoria[162][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[162][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[162][4]~feeder_combout\);

-- Location: FF_X65_Y35_N7
\ram|s_Memoria[162][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[162][4]~feeder_combout\,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][4]~q\);

-- Location: LCCOMB_X60_Y35_N24
\ram|Mux3~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~111_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[162][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[160][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[160][4]~q\,
	datad => \ram|s_Memoria[162][4]~q\,
	combout => \ram|Mux3~111_combout\);

-- Location: FF_X57_Y33_N9
\ram|s_Memoria[163][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][4]~q\);

-- Location: LCCOMB_X50_Y34_N20
\ram|s_Memoria[161][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[161][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[161][4]~feeder_combout\);

-- Location: FF_X50_Y34_N21
\ram|s_Memoria[161][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[161][4]~feeder_combout\,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][4]~q\);

-- Location: LCCOMB_X57_Y33_N8
\ram|Mux3~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~112_combout\ = (\ram|Mux3~111_combout\ & (((\ram|s_Memoria[163][4]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux3~111_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[161][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~111_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[163][4]~q\,
	datad => \ram|s_Memoria[161][4]~q\,
	combout => \ram|Mux3~112_combout\);

-- Location: LCCOMB_X52_Y37_N8
\ram|s_Memoria[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[1][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[1][4]~feeder_combout\);

-- Location: FF_X52_Y37_N9
\ram|s_Memoria[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[1][4]~feeder_combout\,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][4]~q\);

-- Location: FF_X54_Y32_N15
\ram|s_Memoria[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][4]~q\);

-- Location: LCCOMB_X66_Y35_N8
\ram|s_Memoria[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[2][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[2][4]~feeder_combout\);

-- Location: FF_X66_Y35_N9
\ram|s_Memoria[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[2][4]~feeder_combout\,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][4]~q\);

-- Location: FF_X63_Y35_N29
\ram|s_Memoria[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][4]~q\);

-- Location: LCCOMB_X63_Y35_N28
\ram|Mux3~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~108_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[2][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[0][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[2][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[0][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~108_combout\);

-- Location: LCCOMB_X54_Y32_N14
\ram|Mux3~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~109_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~108_combout\ & ((\ram|s_Memoria[3][4]~q\))) # (!\ram|Mux3~108_combout\ & (\ram|s_Memoria[1][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[1][4]~q\,
	datac => \ram|s_Memoria[3][4]~q\,
	datad => \ram|Mux3~108_combout\,
	combout => \ram|Mux3~109_combout\);

-- Location: LCCOMB_X52_Y37_N30
\ram|s_Memoria[33][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[33][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[33][4]~feeder_combout\);

-- Location: FF_X52_Y37_N31
\ram|s_Memoria[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[33][4]~feeder_combout\,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][4]~q\);

-- Location: FF_X50_Y35_N31
\ram|s_Memoria[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][4]~q\);

-- Location: FF_X60_Y33_N15
\ram|s_Memoria[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][4]~q\);

-- Location: LCCOMB_X65_Y35_N16
\ram|s_Memoria[34][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[34][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[34][4]~feeder_combout\);

-- Location: FF_X65_Y35_N17
\ram|s_Memoria[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[34][4]~feeder_combout\,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][4]~q\);

-- Location: LCCOMB_X60_Y33_N14
\ram|Mux3~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~106_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[34][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[32][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[32][4]~q\,
	datad => \ram|s_Memoria[34][4]~q\,
	combout => \ram|Mux3~106_combout\);

-- Location: LCCOMB_X50_Y35_N30
\ram|Mux3~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~107_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~106_combout\ & ((\ram|s_Memoria[35][4]~q\))) # (!\ram|Mux3~106_combout\ & (\ram|s_Memoria[33][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[33][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[35][4]~q\,
	datad => \ram|Mux3~106_combout\,
	combout => \ram|Mux3~107_combout\);

-- Location: LCCOMB_X54_Y32_N24
\ram|Mux3~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~110_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux3~107_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux3~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~109_combout\,
	datad => \ram|Mux3~107_combout\,
	combout => \ram|Mux3~110_combout\);

-- Location: LCCOMB_X54_Y32_N22
\ram|Mux3~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~113_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux3~110_combout\ & ((\ram|Mux3~112_combout\))) # (!\ram|Mux3~110_combout\ & (\ram|Mux3~105_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux3~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~105_combout\,
	datab => \ram|Mux3~112_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux3~110_combout\,
	combout => \ram|Mux3~113_combout\);

-- Location: LCCOMB_X67_Y34_N28
\ram|s_Memoria[226][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[226][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[226][4]~feeder_combout\);

-- Location: FF_X67_Y34_N29
\ram|s_Memoria[226][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[226][4]~feeder_combout\,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][4]~q\);

-- Location: FF_X63_Y33_N31
\ram|s_Memoria[224][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][4]~q\);

-- Location: LCCOMB_X63_Y33_N30
\ram|Mux3~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~101_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[226][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[224][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[226][4]~q\,
	datac => \ram|s_Memoria[224][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~101_combout\);

-- Location: FF_X60_Y32_N13
\ram|s_Memoria[227][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][4]~q\);

-- Location: LCCOMB_X52_Y36_N4
\ram|s_Memoria[225][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[225][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[225][4]~feeder_combout\);

-- Location: FF_X52_Y36_N5
\ram|s_Memoria[225][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[225][4]~feeder_combout\,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][4]~q\);

-- Location: LCCOMB_X60_Y32_N12
\ram|Mux3~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~102_combout\ = (\ram|Mux3~101_combout\ & (((\ram|s_Memoria[227][4]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux3~101_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[225][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~101_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[227][4]~q\,
	datad => \ram|s_Memoria[225][4]~q\,
	combout => \ram|Mux3~102_combout\);

-- Location: LCCOMB_X52_Y35_N28
\ram|s_Memoria[65][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[65][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[65][4]~feeder_combout\);

-- Location: FF_X52_Y35_N29
\ram|s_Memoria[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[65][4]~feeder_combout\,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][4]~q\);

-- Location: FF_X56_Y32_N9
\ram|s_Memoria[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][4]~q\);

-- Location: LCCOMB_X67_Y36_N18
\ram|s_Memoria[66][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[66][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[66][4]~feeder_combout\);

-- Location: FF_X67_Y36_N19
\ram|s_Memoria[66][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[66][4]~feeder_combout\,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][4]~q\);

-- Location: FF_X63_Y34_N7
\ram|s_Memoria[64][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][4]~q\);

-- Location: LCCOMB_X63_Y34_N6
\ram|Mux3~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~98_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[66][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[64][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[66][4]~q\,
	datac => \ram|s_Memoria[64][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~98_combout\);

-- Location: LCCOMB_X56_Y32_N8
\ram|Mux3~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~99_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~98_combout\ & ((\ram|s_Memoria[67][4]~q\))) # (!\ram|Mux3~98_combout\ & (\ram|s_Memoria[65][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[65][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[67][4]~q\,
	datad => \ram|Mux3~98_combout\,
	combout => \ram|Mux3~99_combout\);

-- Location: LCCOMB_X52_Y36_N6
\ram|s_Memoria[97][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[97][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[97][4]~feeder_combout\);

-- Location: FF_X52_Y36_N7
\ram|s_Memoria[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[97][4]~feeder_combout\,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][4]~q\);

-- Location: FF_X56_Y32_N23
\ram|s_Memoria[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][4]~q\);

-- Location: LCCOMB_X67_Y36_N24
\ram|s_Memoria[98][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[98][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[98][4]~feeder_combout\);

-- Location: FF_X67_Y36_N25
\ram|s_Memoria[98][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[98][4]~feeder_combout\,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][4]~q\);

-- Location: FF_X63_Y33_N5
\ram|s_Memoria[96][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][4]~q\);

-- Location: LCCOMB_X63_Y33_N4
\ram|Mux3~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~96_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[98][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[96][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[98][4]~q\,
	datac => \ram|s_Memoria[96][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~96_combout\);

-- Location: LCCOMB_X56_Y32_N22
\ram|Mux3~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~97_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~96_combout\ & ((\ram|s_Memoria[99][4]~q\))) # (!\ram|Mux3~96_combout\ & (\ram|s_Memoria[97][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[97][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[99][4]~q\,
	datad => \ram|Mux3~96_combout\,
	combout => \ram|Mux3~97_combout\);

-- Location: LCCOMB_X54_Y32_N30
\ram|Mux3~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~100_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux3~97_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux3~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~99_combout\,
	datad => \ram|Mux3~97_combout\,
	combout => \ram|Mux3~100_combout\);

-- Location: LCCOMB_X52_Y35_N10
\ram|s_Memoria[193][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[193][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[193][4]~feeder_combout\);

-- Location: FF_X52_Y35_N11
\ram|s_Memoria[193][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[193][4]~feeder_combout\,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][4]~q\);

-- Location: LCCOMB_X60_Y32_N10
\ram|s_Memoria[195][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[195][4]~feeder_combout\);

-- Location: FF_X60_Y32_N11
\ram|s_Memoria[195][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[195][4]~feeder_combout\,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][4]~q\);

-- Location: FF_X63_Y34_N29
\ram|s_Memoria[192][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][4]~q\);

-- Location: LCCOMB_X67_Y34_N14
\ram|s_Memoria[194][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[194][4]~feeder_combout\);

-- Location: FF_X67_Y34_N15
\ram|s_Memoria[194][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[194][4]~feeder_combout\,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][4]~q\);

-- Location: LCCOMB_X63_Y34_N28
\ram|Mux3~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~94_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[194][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[192][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[192][4]~q\,
	datad => \ram|s_Memoria[194][4]~q\,
	combout => \ram|Mux3~94_combout\);

-- Location: LCCOMB_X59_Y32_N16
\ram|Mux3~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~95_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~94_combout\ & ((\ram|s_Memoria[195][4]~q\))) # (!\ram|Mux3~94_combout\ & (\ram|s_Memoria[193][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[193][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[195][4]~q\,
	datad => \ram|Mux3~94_combout\,
	combout => \ram|Mux3~95_combout\);

-- Location: LCCOMB_X54_Y32_N12
\ram|Mux3~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~103_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux3~100_combout\ & (\ram|Mux3~102_combout\)) # (!\ram|Mux3~100_combout\ & ((\ram|Mux3~95_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux3~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~102_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~100_combout\,
	datad => \ram|Mux3~95_combout\,
	combout => \ram|Mux3~103_combout\);

-- Location: LCCOMB_X54_Y32_N20
\ram|Mux3~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~114_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux3~103_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux3~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux3~113_combout\,
	datad => \ram|Mux3~103_combout\,
	combout => \ram|Mux3~114_combout\);

-- Location: LCCOMB_X54_Y32_N26
\ram|Mux3~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~125_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux3~114_combout\ & (\ram|Mux3~124_combout\)) # (!\ram|Mux3~114_combout\ & ((\ram|Mux3~93_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux3~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~124_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux3~93_combout\,
	datad => \ram|Mux3~114_combout\,
	combout => \ram|Mux3~125_combout\);

-- Location: FF_X60_Y31_N23
\ram|s_Memoria[72][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][4]~q\);

-- Location: LCCOMB_X66_Y37_N24
\ram|s_Memoria[74][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[74][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[74][4]~feeder_combout\);

-- Location: FF_X66_Y37_N25
\ram|s_Memoria[74][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[74][4]~feeder_combout\,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][4]~q\);

-- Location: LCCOMB_X60_Y31_N22
\ram|Mux3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~62_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[74][4]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[72][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[72][4]~q\,
	datad => \ram|s_Memoria[74][4]~q\,
	combout => \ram|Mux3~62_combout\);

-- Location: FF_X53_Y33_N13
\ram|s_Memoria[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][4]~q\);

-- Location: LCCOMB_X59_Y35_N20
\ram|s_Memoria[73][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[73][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[73][4]~feeder_combout\);

-- Location: FF_X59_Y35_N21
\ram|s_Memoria[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[73][4]~feeder_combout\,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][4]~q\);

-- Location: LCCOMB_X53_Y33_N12
\ram|Mux3~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~63_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~62_combout\ & (\ram|s_Memoria[75][4]~q\)) # (!\ram|Mux3~62_combout\ & ((\ram|s_Memoria[73][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (\ram|Mux3~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|Mux3~62_combout\,
	datac => \ram|s_Memoria[75][4]~q\,
	datad => \ram|s_Memoria[73][4]~q\,
	combout => \ram|Mux3~63_combout\);

-- Location: LCCOMB_X59_Y35_N30
\ram|s_Memoria[89][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[89][4]~feeder_combout\);

-- Location: FF_X59_Y35_N31
\ram|s_Memoria[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[89][4]~feeder_combout\,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][4]~q\);

-- Location: FF_X54_Y33_N31
\ram|s_Memoria[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][4]~q\);

-- Location: FF_X60_Y31_N17
\ram|s_Memoria[88][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][4]~q\);

-- Location: LCCOMB_X62_Y33_N0
\ram|s_Memoria[90][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[90][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[90][4]~feeder_combout\);

-- Location: FF_X62_Y33_N1
\ram|s_Memoria[90][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[90][4]~feeder_combout\,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][4]~q\);

-- Location: LCCOMB_X60_Y31_N16
\ram|Mux3~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~69_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[90][4]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[88][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[88][4]~q\,
	datad => \ram|s_Memoria[90][4]~q\,
	combout => \ram|Mux3~69_combout\);

-- Location: LCCOMB_X54_Y33_N30
\ram|Mux3~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~70_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~69_combout\ & ((\ram|s_Memoria[91][4]~q\))) # (!\ram|Mux3~69_combout\ & (\ram|s_Memoria[89][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[89][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[91][4]~q\,
	datad => \ram|Mux3~69_combout\,
	combout => \ram|Mux3~70_combout\);

-- Location: LCCOMB_X56_Y34_N18
\ram|s_Memoria[25][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[25][4]~feeder_combout\);

-- Location: FF_X56_Y34_N19
\ram|s_Memoria[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[25][4]~feeder_combout\,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][4]~q\);

-- Location: FF_X54_Y33_N21
\ram|s_Memoria[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][4]~q\);

-- Location: LCCOMB_X58_Y35_N12
\ram|s_Memoria[26][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[26][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[26][4]~feeder_combout\);

-- Location: FF_X58_Y35_N13
\ram|s_Memoria[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[26][4]~feeder_combout\,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][4]~q\);

-- Location: FF_X58_Y35_N23
\ram|s_Memoria[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][4]~q\);

-- Location: LCCOMB_X58_Y35_N22
\ram|Mux3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~64_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[26][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[24][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[26][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[24][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~64_combout\);

-- Location: LCCOMB_X54_Y33_N20
\ram|Mux3~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~65_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~64_combout\ & ((\ram|s_Memoria[27][4]~q\))) # (!\ram|Mux3~64_combout\ & (\ram|s_Memoria[25][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[25][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[27][4]~q\,
	datad => \ram|Mux3~64_combout\,
	combout => \ram|Mux3~65_combout\);

-- Location: LCCOMB_X56_Y35_N2
\ram|s_Memoria[9][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[9][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[9][4]~feeder_combout\);

-- Location: FF_X56_Y35_N3
\ram|s_Memoria[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[9][4]~feeder_combout\,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][4]~q\);

-- Location: FF_X53_Y33_N31
\ram|s_Memoria[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][4]~q\);

-- Location: LCCOMB_X62_Y33_N18
\ram|s_Memoria[10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[10][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[10][4]~feeder_combout\);

-- Location: FF_X62_Y33_N19
\ram|s_Memoria[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[10][4]~feeder_combout\,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][4]~q\);

-- Location: FF_X63_Y35_N19
\ram|s_Memoria[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][4]~q\);

-- Location: LCCOMB_X63_Y35_N18
\ram|Mux3~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~66_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[10][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[10][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[8][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~66_combout\);

-- Location: LCCOMB_X53_Y33_N30
\ram|Mux3~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~67_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~66_combout\ & ((\ram|s_Memoria[11][4]~q\))) # (!\ram|Mux3~66_combout\ & (\ram|s_Memoria[9][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[9][4]~q\,
	datac => \ram|s_Memoria[11][4]~q\,
	datad => \ram|Mux3~66_combout\,
	combout => \ram|Mux3~67_combout\);

-- Location: LCCOMB_X54_Y32_N10
\ram|Mux3~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~68_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux3~65_combout\)) # (!\addresscounter|adder|s_cntValue\(4) & 
-- ((\ram|Mux3~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux3~65_combout\,
	datad => \ram|Mux3~67_combout\,
	combout => \ram|Mux3~68_combout\);

-- Location: LCCOMB_X54_Y32_N4
\ram|Mux3~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~71_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux3~68_combout\ & ((\ram|Mux3~70_combout\))) # (!\ram|Mux3~68_combout\ & (\ram|Mux3~63_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux3~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux3~63_combout\,
	datac => \ram|Mux3~70_combout\,
	datad => \ram|Mux3~68_combout\,
	combout => \ram|Mux3~71_combout\);

-- Location: LCCOMB_X61_Y33_N30
\ram|s_Memoria[138][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[138][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[138][4]~feeder_combout\);

-- Location: FF_X61_Y33_N31
\ram|s_Memoria[138][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[138][4]~feeder_combout\,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][4]~q\);

-- Location: FF_X61_Y34_N31
\ram|s_Memoria[136][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][4]~q\);

-- Location: LCCOMB_X61_Y34_N30
\ram|Mux3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~56_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[138][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[136][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[138][4]~q\,
	datac => \ram|s_Memoria[136][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~56_combout\);

-- Location: FF_X55_Y33_N11
\ram|s_Memoria[139][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][4]~q\);

-- Location: LCCOMB_X56_Y30_N8
\ram|s_Memoria[137][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[137][4]~feeder_combout\);

-- Location: FF_X56_Y30_N9
\ram|s_Memoria[137][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[137][4]~feeder_combout\,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][4]~q\);

-- Location: LCCOMB_X55_Y33_N10
\ram|Mux3~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~57_combout\ = (\ram|Mux3~56_combout\ & (((\ram|s_Memoria[139][4]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux3~56_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[137][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~56_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[139][4]~q\,
	datad => \ram|s_Memoria[137][4]~q\,
	combout => \ram|Mux3~57_combout\);

-- Location: LCCOMB_X56_Y30_N14
\ram|s_Memoria[153][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[153][4]~feeder_combout\);

-- Location: FF_X56_Y30_N15
\ram|s_Memoria[153][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[153][4]~feeder_combout\,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][4]~q\);

-- Location: FF_X55_Y33_N21
\ram|s_Memoria[155][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][4]~q\);

-- Location: LCCOMB_X61_Y33_N0
\ram|s_Memoria[154][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[154][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[154][4]~feeder_combout\);

-- Location: FF_X61_Y33_N1
\ram|s_Memoria[154][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[154][4]~feeder_combout\,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][4]~q\);

-- Location: FF_X61_Y34_N13
\ram|s_Memoria[152][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][4]~q\);

-- Location: LCCOMB_X61_Y34_N12
\ram|Mux3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~54_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[154][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[152][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[154][4]~q\,
	datac => \ram|s_Memoria[152][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~54_combout\);

-- Location: LCCOMB_X55_Y33_N20
\ram|Mux3~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~55_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~54_combout\ & ((\ram|s_Memoria[155][4]~q\))) # (!\ram|Mux3~54_combout\ & (\ram|s_Memoria[153][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[153][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[155][4]~q\,
	datad => \ram|Mux3~54_combout\,
	combout => \ram|Mux3~55_combout\);

-- Location: LCCOMB_X54_Y32_N18
\ram|Mux3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~58_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux3~55_combout\))) # (!\addresscounter|adder|s_cntValue\(4) 
-- & (\ram|Mux3~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux3~57_combout\,
	datad => \ram|Mux3~55_combout\,
	combout => \ram|Mux3~58_combout\);

-- Location: LCCOMB_X61_Y35_N30
\ram|s_Memoria[201][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[201][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[201][4]~feeder_combout\);

-- Location: FF_X61_Y35_N31
\ram|s_Memoria[201][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[201][4]~feeder_combout\,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][4]~q\);

-- Location: FF_X56_Y31_N1
\ram|s_Memoria[203][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][4]~q\);

-- Location: LCCOMB_X66_Y34_N4
\ram|s_Memoria[202][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[202][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[202][4]~feeder_combout\);

-- Location: FF_X66_Y34_N5
\ram|s_Memoria[202][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[202][4]~feeder_combout\,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][4]~q\);

-- Location: FF_X60_Y34_N5
\ram|s_Memoria[200][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][4]~q\);

-- Location: LCCOMB_X60_Y34_N4
\ram|Mux3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~52_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[202][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[200][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[202][4]~q\,
	datac => \ram|s_Memoria[200][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~52_combout\);

-- Location: LCCOMB_X56_Y31_N0
\ram|Mux3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~53_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~52_combout\ & ((\ram|s_Memoria[203][4]~q\))) # (!\ram|Mux3~52_combout\ & (\ram|s_Memoria[201][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[201][4]~q\,
	datac => \ram|s_Memoria[203][4]~q\,
	datad => \ram|Mux3~52_combout\,
	combout => \ram|Mux3~53_combout\);

-- Location: LCCOMB_X57_Y31_N14
\ram|s_Memoria[217][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[217][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[217][4]~feeder_combout\);

-- Location: FF_X57_Y31_N15
\ram|s_Memoria[217][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[217][4]~feeder_combout\,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][4]~q\);

-- Location: FF_X55_Y31_N15
\ram|s_Memoria[219][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][4]~q\);

-- Location: LCCOMB_X66_Y34_N10
\ram|s_Memoria[218][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[218][4]~feeder_combout\);

-- Location: FF_X66_Y34_N11
\ram|s_Memoria[218][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[218][4]~feeder_combout\,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][4]~q\);

-- Location: FF_X60_Y38_N27
\ram|s_Memoria[216][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][4]~q\);

-- Location: LCCOMB_X60_Y38_N26
\ram|Mux3~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~59_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[218][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[216][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[218][4]~q\,
	datac => \ram|s_Memoria[216][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~59_combout\);

-- Location: LCCOMB_X55_Y31_N14
\ram|Mux3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~60_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~59_combout\ & ((\ram|s_Memoria[219][4]~q\))) # (!\ram|Mux3~59_combout\ & (\ram|s_Memoria[217][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[217][4]~q\,
	datac => \ram|s_Memoria[219][4]~q\,
	datad => \ram|Mux3~59_combout\,
	combout => \ram|Mux3~60_combout\);

-- Location: LCCOMB_X54_Y32_N16
\ram|Mux3~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~61_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux3~58_combout\ & ((\ram|Mux3~60_combout\))) # (!\ram|Mux3~58_combout\ & (\ram|Mux3~53_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux3~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux3~58_combout\,
	datac => \ram|Mux3~53_combout\,
	datad => \ram|Mux3~60_combout\,
	combout => \ram|Mux3~61_combout\);

-- Location: LCCOMB_X54_Y32_N2
\ram|Mux3~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~72_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux3~61_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux3~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux3~71_combout\,
	datad => \ram|Mux3~61_combout\,
	combout => \ram|Mux3~72_combout\);

-- Location: LCCOMB_X61_Y30_N12
\ram|s_Memoria[184][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[184][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[184][4]~feeder_combout\);

-- Location: FF_X61_Y30_N13
\ram|s_Memoria[184][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[184][4]~feeder_combout\,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][4]~q\);

-- Location: FF_X60_Y30_N17
\ram|s_Memoria[168][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][4]~q\);

-- Location: LCCOMB_X60_Y30_N16
\ram|Mux3~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~77_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[184][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[168][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[184][4]~q\,
	datac => \ram|s_Memoria[168][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~77_combout\);

-- Location: FF_X58_Y30_N23
\ram|s_Memoria[185][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][4]~q\);

-- Location: LCCOMB_X59_Y30_N22
\ram|s_Memoria[169][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[169][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[169][4]~feeder_combout\);

-- Location: FF_X59_Y30_N23
\ram|s_Memoria[169][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[169][4]~feeder_combout\,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][4]~q\);

-- Location: LCCOMB_X58_Y30_N22
\ram|Mux3~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~78_combout\ = (\ram|Mux3~77_combout\ & (((\ram|s_Memoria[185][4]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux3~77_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[169][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~77_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[185][4]~q\,
	datad => \ram|s_Memoria[169][4]~q\,
	combout => \ram|Mux3~78_combout\);

-- Location: LCCOMB_X59_Y30_N4
\ram|s_Memoria[233][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[233][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[233][4]~feeder_combout\);

-- Location: FF_X59_Y30_N5
\ram|s_Memoria[233][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[233][4]~feeder_combout\,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][4]~q\);

-- Location: FF_X58_Y30_N25
\ram|s_Memoria[249][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][4]~q\);

-- Location: FF_X60_Y30_N31
\ram|s_Memoria[232][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][4]~q\);

-- Location: LCCOMB_X62_Y36_N28
\ram|s_Memoria[248][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[248][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[248][4]~feeder_combout\);

-- Location: FF_X62_Y36_N29
\ram|s_Memoria[248][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[248][4]~feeder_combout\,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][4]~q\);

-- Location: LCCOMB_X60_Y30_N30
\ram|Mux3~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~75_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[248][4]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[232][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[232][4]~q\,
	datad => \ram|s_Memoria[248][4]~q\,
	combout => \ram|Mux3~75_combout\);

-- Location: LCCOMB_X58_Y30_N24
\ram|Mux3~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~76_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~75_combout\ & ((\ram|s_Memoria[249][4]~q\))) # (!\ram|Mux3~75_combout\ & (\ram|s_Memoria[233][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[233][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[249][4]~q\,
	datad => \ram|Mux3~75_combout\,
	combout => \ram|Mux3~76_combout\);

-- Location: LCCOMB_X58_Y30_N28
\ram|Mux3~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~79_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux3~76_combout\))) # (!\addresscounter|adder|s_cntValue\(6) 
-- & (\ram|Mux3~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux3~78_combout\,
	datad => \ram|Mux3~76_combout\,
	combout => \ram|Mux3~79_combout\);

-- Location: LCCOMB_X58_Y31_N12
\ram|s_Memoria[235][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[235][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[235][4]~feeder_combout\);

-- Location: FF_X58_Y31_N13
\ram|s_Memoria[235][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[235][4]~feeder_combout\,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][4]~q\);

-- Location: FF_X58_Y31_N31
\ram|s_Memoria[251][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][4]~q\);

-- Location: LCCOMB_X65_Y34_N24
\ram|s_Memoria[250][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[250][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[250][4]~feeder_combout\);

-- Location: FF_X65_Y34_N25
\ram|s_Memoria[250][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[250][4]~feeder_combout\,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][4]~q\);

-- Location: FF_X65_Y34_N27
\ram|s_Memoria[234][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][4]~q\);

-- Location: LCCOMB_X65_Y34_N26
\ram|Mux3~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~80_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[250][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[234][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[250][4]~q\,
	datac => \ram|s_Memoria[234][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~80_combout\);

-- Location: LCCOMB_X58_Y31_N30
\ram|Mux3~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~81_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~80_combout\ & ((\ram|s_Memoria[251][4]~q\))) # (!\ram|Mux3~80_combout\ & (\ram|s_Memoria[235][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[235][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[251][4]~q\,
	datad => \ram|Mux3~80_combout\,
	combout => \ram|Mux3~81_combout\);

-- Location: FF_X57_Y30_N7
\ram|s_Memoria[171][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][4]~q\);

-- Location: FF_X57_Y30_N25
\ram|s_Memoria[187][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][4]~q\);

-- Location: LCCOMB_X65_Y32_N4
\ram|s_Memoria[186][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[186][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[186][4]~feeder_combout\);

-- Location: FF_X65_Y32_N5
\ram|s_Memoria[186][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[186][4]~feeder_combout\,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][4]~q\);

-- Location: FF_X65_Y32_N15
\ram|s_Memoria[170][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][4]~q\);

-- Location: LCCOMB_X65_Y32_N14
\ram|Mux3~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~73_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[186][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[170][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[186][4]~q\,
	datac => \ram|s_Memoria[170][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~73_combout\);

-- Location: LCCOMB_X57_Y30_N24
\ram|Mux3~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~74_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~73_combout\ & ((\ram|s_Memoria[187][4]~q\))) # (!\ram|Mux3~73_combout\ & (\ram|s_Memoria[171][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[171][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[187][4]~q\,
	datad => \ram|Mux3~73_combout\,
	combout => \ram|Mux3~74_combout\);

-- Location: LCCOMB_X58_Y30_N30
\ram|Mux3~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~82_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux3~79_combout\ & (\ram|Mux3~81_combout\)) # (!\ram|Mux3~79_combout\ & ((\ram|Mux3~74_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (\ram|Mux3~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux3~79_combout\,
	datac => \ram|Mux3~81_combout\,
	datad => \ram|Mux3~74_combout\,
	combout => \ram|Mux3~82_combout\);

-- Location: LCCOMB_X53_Y30_N14
\ram|s_Memoria[123][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[123][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[123][4]~feeder_combout\);

-- Location: FF_X53_Y30_N15
\ram|s_Memoria[123][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[123][4]~feeder_combout\,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][4]~q\);

-- Location: LCCOMB_X52_Y33_N26
\ram|s_Memoria[59][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[59][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[59][4]~feeder_combout\);

-- Location: FF_X52_Y33_N27
\ram|s_Memoria[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[59][4]~feeder_combout\,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][4]~q\);

-- Location: LCCOMB_X61_Y32_N16
\ram|s_Memoria[122][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[122][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[122][4]~feeder_combout\);

-- Location: FF_X61_Y32_N17
\ram|s_Memoria[122][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[122][4]~feeder_combout\,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][4]~q\);

-- Location: FF_X61_Y32_N19
\ram|s_Memoria[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][4]~q\);

-- Location: LCCOMB_X61_Y32_N18
\ram|Mux3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~49_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[122][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[58][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[122][4]~q\,
	datac => \ram|s_Memoria[58][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux3~49_combout\);

-- Location: LCCOMB_X54_Y30_N12
\ram|Mux3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~50_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~49_combout\ & (\ram|s_Memoria[123][4]~q\)) # (!\ram|Mux3~49_combout\ & ((\ram|s_Memoria[59][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[123][4]~q\,
	datab => \ram|s_Memoria[59][4]~q\,
	datac => \addresscounter|adder|s_cntValue\(0),
	datad => \ram|Mux3~49_combout\,
	combout => \ram|Mux3~50_combout\);

-- Location: FF_X56_Y33_N13
\ram|s_Memoria[107][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][4]~q\);

-- Location: FF_X56_Y33_N31
\ram|s_Memoria[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][4]~q\);

-- Location: LCCOMB_X65_Y33_N0
\ram|s_Memoria[106][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[106][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[106][4]~feeder_combout\);

-- Location: FF_X65_Y33_N1
\ram|s_Memoria[106][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[106][4]~feeder_combout\,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][4]~q\);

-- Location: FF_X62_Y35_N13
\ram|s_Memoria[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][4]~q\);

-- Location: LCCOMB_X62_Y35_N12
\ram|Mux3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~42_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[106][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[42][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[106][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[42][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~42_combout\);

-- Location: LCCOMB_X56_Y33_N30
\ram|Mux3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~43_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~42_combout\ & (\ram|s_Memoria[107][4]~q\)) # (!\ram|Mux3~42_combout\ & ((\ram|s_Memoria[43][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[107][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[43][4]~q\,
	datad => \ram|Mux3~42_combout\,
	combout => \ram|Mux3~43_combout\);

-- Location: LCCOMB_X59_Y31_N8
\ram|s_Memoria[104][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[104][4]~feeder_combout\);

-- Location: FF_X59_Y31_N9
\ram|s_Memoria[104][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[104][4]~feeder_combout\,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][4]~q\);

-- Location: FF_X55_Y31_N13
\ram|s_Memoria[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][4]~q\);

-- Location: LCCOMB_X55_Y31_N12
\ram|Mux3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~46_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[104][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[40][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[104][4]~q\,
	datac => \ram|s_Memoria[40][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux3~46_combout\);

-- Location: FF_X55_Y30_N31
\ram|s_Memoria[105][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][4]~q\);

-- Location: FF_X54_Y34_N31
\ram|s_Memoria[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][4]~q\);

-- Location: LCCOMB_X55_Y30_N30
\ram|Mux3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~47_combout\ = (\ram|Mux3~46_combout\ & (((\ram|s_Memoria[105][4]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux3~46_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[41][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~46_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[105][4]~q\,
	datad => \ram|s_Memoria[41][4]~q\,
	combout => \ram|Mux3~47_combout\);

-- Location: FF_X54_Y34_N1
\ram|s_Memoria[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][4]~q\);

-- Location: FF_X55_Y30_N29
\ram|s_Memoria[121][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][4]~q\);

-- Location: LCCOMB_X59_Y31_N14
\ram|s_Memoria[120][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[120][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[120][4]~feeder_combout\);

-- Location: FF_X59_Y31_N15
\ram|s_Memoria[120][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[120][4]~feeder_combout\,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][4]~q\);

-- Location: FF_X59_Y32_N15
\ram|s_Memoria[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][4]~q\);

-- Location: LCCOMB_X59_Y32_N14
\ram|Mux3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~44_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[120][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[56][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[120][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[56][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux3~44_combout\);

-- Location: LCCOMB_X55_Y30_N28
\ram|Mux3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~45_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~44_combout\ & ((\ram|s_Memoria[121][4]~q\))) # (!\ram|Mux3~44_combout\ & (\ram|s_Memoria[57][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[57][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[121][4]~q\,
	datad => \ram|Mux3~44_combout\,
	combout => \ram|Mux3~45_combout\);

-- Location: LCCOMB_X55_Y30_N24
\ram|Mux3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~48_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux3~45_combout\))) # (!\addresscounter|adder|s_cntValue\(4) 
-- & (\ram|Mux3~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux3~47_combout\,
	datad => \ram|Mux3~45_combout\,
	combout => \ram|Mux3~48_combout\);

-- Location: LCCOMB_X54_Y30_N14
\ram|Mux3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~51_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux3~48_combout\ & (\ram|Mux3~50_combout\)) # (!\ram|Mux3~48_combout\ & ((\ram|Mux3~43_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux3~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~50_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux3~43_combout\,
	datad => \ram|Mux3~48_combout\,
	combout => \ram|Mux3~51_combout\);

-- Location: LCCOMB_X54_Y32_N0
\ram|Mux3~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~83_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux3~72_combout\ & (\ram|Mux3~82_combout\)) # (!\ram|Mux3~72_combout\ & ((\ram|Mux3~51_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux3~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux3~72_combout\,
	datac => \ram|Mux3~82_combout\,
	datad => \ram|Mux3~51_combout\,
	combout => \ram|Mux3~83_combout\);

-- Location: LCCOMB_X54_Y32_N8
\ram|Mux3~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~126_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux3~83_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|Mux3~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|Mux3~125_combout\,
	datad => \ram|Mux3~83_combout\,
	combout => \ram|Mux3~126_combout\);

-- Location: LCCOMB_X58_Y41_N26
\ram|s_Memoria[239][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[239][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[239][4]~feeder_combout\);

-- Location: FF_X58_Y41_N27
\ram|s_Memoria[239][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[239][4]~feeder_combout\,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][4]~q\);

-- Location: LCCOMB_X61_Y41_N26
\ram|s_Memoria[254][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[254][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[254][4]~feeder_combout\);

-- Location: FF_X61_Y41_N27
\ram|s_Memoria[254][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[254][4]~feeder_combout\,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][4]~q\);

-- Location: FF_X61_Y41_N9
\ram|s_Memoria[238][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][4]~q\);

-- Location: LCCOMB_X61_Y41_N8
\ram|Mux3~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~165_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[254][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[238][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[254][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[238][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~165_combout\);

-- Location: FF_X58_Y41_N21
\ram|s_Memoria[255][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][4]~q\);

-- Location: LCCOMB_X58_Y41_N20
\ram|Mux3~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~166_combout\ = (\ram|Mux3~165_combout\ & (((\ram|s_Memoria[255][4]~q\) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\ram|Mux3~165_combout\ & (\ram|s_Memoria[239][4]~q\ & ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[239][4]~q\,
	datab => \ram|Mux3~165_combout\,
	datac => \ram|s_Memoria[255][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~166_combout\);

-- Location: LCCOMB_X60_Y42_N14
\ram|s_Memoria[111][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[111][4]~feeder_combout\);

-- Location: FF_X60_Y42_N15
\ram|s_Memoria[111][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[111][4]~feeder_combout\,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][4]~q\);

-- Location: FF_X61_Y44_N11
\ram|s_Memoria[127][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][4]~q\);

-- Location: FF_X60_Y42_N17
\ram|s_Memoria[110][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][4]~q\);

-- Location: LCCOMB_X61_Y44_N28
\ram|s_Memoria[126][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[126][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[126][4]~feeder_combout\);

-- Location: FF_X61_Y44_N29
\ram|s_Memoria[126][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[126][4]~feeder_combout\,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][4]~q\);

-- Location: LCCOMB_X60_Y42_N16
\ram|Mux3~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~158_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[126][4]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[110][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[110][4]~q\,
	datad => \ram|s_Memoria[126][4]~q\,
	combout => \ram|Mux3~158_combout\);

-- Location: LCCOMB_X61_Y44_N10
\ram|Mux3~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~159_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~158_combout\ & ((\ram|s_Memoria[127][4]~q\))) # (!\ram|Mux3~158_combout\ & (\ram|s_Memoria[111][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[111][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[127][4]~q\,
	datad => \ram|Mux3~158_combout\,
	combout => \ram|Mux3~159_combout\);

-- Location: LCCOMB_X65_Y38_N16
\ram|s_Memoria[237][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[237][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[237][4]~feeder_combout\);

-- Location: FF_X65_Y38_N17
\ram|s_Memoria[237][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[237][4]~feeder_combout\,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][4]~q\);

-- Location: FF_X66_Y40_N27
\ram|s_Memoria[253][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][4]~q\);

-- Location: LCCOMB_X59_Y38_N28
\ram|s_Memoria[252][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[252][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[252][4]~feeder_combout\);

-- Location: FF_X59_Y38_N29
\ram|s_Memoria[252][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[252][4]~feeder_combout\,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][4]~q\);

-- Location: FF_X65_Y38_N11
\ram|s_Memoria[236][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][4]~q\);

-- Location: LCCOMB_X65_Y38_N10
\ram|Mux3~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~160_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[252][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[236][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[252][4]~q\,
	datac => \ram|s_Memoria[236][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~160_combout\);

-- Location: LCCOMB_X66_Y40_N26
\ram|Mux3~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~161_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~160_combout\ & ((\ram|s_Memoria[253][4]~q\))) # (!\ram|Mux3~160_combout\ & (\ram|s_Memoria[237][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[237][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[253][4]~q\,
	datad => \ram|Mux3~160_combout\,
	combout => \ram|Mux3~161_combout\);

-- Location: FF_X61_Y40_N13
\ram|s_Memoria[109][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][4]~q\);

-- Location: FF_X61_Y40_N19
\ram|s_Memoria[125][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][4]~q\);

-- Location: LCCOMB_X63_Y42_N26
\ram|s_Memoria[124][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[124][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[124][4]~feeder_combout\);

-- Location: FF_X63_Y42_N27
\ram|s_Memoria[124][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[124][4]~feeder_combout\,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][4]~q\);

-- Location: FF_X63_Y42_N29
\ram|s_Memoria[108][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][4]~q\);

-- Location: LCCOMB_X63_Y42_N28
\ram|Mux3~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~162_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[124][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[108][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[124][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[108][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~162_combout\);

-- Location: LCCOMB_X61_Y40_N18
\ram|Mux3~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~163_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~162_combout\ & ((\ram|s_Memoria[125][4]~q\))) # (!\ram|Mux3~162_combout\ & (\ram|s_Memoria[109][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[109][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[125][4]~q\,
	datad => \ram|Mux3~162_combout\,
	combout => \ram|Mux3~163_combout\);

-- Location: LCCOMB_X61_Y40_N28
\ram|Mux3~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~164_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux3~161_combout\)) # (!\addresscounter|adder|s_cntValue\(7) 
-- & ((\ram|Mux3~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~161_combout\,
	datad => \ram|Mux3~163_combout\,
	combout => \ram|Mux3~164_combout\);

-- Location: LCCOMB_X60_Y40_N12
\ram|Mux3~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~167_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux3~164_combout\ & (\ram|Mux3~166_combout\)) # (!\ram|Mux3~164_combout\ & ((\ram|Mux3~159_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux3~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux3~166_combout\,
	datac => \ram|Mux3~159_combout\,
	datad => \ram|Mux3~164_combout\,
	combout => \ram|Mux3~167_combout\);

-- Location: LCCOMB_X54_Y42_N16
\ram|s_Memoria[175][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[175][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[175][4]~feeder_combout\);

-- Location: FF_X54_Y42_N17
\ram|s_Memoria[175][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[175][4]~feeder_combout\,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][4]~q\);

-- Location: FF_X57_Y44_N25
\ram|s_Memoria[191][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][4]~q\);

-- Location: LCCOMB_X55_Y41_N4
\ram|s_Memoria[190][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[190][4]~feeder_combout\);

-- Location: FF_X55_Y41_N5
\ram|s_Memoria[190][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[190][4]~feeder_combout\,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][4]~q\);

-- Location: FF_X55_Y41_N7
\ram|s_Memoria[174][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][4]~q\);

-- Location: LCCOMB_X55_Y41_N6
\ram|Mux3~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~134_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[190][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[174][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[190][4]~q\,
	datac => \ram|s_Memoria[174][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~134_combout\);

-- Location: LCCOMB_X57_Y44_N24
\ram|Mux3~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~135_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~134_combout\ & ((\ram|s_Memoria[191][4]~q\))) # (!\ram|Mux3~134_combout\ & (\ram|s_Memoria[175][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[175][4]~q\,
	datac => \ram|s_Memoria[191][4]~q\,
	datad => \ram|Mux3~134_combout\,
	combout => \ram|Mux3~135_combout\);

-- Location: LCCOMB_X61_Y39_N14
\ram|s_Memoria[45][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[45][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[45][4]~feeder_combout\);

-- Location: FF_X61_Y39_N15
\ram|s_Memoria[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[45][4]~feeder_combout\,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][4]~q\);

-- Location: FF_X60_Y40_N9
\ram|s_Memoria[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][4]~q\);

-- Location: FF_X65_Y40_N13
\ram|s_Memoria[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][4]~q\);

-- Location: FF_X65_Y40_N31
\ram|s_Memoria[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][4]~q\);

-- Location: LCCOMB_X65_Y40_N30
\ram|Mux3~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~131_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[60][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[44][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[60][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[44][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~131_combout\);

-- Location: LCCOMB_X60_Y40_N8
\ram|Mux3~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~132_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~131_combout\ & ((\ram|s_Memoria[61][4]~q\))) # (!\ram|Mux3~131_combout\ & (\ram|s_Memoria[45][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[45][4]~q\,
	datac => \ram|s_Memoria[61][4]~q\,
	datad => \ram|Mux3~131_combout\,
	combout => \ram|Mux3~132_combout\);

-- Location: LCCOMB_X61_Y39_N0
\ram|s_Memoria[173][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[173][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[173][4]~feeder_combout\);

-- Location: FF_X61_Y39_N1
\ram|s_Memoria[173][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[173][4]~feeder_combout\,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][4]~q\);

-- Location: FF_X60_Y40_N11
\ram|s_Memoria[189][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][4]~q\);

-- Location: LCCOMB_X60_Y37_N16
\ram|s_Memoria[188][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[188][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[188][4]~feeder_combout\);

-- Location: FF_X60_Y37_N17
\ram|s_Memoria[188][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[188][4]~feeder_combout\,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][4]~q\);

-- Location: FF_X56_Y41_N31
\ram|s_Memoria[172][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][4]~q\);

-- Location: LCCOMB_X56_Y41_N30
\ram|Mux3~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~129_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[188][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[172][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[188][4]~q\,
	datac => \ram|s_Memoria[172][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~129_combout\);

-- Location: LCCOMB_X60_Y40_N10
\ram|Mux3~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~130_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~129_combout\ & ((\ram|s_Memoria[189][4]~q\))) # (!\ram|Mux3~129_combout\ & (\ram|s_Memoria[173][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[173][4]~q\,
	datac => \ram|s_Memoria[189][4]~q\,
	datad => \ram|Mux3~129_combout\,
	combout => \ram|Mux3~130_combout\);

-- Location: LCCOMB_X60_Y40_N30
\ram|Mux3~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~133_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux3~130_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux3~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux3~132_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux3~130_combout\,
	combout => \ram|Mux3~133_combout\);

-- Location: LCCOMB_X57_Y44_N14
\ram|s_Memoria[63][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[63][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[63][4]~feeder_combout\);

-- Location: FF_X57_Y44_N15
\ram|s_Memoria[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[63][4]~feeder_combout\,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][4]~q\);

-- Location: FF_X57_Y42_N13
\ram|s_Memoria[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][4]~q\);

-- Location: LCCOMB_X58_Y44_N22
\ram|s_Memoria[62][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[62][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[62][4]~feeder_combout\);

-- Location: FF_X58_Y44_N23
\ram|s_Memoria[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[62][4]~feeder_combout\,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][4]~q\);

-- Location: FF_X58_Y44_N29
\ram|s_Memoria[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][4]~q\);

-- Location: LCCOMB_X58_Y44_N28
\ram|Mux3~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~127_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[62][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[46][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[62][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[46][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux3~127_combout\);

-- Location: LCCOMB_X57_Y42_N12
\ram|Mux3~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~128_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~127_combout\ & (\ram|s_Memoria[63][4]~q\)) # (!\ram|Mux3~127_combout\ & ((\ram|s_Memoria[47][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[63][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[47][4]~q\,
	datad => \ram|Mux3~127_combout\,
	combout => \ram|Mux3~128_combout\);

-- Location: LCCOMB_X59_Y40_N28
\ram|Mux3~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~136_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux3~133_combout\ & (\ram|Mux3~135_combout\)) # (!\ram|Mux3~133_combout\ & ((\ram|Mux3~128_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux3~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux3~135_combout\,
	datac => \ram|Mux3~133_combout\,
	datad => \ram|Mux3~128_combout\,
	combout => \ram|Mux3~136_combout\);

-- Location: LCCOMB_X60_Y43_N26
\ram|s_Memoria[29][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[29][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[29][4]~feeder_combout\);

-- Location: FF_X60_Y43_N27
\ram|s_Memoria[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[29][4]~feeder_combout\,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][4]~q\);

-- Location: FF_X55_Y43_N19
\ram|s_Memoria[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][4]~q\);

-- Location: FF_X58_Y43_N13
\ram|s_Memoria[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][4]~q\);

-- Location: LCCOMB_X59_Y44_N24
\ram|s_Memoria[30][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[30][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[30][4]~feeder_combout\);

-- Location: FF_X59_Y44_N25
\ram|s_Memoria[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[30][4]~feeder_combout\,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][4]~q\);

-- Location: LCCOMB_X58_Y43_N12
\ram|Mux3~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~147_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[30][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[28][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[28][4]~q\,
	datad => \ram|s_Memoria[30][4]~q\,
	combout => \ram|Mux3~147_combout\);

-- Location: LCCOMB_X55_Y43_N18
\ram|Mux3~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~148_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~147_combout\ & ((\ram|s_Memoria[31][4]~q\))) # (!\ram|Mux3~147_combout\ & (\ram|s_Memoria[29][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[29][4]~q\,
	datac => \ram|s_Memoria[31][4]~q\,
	datad => \ram|Mux3~147_combout\,
	combout => \ram|Mux3~148_combout\);

-- Location: LCCOMB_X61_Y43_N12
\ram|s_Memoria[157][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[157][4]~feeder_combout\);

-- Location: FF_X61_Y43_N13
\ram|s_Memoria[157][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[157][4]~feeder_combout\,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][4]~q\);

-- Location: FF_X66_Y41_N11
\ram|s_Memoria[159][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][4]~q\);

-- Location: FF_X66_Y41_N29
\ram|s_Memoria[156][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][4]~q\);

-- Location: LCCOMB_X55_Y40_N24
\ram|s_Memoria[158][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[158][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[158][4]~feeder_combout\);

-- Location: FF_X55_Y40_N25
\ram|s_Memoria[158][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[158][4]~feeder_combout\,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][4]~q\);

-- Location: LCCOMB_X66_Y41_N28
\ram|Mux3~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~154_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[158][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[156][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[156][4]~q\,
	datad => \ram|s_Memoria[158][4]~q\,
	combout => \ram|Mux3~154_combout\);

-- Location: LCCOMB_X66_Y41_N10
\ram|Mux3~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~155_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~154_combout\ & ((\ram|s_Memoria[159][4]~q\))) # (!\ram|Mux3~154_combout\ & (\ram|s_Memoria[157][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[157][4]~q\,
	datac => \ram|s_Memoria[159][4]~q\,
	datad => \ram|Mux3~154_combout\,
	combout => \ram|Mux3~155_combout\);

-- Location: LCCOMB_X58_Y42_N24
\ram|s_Memoria[141][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[141][4]~feeder_combout\);

-- Location: FF_X58_Y42_N25
\ram|s_Memoria[141][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[141][4]~feeder_combout\,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][4]~q\);

-- Location: FF_X56_Y39_N15
\ram|s_Memoria[143][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][4]~q\);

-- Location: FF_X56_Y41_N13
\ram|s_Memoria[140][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][4]~q\);

-- Location: LCCOMB_X53_Y38_N26
\ram|s_Memoria[142][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[142][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[142][4]~feeder_combout\);

-- Location: FF_X53_Y38_N27
\ram|s_Memoria[142][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[142][4]~feeder_combout\,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][4]~q\);

-- Location: LCCOMB_X56_Y41_N12
\ram|Mux3~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~149_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[142][4]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[140][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[140][4]~q\,
	datad => \ram|s_Memoria[142][4]~q\,
	combout => \ram|Mux3~149_combout\);

-- Location: LCCOMB_X56_Y39_N14
\ram|Mux3~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~150_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~149_combout\ & ((\ram|s_Memoria[143][4]~q\))) # (!\ram|Mux3~149_combout\ & (\ram|s_Memoria[141][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[141][4]~q\,
	datac => \ram|s_Memoria[143][4]~q\,
	datad => \ram|Mux3~149_combout\,
	combout => \ram|Mux3~150_combout\);

-- Location: LCCOMB_X58_Y42_N2
\ram|s_Memoria[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[13][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[13][4]~feeder_combout\);

-- Location: FF_X58_Y42_N3
\ram|s_Memoria[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[13][4]~feeder_combout\,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][4]~q\);

-- Location: FF_X57_Y42_N31
\ram|s_Memoria[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][4]~q\);

-- Location: LCCOMB_X59_Y42_N18
\ram|s_Memoria[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[14][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[14][4]~feeder_combout\);

-- Location: FF_X59_Y42_N19
\ram|s_Memoria[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[14][4]~feeder_combout\,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][4]~q\);

-- Location: FF_X58_Y43_N7
\ram|s_Memoria[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][4]~q\);

-- Location: LCCOMB_X58_Y43_N6
\ram|Mux3~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~151_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[14][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[14][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[12][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~151_combout\);

-- Location: LCCOMB_X57_Y42_N30
\ram|Mux3~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~152_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~151_combout\ & ((\ram|s_Memoria[15][4]~q\))) # (!\ram|Mux3~151_combout\ & (\ram|s_Memoria[13][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[13][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[15][4]~q\,
	datad => \ram|Mux3~151_combout\,
	combout => \ram|Mux3~152_combout\);

-- Location: LCCOMB_X55_Y43_N20
\ram|Mux3~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~153_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux3~150_combout\)) # (!\addresscounter|adder|s_cntValue\(7) 
-- & ((\ram|Mux3~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~150_combout\,
	datad => \ram|Mux3~152_combout\,
	combout => \ram|Mux3~153_combout\);

-- Location: LCCOMB_X55_Y43_N22
\ram|Mux3~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~156_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux3~153_combout\ & ((\ram|Mux3~155_combout\))) # (!\ram|Mux3~153_combout\ & (\ram|Mux3~148_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux3~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux3~148_combout\,
	datac => \ram|Mux3~155_combout\,
	datad => \ram|Mux3~153_combout\,
	combout => \ram|Mux3~156_combout\);

-- Location: LCCOMB_X57_Y43_N20
\ram|s_Memoria[93][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[93][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[93][4]~feeder_combout\);

-- Location: FF_X57_Y43_N21
\ram|s_Memoria[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[93][4]~feeder_combout\,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][4]~q\);

-- Location: FF_X54_Y44_N1
\ram|s_Memoria[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][4]~q\);

-- Location: LCCOMB_X59_Y44_N22
\ram|s_Memoria[94][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[94][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[94][4]~feeder_combout\);

-- Location: FF_X59_Y44_N23
\ram|s_Memoria[94][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[94][4]~feeder_combout\,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][4]~q\);

-- Location: FF_X62_Y44_N9
\ram|s_Memoria[92][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][4]~q\);

-- Location: LCCOMB_X62_Y44_N8
\ram|Mux3~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~137_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[94][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[92][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[94][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[92][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~137_combout\);

-- Location: LCCOMB_X54_Y44_N0
\ram|Mux3~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~138_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~137_combout\ & ((\ram|s_Memoria[95][4]~q\))) # (!\ram|Mux3~137_combout\ & (\ram|s_Memoria[93][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[93][4]~q\,
	datac => \ram|s_Memoria[95][4]~q\,
	datad => \ram|Mux3~137_combout\,
	combout => \ram|Mux3~138_combout\);

-- Location: LCCOMB_X53_Y39_N10
\ram|s_Memoria[223][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[223][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[223][4]~feeder_combout\);

-- Location: FF_X53_Y39_N11
\ram|s_Memoria[223][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[223][4]~feeder_combout\,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][4]~q\);

-- Location: LCCOMB_X66_Y40_N20
\ram|s_Memoria[221][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[221][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[221][4]~feeder_combout\);

-- Location: FF_X66_Y40_N21
\ram|s_Memoria[221][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[221][4]~feeder_combout\,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][4]~q\);

-- Location: LCCOMB_X59_Y41_N0
\ram|s_Memoria[222][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[222][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[222][4]~feeder_combout\);

-- Location: FF_X59_Y41_N1
\ram|s_Memoria[222][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[222][4]~feeder_combout\,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][4]~q\);

-- Location: FF_X61_Y42_N21
\ram|s_Memoria[220][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][4]~q\);

-- Location: LCCOMB_X61_Y42_N20
\ram|Mux3~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~144_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[222][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[220][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[222][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[220][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~144_combout\);

-- Location: LCCOMB_X56_Y42_N26
\ram|Mux3~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~145_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~144_combout\ & (\ram|s_Memoria[223][4]~q\)) # (!\ram|Mux3~144_combout\ & ((\ram|s_Memoria[221][4]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[223][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[221][4]~q\,
	datad => \ram|Mux3~144_combout\,
	combout => \ram|Mux3~145_combout\);

-- Location: LCCOMB_X63_Y40_N22
\ram|s_Memoria[205][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[205][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[205][4]~feeder_combout\);

-- Location: FF_X63_Y40_N23
\ram|s_Memoria[205][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[205][4]~feeder_combout\,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][4]~q\);

-- Location: FF_X56_Y42_N3
\ram|s_Memoria[207][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][4]~q\);

-- Location: LCCOMB_X59_Y41_N6
\ram|s_Memoria[206][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[206][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[206][4]~feeder_combout\);

-- Location: FF_X59_Y41_N7
\ram|s_Memoria[206][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[206][4]~feeder_combout\,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][4]~q\);

-- Location: FF_X63_Y40_N29
\ram|s_Memoria[204][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][4]~q\);

-- Location: LCCOMB_X63_Y40_N28
\ram|Mux3~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~139_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[206][4]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[204][4]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[206][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[204][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux3~139_combout\);

-- Location: LCCOMB_X56_Y42_N2
\ram|Mux3~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~140_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~139_combout\ & ((\ram|s_Memoria[207][4]~q\))) # (!\ram|Mux3~139_combout\ & (\ram|s_Memoria[205][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[205][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[207][4]~q\,
	datad => \ram|Mux3~139_combout\,
	combout => \ram|Mux3~140_combout\);

-- Location: LCCOMB_X57_Y43_N14
\ram|s_Memoria[77][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[77][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[77][4]~feeder_combout\);

-- Location: FF_X57_Y43_N15
\ram|s_Memoria[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[77][4]~feeder_combout\,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][4]~q\);

-- Location: FF_X56_Y42_N1
\ram|s_Memoria[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][4]~q\);

-- Location: LCCOMB_X59_Y42_N20
\ram|s_Memoria[78][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[78][4]~feeder_combout\ = \aritmeticunit|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~27_combout\,
	combout => \ram|s_Memoria[78][4]~feeder_combout\);

-- Location: FF_X59_Y42_N21
\ram|s_Memoria[78][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[78][4]~feeder_combout\,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][4]~q\);

-- Location: FF_X66_Y42_N7
\ram|s_Memoria[76][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~27_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][4]~q\);

-- Location: LCCOMB_X66_Y42_N6
\ram|Mux3~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~141_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[78][4]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[76][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[78][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[76][4]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux3~141_combout\);

-- Location: LCCOMB_X56_Y42_N0
\ram|Mux3~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~142_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux3~141_combout\ & ((\ram|s_Memoria[79][4]~q\))) # (!\ram|Mux3~141_combout\ & (\ram|s_Memoria[77][4]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux3~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[77][4]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[79][4]~q\,
	datad => \ram|Mux3~141_combout\,
	combout => \ram|Mux3~142_combout\);

-- Location: LCCOMB_X55_Y43_N2
\ram|Mux3~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~143_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux3~140_combout\)) # (!\addresscounter|adder|s_cntValue\(7) 
-- & ((\ram|Mux3~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux3~140_combout\,
	datad => \ram|Mux3~142_combout\,
	combout => \ram|Mux3~143_combout\);

-- Location: LCCOMB_X55_Y43_N28
\ram|Mux3~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~146_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux3~143_combout\ & ((\ram|Mux3~145_combout\))) # (!\ram|Mux3~143_combout\ & (\ram|Mux3~138_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux3~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux3~138_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux3~145_combout\,
	datad => \ram|Mux3~143_combout\,
	combout => \ram|Mux3~146_combout\);

-- Location: LCCOMB_X55_Y43_N16
\ram|Mux3~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~157_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux3~146_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux3~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux3~156_combout\,
	datad => \ram|Mux3~146_combout\,
	combout => \ram|Mux3~157_combout\);

-- Location: LCCOMB_X54_Y32_N6
\ram|Mux3~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~168_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux3~157_combout\ & (\ram|Mux3~167_combout\)) # (!\ram|Mux3~157_combout\ & ((\ram|Mux3~136_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux3~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux3~167_combout\,
	datac => \ram|Mux3~136_combout\,
	datad => \ram|Mux3~157_combout\,
	combout => \ram|Mux3~168_combout\);

-- Location: LCCOMB_X54_Y32_N28
\ram|Mux3~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux3~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux3~126_combout\ & ((\ram|Mux3~168_combout\))) # (!\ram|Mux3~126_combout\ & (\ram|Mux3~41_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (((\ram|Mux3~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \ram|Mux3~41_combout\,
	datac => \ram|Mux3~126_combout\,
	datad => \ram|Mux3~168_combout\,
	combout => \ram|Mux3~169_combout\);

-- Location: FF_X54_Y32_N29
\ram|DataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux3~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(4));

-- Location: LCCOMB_X58_Y36_N20
\aritmeticunit|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~28_combout\ = (\aritmeticunit|process_0~0_combout\ & ((\registerbank|array1[2][3]~q\))) # (!\aritmeticunit|process_0~0_combout\ & (\aritmeticunit|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aritmeticunit|process_0~0_combout\,
	datac => \aritmeticunit|Add0~10_combout\,
	datad => \registerbank|array1[2][3]~q\,
	combout => \aritmeticunit|Add0~28_combout\);

-- Location: LCCOMB_X58_Y36_N24
\aritmeticunit|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~29_combout\ = (\ram|s_Memoria~0_combout\ & ((\SW[0]~input_o\ & ((\aritmeticunit|Add0~28_combout\))) # (!\SW[0]~input_o\ & (\rom|Mux4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \rom|Mux4~25_combout\,
	datad => \aritmeticunit|Add0~28_combout\,
	combout => \aritmeticunit|Add0~29_combout\);

-- Location: LCCOMB_X66_Y40_N6
\ram|s_Memoria[253][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[253][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[253][3]~feeder_combout\);

-- Location: FF_X66_Y40_N7
\ram|s_Memoria[253][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[253][3]~feeder_combout\,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][3]~q\);

-- Location: FF_X63_Y39_N1
\ram|s_Memoria[245][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][3]~q\);

-- Location: FF_X59_Y39_N15
\ram|s_Memoria[213][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][3]~q\);

-- Location: LCCOMB_X66_Y40_N24
\ram|s_Memoria[221][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[221][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[221][3]~feeder_combout\);

-- Location: FF_X66_Y40_N25
\ram|s_Memoria[221][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[221][3]~feeder_combout\,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][3]~q\);

-- Location: LCCOMB_X59_Y39_N14
\ram|Mux4~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~134_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|s_Memoria[221][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[213][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[213][3]~q\,
	datad => \ram|s_Memoria[221][3]~q\,
	combout => \ram|Mux4~134_combout\);

-- Location: LCCOMB_X62_Y40_N20
\ram|Mux4~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~135_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~134_combout\ & (\ram|s_Memoria[253][3]~q\)) # (!\ram|Mux4~134_combout\ & ((\ram|s_Memoria[245][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[253][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[245][3]~q\,
	datad => \ram|Mux4~134_combout\,
	combout => \ram|Mux4~135_combout\);

-- Location: LCCOMB_X62_Y43_N6
\ram|s_Memoria[125][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[125][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[125][3]~feeder_combout\);

-- Location: FF_X62_Y43_N7
\ram|s_Memoria[125][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[125][3]~feeder_combout\,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][3]~q\);

-- Location: FF_X62_Y39_N9
\ram|s_Memoria[117][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][3]~q\);

-- Location: FF_X57_Y43_N9
\ram|s_Memoria[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][3]~q\);

-- Location: FF_X59_Y43_N29
\ram|s_Memoria[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][3]~q\);

-- Location: LCCOMB_X59_Y43_N28
\ram|Mux4~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~127_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[93][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[85][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[93][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[85][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~127_combout\);

-- Location: LCCOMB_X62_Y39_N8
\ram|Mux4~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~128_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~127_combout\ & (\ram|s_Memoria[125][3]~q\)) # (!\ram|Mux4~127_combout\ & ((\ram|s_Memoria[117][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[125][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[117][3]~q\,
	datad => \ram|Mux4~127_combout\,
	combout => \ram|Mux4~128_combout\);

-- Location: LCCOMB_X62_Y40_N28
\ram|s_Memoria[181][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[181][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[181][3]~feeder_combout\);

-- Location: FF_X62_Y40_N29
\ram|s_Memoria[181][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[181][3]~feeder_combout\,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][3]~q\);

-- Location: FF_X60_Y37_N11
\ram|s_Memoria[189][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][3]~q\);

-- Location: LCCOMB_X60_Y43_N28
\ram|s_Memoria[157][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[157][3]~feeder_combout\);

-- Location: FF_X60_Y43_N29
\ram|s_Memoria[157][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[157][3]~feeder_combout\,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][3]~q\);

-- Location: FF_X56_Y40_N13
\ram|s_Memoria[149][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][3]~q\);

-- Location: LCCOMB_X56_Y40_N12
\ram|Mux4~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~129_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[157][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[149][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[157][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[149][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~129_combout\);

-- Location: LCCOMB_X60_Y37_N10
\ram|Mux4~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~130_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~129_combout\ & ((\ram|s_Memoria[189][3]~q\))) # (!\ram|Mux4~129_combout\ & (\ram|s_Memoria[181][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[181][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[189][3]~q\,
	datad => \ram|Mux4~129_combout\,
	combout => \ram|Mux4~130_combout\);

-- Location: LCCOMB_X62_Y40_N2
\ram|s_Memoria[53][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[53][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[53][3]~feeder_combout\);

-- Location: FF_X62_Y40_N3
\ram|s_Memoria[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[53][3]~feeder_combout\,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][3]~q\);

-- Location: FF_X60_Y40_N23
\ram|s_Memoria[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][3]~q\);

-- Location: LCCOMB_X60_Y43_N18
\ram|s_Memoria[29][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[29][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[29][3]~feeder_combout\);

-- Location: FF_X60_Y43_N19
\ram|s_Memoria[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[29][3]~feeder_combout\,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][3]~q\);

-- Location: FF_X56_Y40_N7
\ram|s_Memoria[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][3]~q\);

-- Location: LCCOMB_X56_Y40_N6
\ram|Mux4~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~131_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[29][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[21][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[29][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[21][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~131_combout\);

-- Location: LCCOMB_X60_Y40_N22
\ram|Mux4~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~132_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~131_combout\ & ((\ram|s_Memoria[61][3]~q\))) # (!\ram|Mux4~131_combout\ & (\ram|s_Memoria[53][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[53][3]~q\,
	datac => \ram|s_Memoria[61][3]~q\,
	datad => \ram|Mux4~131_combout\,
	combout => \ram|Mux4~132_combout\);

-- Location: LCCOMB_X61_Y39_N20
\ram|Mux4~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~133_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux4~130_combout\)) # (!\addresscounter|adder|s_cntValue\(7) 
-- & ((\ram|Mux4~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux4~130_combout\,
	datad => \ram|Mux4~132_combout\,
	combout => \ram|Mux4~133_combout\);

-- Location: LCCOMB_X62_Y39_N22
\ram|Mux4~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~136_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~133_combout\ & (\ram|Mux4~135_combout\)) # (!\ram|Mux4~133_combout\ & ((\ram|Mux4~128_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~135_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux4~128_combout\,
	datad => \ram|Mux4~133_combout\,
	combout => \ram|Mux4~136_combout\);

-- Location: LCCOMB_X63_Y39_N30
\ram|s_Memoria[229][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[229][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[229][3]~feeder_combout\);

-- Location: FF_X63_Y39_N31
\ram|s_Memoria[229][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[229][3]~feeder_combout\,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][3]~q\);

-- Location: FF_X66_Y39_N11
\ram|s_Memoria[237][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][3]~q\);

-- Location: LCCOMB_X61_Y40_N30
\ram|s_Memoria[109][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[109][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[109][3]~feeder_combout\);

-- Location: FF_X61_Y40_N31
\ram|s_Memoria[109][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[109][3]~feeder_combout\,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][3]~q\);

-- Location: FF_X66_Y39_N13
\ram|s_Memoria[101][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][3]~q\);

-- Location: LCCOMB_X66_Y39_N12
\ram|Mux4~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~154_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[109][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[101][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[109][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[101][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~154_combout\);

-- Location: LCCOMB_X66_Y39_N10
\ram|Mux4~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~155_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~154_combout\ & ((\ram|s_Memoria[237][3]~q\))) # (!\ram|Mux4~154_combout\ & (\ram|s_Memoria[229][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[229][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[237][3]~q\,
	datad => \ram|Mux4~154_combout\,
	combout => \ram|Mux4~155_combout\);

-- Location: LCCOMB_X65_Y39_N8
\ram|s_Memoria[165][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[165][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[165][3]~feeder_combout\);

-- Location: FF_X65_Y39_N9
\ram|s_Memoria[165][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[165][3]~feeder_combout\,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][3]~q\);

-- Location: FF_X61_Y39_N17
\ram|s_Memoria[173][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][3]~q\);

-- Location: LCCOMB_X61_Y39_N6
\ram|s_Memoria[45][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[45][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[45][3]~feeder_combout\);

-- Location: FF_X61_Y39_N7
\ram|s_Memoria[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[45][3]~feeder_combout\,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][3]~q\);

-- Location: FF_X65_Y39_N3
\ram|s_Memoria[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][3]~q\);

-- Location: LCCOMB_X65_Y39_N2
\ram|Mux4~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~147_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[45][3]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[37][3]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[45][3]~q\,
	datac => \ram|s_Memoria[37][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux4~147_combout\);

-- Location: LCCOMB_X61_Y39_N16
\ram|Mux4~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~148_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~147_combout\ & ((\ram|s_Memoria[173][3]~q\))) # (!\ram|Mux4~147_combout\ & (\ram|s_Memoria[165][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[165][3]~q\,
	datac => \ram|s_Memoria[173][3]~q\,
	datad => \ram|Mux4~147_combout\,
	combout => \ram|Mux4~148_combout\);

-- Location: LCCOMB_X56_Y43_N22
\ram|s_Memoria[197][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[197][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[197][3]~feeder_combout\);

-- Location: FF_X56_Y43_N23
\ram|s_Memoria[197][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[197][3]~feeder_combout\,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][3]~q\);

-- Location: FF_X56_Y43_N5
\ram|s_Memoria[205][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][3]~q\);

-- Location: LCCOMB_X57_Y43_N10
\ram|s_Memoria[77][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[77][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[77][3]~feeder_combout\);

-- Location: FF_X57_Y43_N11
\ram|s_Memoria[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[77][3]~feeder_combout\,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][3]~q\);

-- Location: FF_X59_Y43_N23
\ram|s_Memoria[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][3]~q\);

-- Location: LCCOMB_X59_Y43_N22
\ram|Mux4~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~149_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[77][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[69][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[77][3]~q\,
	datac => \ram|s_Memoria[69][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~149_combout\);

-- Location: LCCOMB_X56_Y43_N4
\ram|Mux4~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~150_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~149_combout\ & ((\ram|s_Memoria[205][3]~q\))) # (!\ram|Mux4~149_combout\ & (\ram|s_Memoria[197][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[197][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[205][3]~q\,
	datad => \ram|Mux4~149_combout\,
	combout => \ram|Mux4~150_combout\);

-- Location: LCCOMB_X58_Y42_N22
\ram|s_Memoria[141][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[141][3]~feeder_combout\);

-- Location: FF_X58_Y42_N23
\ram|s_Memoria[141][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[141][3]~feeder_combout\,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][3]~q\);

-- Location: FF_X57_Y39_N25
\ram|s_Memoria[133][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][3]~q\);

-- Location: LCCOMB_X58_Y42_N20
\ram|s_Memoria[13][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[13][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[13][3]~feeder_combout\);

-- Location: FF_X58_Y42_N21
\ram|s_Memoria[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[13][3]~feeder_combout\,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][3]~q\);

-- Location: FF_X57_Y39_N11
\ram|s_Memoria[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][3]~q\);

-- Location: LCCOMB_X57_Y39_N10
\ram|Mux4~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~151_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[13][3]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[5][3]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[13][3]~q\,
	datac => \ram|s_Memoria[5][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux4~151_combout\);

-- Location: LCCOMB_X57_Y39_N24
\ram|Mux4~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~152_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~151_combout\ & (\ram|s_Memoria[141][3]~q\)) # (!\ram|Mux4~151_combout\ & ((\ram|s_Memoria[133][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[141][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[133][3]~q\,
	datad => \ram|Mux4~151_combout\,
	combout => \ram|Mux4~152_combout\);

-- Location: LCCOMB_X56_Y39_N16
\ram|Mux4~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~153_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux4~150_combout\)) # (!\addresscounter|adder|s_cntValue\(6) 
-- & ((\ram|Mux4~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux4~150_combout\,
	datad => \ram|Mux4~152_combout\,
	combout => \ram|Mux4~153_combout\);

-- Location: LCCOMB_X56_Y39_N30
\ram|Mux4~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~156_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~153_combout\ & (\ram|Mux4~155_combout\)) # (!\ram|Mux4~153_combout\ & ((\ram|Mux4~148_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux4~155_combout\,
	datac => \ram|Mux4~148_combout\,
	datad => \ram|Mux4~153_combout\,
	combout => \ram|Mux4~156_combout\);

-- Location: LCCOMB_X58_Y39_N14
\ram|s_Memoria[231][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[231][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[231][3]~feeder_combout\);

-- Location: FF_X58_Y39_N15
\ram|s_Memoria[231][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[231][3]~feeder_combout\,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][3]~q\);

-- Location: FF_X52_Y42_N1
\ram|s_Memoria[239][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][3]~q\);

-- Location: LCCOMB_X53_Y42_N30
\ram|s_Memoria[111][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[111][3]~feeder_combout\);

-- Location: FF_X53_Y42_N31
\ram|s_Memoria[111][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[111][3]~feeder_combout\,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][3]~q\);

-- Location: FF_X53_Y42_N5
\ram|s_Memoria[103][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][3]~q\);

-- Location: LCCOMB_X53_Y42_N4
\ram|Mux4~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~144_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[111][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[103][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[111][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[103][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~144_combout\);

-- Location: LCCOMB_X52_Y42_N0
\ram|Mux4~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~145_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~144_combout\ & ((\ram|s_Memoria[239][3]~q\))) # (!\ram|Mux4~144_combout\ & (\ram|s_Memoria[231][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[231][3]~q\,
	datac => \ram|s_Memoria[239][3]~q\,
	datad => \ram|Mux4~144_combout\,
	combout => \ram|Mux4~145_combout\);

-- Location: LCCOMB_X57_Y42_N4
\ram|s_Memoria[47][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[47][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[47][3]~feeder_combout\);

-- Location: FF_X57_Y42_N5
\ram|s_Memoria[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[47][3]~feeder_combout\,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][3]~q\);

-- Location: FF_X57_Y38_N11
\ram|s_Memoria[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][3]~q\);

-- Location: LCCOMB_X57_Y38_N10
\ram|Mux4~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~137_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[47][3]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[39][3]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[47][3]~q\,
	datac => \ram|s_Memoria[39][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux4~137_combout\);

-- Location: FF_X56_Y39_N5
\ram|s_Memoria[175][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][3]~q\);

-- Location: FF_X55_Y39_N31
\ram|s_Memoria[167][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][3]~q\);

-- Location: LCCOMB_X56_Y39_N4
\ram|Mux4~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~138_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~137_combout\ & (\ram|s_Memoria[175][3]~q\)) # (!\ram|Mux4~137_combout\ & ((\ram|s_Memoria[167][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux4~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux4~137_combout\,
	datac => \ram|s_Memoria[175][3]~q\,
	datad => \ram|s_Memoria[167][3]~q\,
	combout => \ram|Mux4~138_combout\);

-- Location: LCCOMB_X52_Y38_N16
\ram|s_Memoria[199][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[199][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[199][3]~feeder_combout\);

-- Location: FF_X52_Y38_N17
\ram|s_Memoria[199][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[199][3]~feeder_combout\,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][3]~q\);

-- Location: FF_X53_Y39_N21
\ram|s_Memoria[207][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][3]~q\);

-- Location: LCCOMB_X56_Y42_N4
\ram|s_Memoria[79][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[79][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[79][3]~feeder_combout\);

-- Location: FF_X56_Y42_N5
\ram|s_Memoria[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[79][3]~feeder_combout\,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][3]~q\);

-- Location: FF_X52_Y38_N7
\ram|s_Memoria[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][3]~q\);

-- Location: LCCOMB_X52_Y38_N6
\ram|Mux4~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~139_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[79][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[71][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[79][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[71][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~139_combout\);

-- Location: LCCOMB_X53_Y39_N20
\ram|Mux4~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~140_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~139_combout\ & ((\ram|s_Memoria[207][3]~q\))) # (!\ram|Mux4~139_combout\ & (\ram|s_Memoria[199][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[199][3]~q\,
	datac => \ram|s_Memoria[207][3]~q\,
	datad => \ram|Mux4~139_combout\,
	combout => \ram|Mux4~140_combout\);

-- Location: LCCOMB_X52_Y39_N6
\ram|s_Memoria[135][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[135][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[135][3]~feeder_combout\);

-- Location: FF_X52_Y39_N7
\ram|s_Memoria[135][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[135][3]~feeder_combout\,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][3]~q\);

-- Location: FF_X56_Y39_N11
\ram|s_Memoria[143][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][3]~q\);

-- Location: FF_X57_Y38_N1
\ram|s_Memoria[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][3]~q\);

-- Location: LCCOMB_X57_Y42_N26
\ram|s_Memoria[15][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[15][3]~feeder_combout\);

-- Location: FF_X57_Y42_N27
\ram|s_Memoria[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[15][3]~feeder_combout\,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][3]~q\);

-- Location: LCCOMB_X57_Y38_N0
\ram|Mux4~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~141_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[15][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[7][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[7][3]~q\,
	datad => \ram|s_Memoria[15][3]~q\,
	combout => \ram|Mux4~141_combout\);

-- Location: LCCOMB_X56_Y39_N10
\ram|Mux4~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~142_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~141_combout\ & ((\ram|s_Memoria[143][3]~q\))) # (!\ram|Mux4~141_combout\ & (\ram|s_Memoria[135][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[135][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[143][3]~q\,
	datad => \ram|Mux4~141_combout\,
	combout => \ram|Mux4~142_combout\);

-- Location: LCCOMB_X56_Y39_N12
\ram|Mux4~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~143_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux4~140_combout\)) # (!\addresscounter|adder|s_cntValue\(6) 
-- & ((\ram|Mux4~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux4~140_combout\,
	datad => \ram|Mux4~142_combout\,
	combout => \ram|Mux4~143_combout\);

-- Location: LCCOMB_X56_Y39_N2
\ram|Mux4~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~146_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~143_combout\ & (\ram|Mux4~145_combout\)) # (!\ram|Mux4~143_combout\ & ((\ram|Mux4~138_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux4~145_combout\,
	datac => \ram|Mux4~138_combout\,
	datad => \ram|Mux4~143_combout\,
	combout => \ram|Mux4~146_combout\);

-- Location: LCCOMB_X56_Y39_N20
\ram|Mux4~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~157_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux4~146_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux4~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~156_combout\,
	datad => \ram|Mux4~146_combout\,
	combout => \ram|Mux4~157_combout\);

-- Location: LCCOMB_X57_Y41_N20
\ram|s_Memoria[247][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[247][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[247][3]~feeder_combout\);

-- Location: FF_X57_Y41_N21
\ram|s_Memoria[247][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[247][3]~feeder_combout\,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][3]~q\);

-- Location: FF_X56_Y44_N7
\ram|s_Memoria[255][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][3]~q\);

-- Location: LCCOMB_X53_Y39_N6
\ram|s_Memoria[223][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[223][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[223][3]~feeder_combout\);

-- Location: FF_X53_Y39_N7
\ram|s_Memoria[223][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[223][3]~feeder_combout\,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][3]~q\);

-- Location: FF_X54_Y41_N1
\ram|s_Memoria[215][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][3]~q\);

-- Location: LCCOMB_X54_Y41_N0
\ram|Mux4~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~165_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[223][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[215][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[223][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[215][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~165_combout\);

-- Location: LCCOMB_X56_Y44_N6
\ram|Mux4~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~166_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~165_combout\ & ((\ram|s_Memoria[255][3]~q\))) # (!\ram|Mux4~165_combout\ & (\ram|s_Memoria[247][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[247][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[255][3]~q\,
	datad => \ram|Mux4~165_combout\,
	combout => \ram|Mux4~166_combout\);

-- Location: LCCOMB_X55_Y44_N26
\ram|s_Memoria[183][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[183][3]~feeder_combout\);

-- Location: FF_X55_Y44_N27
\ram|s_Memoria[183][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[183][3]~feeder_combout\,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][3]~q\);

-- Location: LCCOMB_X57_Y44_N10
\ram|s_Memoria[191][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[191][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[191][3]~feeder_combout\);

-- Location: FF_X57_Y44_N11
\ram|s_Memoria[191][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[191][3]~feeder_combout\,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][3]~q\);

-- Location: LCCOMB_X53_Y44_N24
\ram|s_Memoria[159][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[159][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[159][3]~feeder_combout\);

-- Location: FF_X53_Y44_N25
\ram|s_Memoria[159][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[159][3]~feeder_combout\,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][3]~q\);

-- Location: FF_X55_Y44_N29
\ram|s_Memoria[151][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][3]~q\);

-- Location: LCCOMB_X55_Y44_N28
\ram|Mux4~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~160_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[159][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[151][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[159][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[151][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~160_combout\);

-- Location: LCCOMB_X56_Y44_N12
\ram|Mux4~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~161_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~160_combout\ & ((\ram|s_Memoria[191][3]~q\))) # (!\ram|Mux4~160_combout\ & (\ram|s_Memoria[183][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[183][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[191][3]~q\,
	datad => \ram|Mux4~160_combout\,
	combout => \ram|Mux4~161_combout\);

-- Location: LCCOMB_X54_Y39_N10
\ram|s_Memoria[55][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[55][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[55][3]~feeder_combout\);

-- Location: FF_X54_Y39_N11
\ram|s_Memoria[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[55][3]~feeder_combout\,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][3]~q\);

-- Location: FF_X56_Y44_N23
\ram|s_Memoria[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][3]~q\);

-- Location: FF_X55_Y43_N5
\ram|s_Memoria[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][3]~q\);

-- Location: LCCOMB_X55_Y43_N10
\ram|s_Memoria[31][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[31][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[31][3]~feeder_combout\);

-- Location: FF_X55_Y43_N11
\ram|s_Memoria[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[31][3]~feeder_combout\,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][3]~q\);

-- Location: LCCOMB_X55_Y43_N4
\ram|Mux4~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~162_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|s_Memoria[31][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[23][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[23][3]~q\,
	datad => \ram|s_Memoria[31][3]~q\,
	combout => \ram|Mux4~162_combout\);

-- Location: LCCOMB_X56_Y44_N22
\ram|Mux4~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~163_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~162_combout\ & ((\ram|s_Memoria[63][3]~q\))) # (!\ram|Mux4~162_combout\ & (\ram|s_Memoria[55][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[55][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[63][3]~q\,
	datad => \ram|Mux4~162_combout\,
	combout => \ram|Mux4~163_combout\);

-- Location: LCCOMB_X56_Y44_N8
\ram|Mux4~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~164_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~161_combout\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~163_combout\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~161_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux4~163_combout\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux4~164_combout\);

-- Location: LCCOMB_X57_Y41_N14
\ram|s_Memoria[119][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[119][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[119][3]~feeder_combout\);

-- Location: FF_X57_Y41_N15
\ram|s_Memoria[119][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[119][3]~feeder_combout\,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][3]~q\);

-- Location: FF_X61_Y44_N27
\ram|s_Memoria[127][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][3]~q\);

-- Location: LCCOMB_X54_Y44_N14
\ram|s_Memoria[95][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[95][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[95][3]~feeder_combout\);

-- Location: FF_X54_Y44_N15
\ram|s_Memoria[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[95][3]~feeder_combout\,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][3]~q\);

-- Location: FF_X53_Y44_N15
\ram|s_Memoria[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][3]~q\);

-- Location: LCCOMB_X53_Y44_N14
\ram|Mux4~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~158_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[95][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[87][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[95][3]~q\,
	datac => \ram|s_Memoria[87][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~158_combout\);

-- Location: LCCOMB_X61_Y44_N26
\ram|Mux4~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~159_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~158_combout\ & ((\ram|s_Memoria[127][3]~q\))) # (!\ram|Mux4~158_combout\ & (\ram|s_Memoria[119][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[119][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[127][3]~q\,
	datad => \ram|Mux4~158_combout\,
	combout => \ram|Mux4~159_combout\);

-- Location: LCCOMB_X56_Y44_N16
\ram|Mux4~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~167_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~164_combout\ & (\ram|Mux4~166_combout\)) # (!\ram|Mux4~164_combout\ & ((\ram|Mux4~159_combout\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~166_combout\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux4~164_combout\,
	datad => \ram|Mux4~159_combout\,
	combout => \ram|Mux4~167_combout\);

-- Location: LCCOMB_X62_Y31_N14
\ram|Mux4~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~168_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~157_combout\ & ((\ram|Mux4~167_combout\))) # (!\ram|Mux4~157_combout\ & (\ram|Mux4~136_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~136_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~157_combout\,
	datad => \ram|Mux4~167_combout\,
	combout => \ram|Mux4~168_combout\);

-- Location: LCCOMB_X59_Y32_N30
\ram|s_Memoria[56][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[56][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[56][3]~feeder_combout\);

-- Location: FF_X59_Y32_N31
\ram|s_Memoria[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[56][3]~feeder_combout\,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][3]~q\);

-- Location: FF_X59_Y31_N1
\ram|s_Memoria[120][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][3]~q\);

-- Location: LCCOMB_X63_Y36_N22
\ram|s_Memoria[112][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[112][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[112][3]~feeder_combout\);

-- Location: FF_X63_Y36_N23
\ram|s_Memoria[112][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[112][3]~feeder_combout\,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][3]~q\);

-- Location: FF_X58_Y32_N7
\ram|s_Memoria[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][3]~q\);

-- Location: LCCOMB_X58_Y32_N6
\ram|Mux4~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~111_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[112][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[48][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[112][3]~q\,
	datac => \ram|s_Memoria[48][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux4~111_combout\);

-- Location: LCCOMB_X59_Y31_N0
\ram|Mux4~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~112_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~111_combout\ & ((\ram|s_Memoria[120][3]~q\))) # (!\ram|Mux4~111_combout\ & (\ram|s_Memoria[56][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[56][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[120][3]~q\,
	datad => \ram|Mux4~111_combout\,
	combout => \ram|Mux4~112_combout\);

-- Location: FF_X55_Y31_N19
\ram|s_Memoria[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][3]~q\);

-- Location: FF_X59_Y31_N23
\ram|s_Memoria[104][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][3]~q\);

-- Location: FF_X60_Y33_N17
\ram|s_Memoria[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][3]~q\);

-- Location: LCCOMB_X63_Y33_N14
\ram|s_Memoria[96][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[96][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[96][3]~feeder_combout\);

-- Location: FF_X63_Y33_N15
\ram|s_Memoria[96][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[96][3]~feeder_combout\,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][3]~q\);

-- Location: LCCOMB_X60_Y33_N16
\ram|Mux4~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~104_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3)) # ((\ram|s_Memoria[96][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[32][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[32][3]~q\,
	datad => \ram|s_Memoria[96][3]~q\,
	combout => \ram|Mux4~104_combout\);

-- Location: LCCOMB_X59_Y31_N22
\ram|Mux4~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~105_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~104_combout\ & ((\ram|s_Memoria[104][3]~q\))) # (!\ram|Mux4~104_combout\ & (\ram|s_Memoria[40][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[40][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[104][3]~q\,
	datad => \ram|Mux4~104_combout\,
	combout => \ram|Mux4~105_combout\);

-- Location: FF_X63_Y35_N27
\ram|s_Memoria[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][3]~q\);

-- Location: FF_X62_Y31_N23
\ram|s_Memoria[72][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][3]~q\);

-- Location: LCCOMB_X63_Y34_N2
\ram|s_Memoria[64][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[64][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[64][3]~feeder_combout\);

-- Location: FF_X63_Y34_N3
\ram|s_Memoria[64][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[64][3]~feeder_combout\,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][3]~q\);

-- Location: FF_X63_Y35_N17
\ram|s_Memoria[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][3]~q\);

-- Location: LCCOMB_X63_Y35_N16
\ram|Mux4~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~108_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[64][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[64][3]~q\,
	datac => \ram|s_Memoria[0][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux4~108_combout\);

-- Location: LCCOMB_X62_Y31_N22
\ram|Mux4~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~109_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~108_combout\ & ((\ram|s_Memoria[72][3]~q\))) # (!\ram|Mux4~108_combout\ & (\ram|s_Memoria[8][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[8][3]~q\,
	datac => \ram|s_Memoria[72][3]~q\,
	datad => \ram|Mux4~108_combout\,
	combout => \ram|Mux4~109_combout\);

-- Location: LCCOMB_X63_Y31_N28
\ram|s_Memoria[24][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[24][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[24][3]~feeder_combout\);

-- Location: FF_X63_Y31_N29
\ram|s_Memoria[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[24][3]~feeder_combout\,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][3]~q\);

-- Location: FF_X63_Y31_N23
\ram|s_Memoria[88][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][3]~q\);

-- Location: LCCOMB_X66_Y36_N30
\ram|s_Memoria[80][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[80][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[80][3]~feeder_combout\);

-- Location: FF_X66_Y36_N31
\ram|s_Memoria[80][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[80][3]~feeder_combout\,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][3]~q\);

-- Location: FF_X58_Y32_N13
\ram|s_Memoria[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][3]~q\);

-- Location: LCCOMB_X58_Y32_N12
\ram|Mux4~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~106_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[80][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[80][3]~q\,
	datac => \ram|s_Memoria[16][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux4~106_combout\);

-- Location: LCCOMB_X63_Y31_N22
\ram|Mux4~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~107_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~106_combout\ & ((\ram|s_Memoria[88][3]~q\))) # (!\ram|Mux4~106_combout\ & (\ram|s_Memoria[24][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[24][3]~q\,
	datac => \ram|s_Memoria[88][3]~q\,
	datad => \ram|Mux4~106_combout\,
	combout => \ram|Mux4~107_combout\);

-- Location: LCCOMB_X62_Y31_N16
\ram|Mux4~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~110_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux4~107_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux4~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux4~109_combout\,
	datad => \ram|Mux4~107_combout\,
	combout => \ram|Mux4~110_combout\);

-- Location: LCCOMB_X62_Y31_N2
\ram|Mux4~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~113_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~110_combout\ & (\ram|Mux4~112_combout\)) # (!\ram|Mux4~110_combout\ & ((\ram|Mux4~105_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~112_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux4~105_combout\,
	datad => \ram|Mux4~110_combout\,
	combout => \ram|Mux4~113_combout\);

-- Location: LCCOMB_X65_Y33_N10
\ram|s_Memoria[74][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[74][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[74][3]~feeder_combout\);

-- Location: FF_X65_Y33_N11
\ram|s_Memoria[74][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[74][3]~feeder_combout\,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][3]~q\);

-- Location: FF_X65_Y33_N29
\ram|s_Memoria[106][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][3]~q\);

-- Location: LCCOMB_X67_Y36_N0
\ram|s_Memoria[98][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[98][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[98][3]~feeder_combout\);

-- Location: FF_X67_Y36_N1
\ram|s_Memoria[98][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[98][3]~feeder_combout\,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][3]~q\);

-- Location: FF_X67_Y36_N31
\ram|s_Memoria[66][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][3]~q\);

-- Location: LCCOMB_X67_Y36_N30
\ram|Mux4~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~94_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[98][3]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[66][3]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[98][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[66][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~94_combout\);

-- Location: LCCOMB_X65_Y33_N28
\ram|Mux4~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~95_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~94_combout\ & ((\ram|s_Memoria[106][3]~q\))) # (!\ram|Mux4~94_combout\ & (\ram|s_Memoria[74][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[74][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[106][3]~q\,
	datad => \ram|Mux4~94_combout\,
	combout => \ram|Mux4~95_combout\);

-- Location: LCCOMB_X67_Y39_N28
\ram|s_Memoria[90][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[90][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[90][3]~feeder_combout\);

-- Location: FF_X67_Y39_N29
\ram|s_Memoria[90][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[90][3]~feeder_combout\,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][3]~q\);

-- Location: FF_X67_Y39_N15
\ram|s_Memoria[122][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][3]~q\);

-- Location: LCCOMB_X68_Y36_N30
\ram|s_Memoria[114][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[114][3]~feeder_combout\);

-- Location: FF_X68_Y36_N31
\ram|s_Memoria[114][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[114][3]~feeder_combout\,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][3]~q\);

-- Location: FF_X68_Y36_N1
\ram|s_Memoria[82][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][3]~q\);

-- Location: LCCOMB_X68_Y36_N0
\ram|Mux4~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~101_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[114][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[82][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[114][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[82][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux4~101_combout\);

-- Location: LCCOMB_X67_Y39_N14
\ram|Mux4~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~102_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~101_combout\ & ((\ram|s_Memoria[122][3]~q\))) # (!\ram|Mux4~101_combout\ & (\ram|s_Memoria[90][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[90][3]~q\,
	datac => \ram|s_Memoria[122][3]~q\,
	datad => \ram|Mux4~101_combout\,
	combout => \ram|Mux4~102_combout\);

-- Location: LCCOMB_X58_Y35_N20
\ram|s_Memoria[26][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[26][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[26][3]~feeder_combout\);

-- Location: FF_X58_Y35_N21
\ram|s_Memoria[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[26][3]~feeder_combout\,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][3]~q\);

-- Location: FF_X61_Y32_N29
\ram|s_Memoria[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][3]~q\);

-- Location: LCCOMB_X65_Y36_N24
\ram|s_Memoria[50][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[50][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[50][3]~feeder_combout\);

-- Location: FF_X65_Y36_N25
\ram|s_Memoria[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[50][3]~feeder_combout\,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][3]~q\);

-- Location: FF_X63_Y32_N25
\ram|s_Memoria[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][3]~q\);

-- Location: LCCOMB_X63_Y32_N24
\ram|Mux4~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~96_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[50][3]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[18][3]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[50][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[18][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~96_combout\);

-- Location: LCCOMB_X61_Y32_N28
\ram|Mux4~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~97_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~96_combout\ & ((\ram|s_Memoria[58][3]~q\))) # (!\ram|Mux4~96_combout\ & (\ram|s_Memoria[26][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[26][3]~q\,
	datac => \ram|s_Memoria[58][3]~q\,
	datad => \ram|Mux4~96_combout\,
	combout => \ram|Mux4~97_combout\);

-- Location: LCCOMB_X62_Y33_N10
\ram|s_Memoria[10][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[10][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[10][3]~feeder_combout\);

-- Location: FF_X62_Y33_N11
\ram|s_Memoria[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[10][3]~feeder_combout\,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][3]~q\);

-- Location: FF_X62_Y35_N21
\ram|s_Memoria[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][3]~q\);

-- Location: LCCOMB_X65_Y35_N0
\ram|s_Memoria[34][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[34][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[34][3]~feeder_combout\);

-- Location: FF_X65_Y35_N1
\ram|s_Memoria[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[34][3]~feeder_combout\,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][3]~q\);

-- Location: FF_X66_Y35_N15
\ram|s_Memoria[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][3]~q\);

-- Location: LCCOMB_X66_Y35_N14
\ram|Mux4~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~98_combout\ = (\addresscounter|adder|s_cntValue\(3) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[34][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[2][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[34][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[2][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux4~98_combout\);

-- Location: LCCOMB_X62_Y35_N20
\ram|Mux4~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~99_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~98_combout\ & ((\ram|s_Memoria[42][3]~q\))) # (!\ram|Mux4~98_combout\ & (\ram|s_Memoria[10][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[10][3]~q\,
	datac => \ram|s_Memoria[42][3]~q\,
	datad => \ram|Mux4~98_combout\,
	combout => \ram|Mux4~99_combout\);

-- Location: LCCOMB_X62_Y31_N10
\ram|Mux4~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~100_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux4~97_combout\)) # (!\addresscounter|adder|s_cntValue\(4) 
-- & ((\ram|Mux4~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~97_combout\,
	datad => \ram|Mux4~99_combout\,
	combout => \ram|Mux4~100_combout\);

-- Location: LCCOMB_X62_Y31_N20
\ram|Mux4~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~103_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~100_combout\ & ((\ram|Mux4~102_combout\))) # (!\ram|Mux4~100_combout\ & (\ram|Mux4~95_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux4~95_combout\,
	datac => \ram|Mux4~102_combout\,
	datad => \ram|Mux4~100_combout\,
	combout => \ram|Mux4~103_combout\);

-- Location: LCCOMB_X62_Y31_N28
\ram|Mux4~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~114_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7)) # (\ram|Mux4~103_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (\ram|Mux4~113_combout\ & (!\addresscounter|adder|s_cntValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux4~113_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux4~103_combout\,
	combout => \ram|Mux4~114_combout\);

-- Location: LCCOMB_X66_Y34_N22
\ram|s_Memoria[218][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[218][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[218][3]~feeder_combout\);

-- Location: FF_X66_Y34_N23
\ram|s_Memoria[218][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[218][3]~feeder_combout\,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][3]~q\);

-- Location: FF_X65_Y34_N21
\ram|s_Memoria[250][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][3]~q\);

-- Location: LCCOMB_X70_Y36_N6
\ram|s_Memoria[242][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[242][3]~feeder_combout\);

-- Location: FF_X70_Y36_N7
\ram|s_Memoria[242][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[242][3]~feeder_combout\,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][3]~q\);

-- Location: FF_X70_Y36_N25
\ram|s_Memoria[210][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][3]~q\);

-- Location: LCCOMB_X70_Y36_N24
\ram|Mux4~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~122_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[242][3]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[210][3]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[242][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[210][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~122_combout\);

-- Location: LCCOMB_X65_Y34_N20
\ram|Mux4~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~123_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~122_combout\ & ((\ram|s_Memoria[250][3]~q\))) # (!\ram|Mux4~122_combout\ & (\ram|s_Memoria[218][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[218][3]~q\,
	datac => \ram|s_Memoria[250][3]~q\,
	datad => \ram|Mux4~122_combout\,
	combout => \ram|Mux4~123_combout\);

-- Location: LCCOMB_X65_Y36_N26
\ram|s_Memoria[178][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[178][3]~feeder_combout\);

-- Location: FF_X65_Y36_N27
\ram|s_Memoria[178][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[178][3]~feeder_combout\,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][3]~q\);

-- Location: FF_X65_Y32_N29
\ram|s_Memoria[186][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][3]~q\);

-- Location: LCCOMB_X61_Y33_N16
\ram|s_Memoria[154][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[154][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[154][3]~feeder_combout\);

-- Location: FF_X61_Y33_N17
\ram|s_Memoria[154][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[154][3]~feeder_combout\,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][3]~q\);

-- Location: FF_X69_Y32_N29
\ram|s_Memoria[146][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][3]~q\);

-- Location: LCCOMB_X69_Y32_N28
\ram|Mux4~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~115_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[154][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[146][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[154][3]~q\,
	datac => \ram|s_Memoria[146][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~115_combout\);

-- Location: LCCOMB_X65_Y32_N28
\ram|Mux4~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~116_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~115_combout\ & ((\ram|s_Memoria[186][3]~q\))) # (!\ram|Mux4~115_combout\ & (\ram|s_Memoria[178][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[178][3]~q\,
	datac => \ram|s_Memoria[186][3]~q\,
	datad => \ram|Mux4~115_combout\,
	combout => \ram|Mux4~116_combout\);

-- Location: LCCOMB_X65_Y35_N26
\ram|s_Memoria[162][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[162][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[162][3]~feeder_combout\);

-- Location: FF_X65_Y35_N27
\ram|s_Memoria[162][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[162][3]~feeder_combout\,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][3]~q\);

-- Location: FF_X65_Y32_N19
\ram|s_Memoria[170][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][3]~q\);

-- Location: LCCOMB_X61_Y33_N14
\ram|s_Memoria[138][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[138][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[138][3]~feeder_combout\);

-- Location: FF_X61_Y33_N15
\ram|s_Memoria[138][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[138][3]~feeder_combout\,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][3]~q\);

-- Location: FF_X66_Y35_N21
\ram|s_Memoria[130][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][3]~q\);

-- Location: LCCOMB_X66_Y35_N20
\ram|Mux4~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~119_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[138][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[130][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[138][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|s_Memoria[130][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~119_combout\);

-- Location: LCCOMB_X65_Y32_N18
\ram|Mux4~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~120_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~119_combout\ & ((\ram|s_Memoria[170][3]~q\))) # (!\ram|Mux4~119_combout\ & (\ram|s_Memoria[162][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[162][3]~q\,
	datac => \ram|s_Memoria[170][3]~q\,
	datad => \ram|Mux4~119_combout\,
	combout => \ram|Mux4~120_combout\);

-- Location: LCCOMB_X67_Y34_N10
\ram|s_Memoria[226][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[226][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[226][3]~feeder_combout\);

-- Location: FF_X67_Y34_N11
\ram|s_Memoria[226][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[226][3]~feeder_combout\,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][3]~q\);

-- Location: FF_X65_Y34_N13
\ram|s_Memoria[234][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][3]~q\);

-- Location: LCCOMB_X67_Y34_N12
\ram|s_Memoria[194][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[194][3]~feeder_combout\);

-- Location: FF_X67_Y34_N13
\ram|s_Memoria[194][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[194][3]~feeder_combout\,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][3]~q\);

-- Location: FF_X66_Y34_N29
\ram|s_Memoria[202][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][3]~q\);

-- Location: LCCOMB_X66_Y34_N28
\ram|Mux4~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~117_combout\ = (\addresscounter|adder|s_cntValue\(5) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[202][3]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[194][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[194][3]~q\,
	datac => \ram|s_Memoria[202][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~117_combout\);

-- Location: LCCOMB_X65_Y34_N12
\ram|Mux4~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~118_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~117_combout\ & ((\ram|s_Memoria[234][3]~q\))) # (!\ram|Mux4~117_combout\ & (\ram|s_Memoria[226][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[226][3]~q\,
	datac => \ram|s_Memoria[234][3]~q\,
	datad => \ram|Mux4~117_combout\,
	combout => \ram|Mux4~118_combout\);

-- Location: LCCOMB_X65_Y34_N18
\ram|Mux4~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~121_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~118_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux4~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux4~120_combout\,
	datad => \ram|Mux4~118_combout\,
	combout => \ram|Mux4~121_combout\);

-- Location: LCCOMB_X65_Y34_N2
\ram|Mux4~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~124_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~121_combout\ & (\ram|Mux4~123_combout\)) # (!\ram|Mux4~121_combout\ & ((\ram|Mux4~116_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux4~123_combout\,
	datac => \ram|Mux4~116_combout\,
	datad => \ram|Mux4~121_combout\,
	combout => \ram|Mux4~124_combout\);

-- Location: LCCOMB_X61_Y30_N16
\ram|s_Memoria[184][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[184][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[184][3]~feeder_combout\);

-- Location: FF_X61_Y30_N17
\ram|s_Memoria[184][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[184][3]~feeder_combout\,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][3]~q\);

-- Location: FF_X61_Y30_N27
\ram|s_Memoria[248][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][3]~q\);

-- Location: LCCOMB_X63_Y36_N8
\ram|s_Memoria[240][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[240][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[240][3]~feeder_combout\);

-- Location: FF_X63_Y36_N9
\ram|s_Memoria[240][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[240][3]~feeder_combout\,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][3]~q\);

-- Location: FF_X62_Y32_N27
\ram|s_Memoria[176][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][3]~q\);

-- Location: LCCOMB_X62_Y32_N26
\ram|Mux4~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~91_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[240][3]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[176][3]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[240][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[176][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~91_combout\);

-- Location: LCCOMB_X61_Y30_N26
\ram|Mux4~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~92_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~91_combout\ & ((\ram|s_Memoria[248][3]~q\))) # (!\ram|Mux4~91_combout\ & (\ram|s_Memoria[184][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[184][3]~q\,
	datac => \ram|s_Memoria[248][3]~q\,
	datad => \ram|Mux4~91_combout\,
	combout => \ram|Mux4~92_combout\);

-- Location: LCCOMB_X62_Y30_N18
\ram|s_Memoria[136][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[136][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[136][3]~feeder_combout\);

-- Location: FF_X62_Y30_N19
\ram|s_Memoria[136][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[136][3]~feeder_combout\,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][3]~q\);

-- Location: FF_X62_Y30_N9
\ram|s_Memoria[200][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][3]~q\);

-- Location: LCCOMB_X63_Y34_N0
\ram|s_Memoria[192][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[192][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[192][3]~feeder_combout\);

-- Location: FF_X63_Y34_N1
\ram|s_Memoria[192][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[192][3]~feeder_combout\,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][3]~q\);

-- Location: FF_X63_Y37_N3
\ram|s_Memoria[128][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][3]~q\);

-- Location: LCCOMB_X63_Y37_N2
\ram|Mux4~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~88_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[192][3]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[128][3]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[192][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[128][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~88_combout\);

-- Location: LCCOMB_X62_Y30_N8
\ram|Mux4~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~89_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~88_combout\ & ((\ram|s_Memoria[200][3]~q\))) # (!\ram|Mux4~88_combout\ & (\ram|s_Memoria[136][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[136][3]~q\,
	datac => \ram|s_Memoria[200][3]~q\,
	datad => \ram|Mux4~88_combout\,
	combout => \ram|Mux4~89_combout\);

-- Location: LCCOMB_X60_Y30_N18
\ram|s_Memoria[168][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[168][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[168][3]~feeder_combout\);

-- Location: FF_X60_Y30_N19
\ram|s_Memoria[168][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[168][3]~feeder_combout\,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][3]~q\);

-- Location: FF_X60_Y30_N29
\ram|s_Memoria[232][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][3]~q\);

-- Location: LCCOMB_X63_Y33_N12
\ram|s_Memoria[224][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[224][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[224][3]~feeder_combout\);

-- Location: FF_X63_Y33_N13
\ram|s_Memoria[224][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[224][3]~feeder_combout\,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][3]~q\);

-- Location: FF_X60_Y35_N31
\ram|s_Memoria[160][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][3]~q\);

-- Location: LCCOMB_X60_Y35_N30
\ram|Mux4~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~86_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[224][3]~q\) # ((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[160][3]~q\ & !\addresscounter|adder|s_cntValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[224][3]~q\,
	datac => \ram|s_Memoria[160][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~86_combout\);

-- Location: LCCOMB_X60_Y30_N28
\ram|Mux4~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~87_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|Mux4~86_combout\ & ((\ram|s_Memoria[232][3]~q\))) # (!\ram|Mux4~86_combout\ & (\ram|s_Memoria[168][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|Mux4~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[168][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[232][3]~q\,
	datad => \ram|Mux4~86_combout\,
	combout => \ram|Mux4~87_combout\);

-- Location: LCCOMB_X61_Y30_N30
\ram|Mux4~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~90_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux4~87_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux4~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~89_combout\,
	datad => \ram|Mux4~87_combout\,
	combout => \ram|Mux4~90_combout\);

-- Location: LCCOMB_X60_Y38_N24
\ram|s_Memoria[216][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[216][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[216][3]~feeder_combout\);

-- Location: FF_X60_Y38_N25
\ram|s_Memoria[216][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[216][3]~feeder_combout\,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][3]~q\);

-- Location: FF_X66_Y36_N9
\ram|s_Memoria[208][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][3]~q\);

-- Location: LCCOMB_X61_Y34_N28
\ram|s_Memoria[152][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[152][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[152][3]~feeder_combout\);

-- Location: FF_X61_Y34_N29
\ram|s_Memoria[152][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[152][3]~feeder_combout\,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][3]~q\);

-- Location: FF_X62_Y32_N9
\ram|s_Memoria[144][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][3]~q\);

-- Location: LCCOMB_X62_Y32_N8
\ram|Mux4~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~84_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[152][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[144][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[152][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[144][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~84_combout\);

-- Location: LCCOMB_X66_Y36_N8
\ram|Mux4~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~85_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~84_combout\ & (\ram|s_Memoria[216][3]~q\)) # (!\ram|Mux4~84_combout\ & ((\ram|s_Memoria[208][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[216][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[208][3]~q\,
	datad => \ram|Mux4~84_combout\,
	combout => \ram|Mux4~85_combout\);

-- Location: LCCOMB_X61_Y30_N24
\ram|Mux4~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~93_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~90_combout\ & (\ram|Mux4~92_combout\)) # (!\ram|Mux4~90_combout\ & ((\ram|Mux4~85_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~92_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~90_combout\,
	datad => \ram|Mux4~85_combout\,
	combout => \ram|Mux4~93_combout\);

-- Location: LCCOMB_X62_Y31_N26
\ram|Mux4~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~125_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~114_combout\ & (\ram|Mux4~124_combout\)) # (!\ram|Mux4~114_combout\ & ((\ram|Mux4~93_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux4~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux4~114_combout\,
	datac => \ram|Mux4~124_combout\,
	datad => \ram|Mux4~93_combout\,
	combout => \ram|Mux4~125_combout\);

-- Location: FF_X53_Y32_N25
\ram|s_Memoria[243][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][3]~q\);

-- Location: FF_X58_Y31_N23
\ram|s_Memoria[251][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][3]~q\);

-- Location: LCCOMB_X53_Y30_N20
\ram|s_Memoria[123][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[123][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[123][3]~feeder_combout\);

-- Location: FF_X53_Y30_N21
\ram|s_Memoria[123][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[123][3]~feeder_combout\,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][3]~q\);

-- Location: FF_X57_Y32_N19
\ram|s_Memoria[115][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][3]~q\);

-- Location: LCCOMB_X57_Y32_N18
\ram|Mux4~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~80_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[123][3]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[115][3]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[123][3]~q\,
	datac => \ram|s_Memoria[115][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux4~80_combout\);

-- Location: LCCOMB_X58_Y31_N22
\ram|Mux4~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~81_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~80_combout\ & ((\ram|s_Memoria[251][3]~q\))) # (!\ram|Mux4~80_combout\ & (\ram|s_Memoria[243][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[243][3]~q\,
	datac => \ram|s_Memoria[251][3]~q\,
	datad => \ram|Mux4~80_combout\,
	combout => \ram|Mux4~81_combout\);

-- Location: LCCOMB_X53_Y32_N14
\ram|s_Memoria[211][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[211][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[211][3]~feeder_combout\);

-- Location: FF_X53_Y32_N15
\ram|s_Memoria[211][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[211][3]~feeder_combout\,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][3]~q\);

-- Location: LCCOMB_X55_Y31_N8
\ram|s_Memoria[219][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[219][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[219][3]~feeder_combout\);

-- Location: FF_X55_Y31_N9
\ram|s_Memoria[219][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[219][3]~feeder_combout\,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][3]~q\);

-- Location: LCCOMB_X54_Y33_N14
\ram|s_Memoria[91][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[91][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[91][3]~feeder_combout\);

-- Location: FF_X54_Y33_N15
\ram|s_Memoria[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[91][3]~feeder_combout\,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][3]~q\);

-- Location: FF_X54_Y31_N25
\ram|s_Memoria[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][3]~q\);

-- Location: LCCOMB_X54_Y31_N24
\ram|Mux4~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~75_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[91][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[83][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[91][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[83][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~75_combout\);

-- Location: LCCOMB_X54_Y31_N14
\ram|Mux4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~76_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~75_combout\ & ((\ram|s_Memoria[219][3]~q\))) # (!\ram|Mux4~75_combout\ & (\ram|s_Memoria[211][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[211][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[219][3]~q\,
	datad => \ram|Mux4~75_combout\,
	combout => \ram|Mux4~76_combout\);

-- Location: LCCOMB_X53_Y35_N4
\ram|s_Memoria[209][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[209][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[209][3]~feeder_combout\);

-- Location: FF_X53_Y35_N5
\ram|s_Memoria[209][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[209][3]~feeder_combout\,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][3]~q\);

-- Location: FF_X57_Y31_N3
\ram|s_Memoria[217][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][3]~q\);

-- Location: LCCOMB_X59_Y35_N2
\ram|s_Memoria[89][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[89][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[89][3]~feeder_combout\);

-- Location: FF_X59_Y35_N3
\ram|s_Memoria[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[89][3]~feeder_combout\,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][3]~q\);

-- Location: FF_X53_Y35_N11
\ram|s_Memoria[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][3]~q\);

-- Location: LCCOMB_X53_Y35_N10
\ram|Mux4~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~77_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[89][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[81][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[89][3]~q\,
	datac => \ram|s_Memoria[81][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~77_combout\);

-- Location: LCCOMB_X57_Y31_N2
\ram|Mux4~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~78_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~77_combout\ & ((\ram|s_Memoria[217][3]~q\))) # (!\ram|Mux4~77_combout\ & (\ram|s_Memoria[209][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[209][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[217][3]~q\,
	datad => \ram|Mux4~77_combout\,
	combout => \ram|Mux4~78_combout\);

-- Location: LCCOMB_X57_Y31_N8
\ram|Mux4~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~79_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|Mux4~76_combout\)) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\ram|Mux4~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux4~76_combout\,
	datad => \ram|Mux4~78_combout\,
	combout => \ram|Mux4~79_combout\);

-- Location: LCCOMB_X50_Y36_N28
\ram|s_Memoria[241][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[241][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[241][3]~feeder_combout\);

-- Location: FF_X50_Y36_N29
\ram|s_Memoria[241][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[241][3]~feeder_combout\,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][3]~q\);

-- Location: FF_X50_Y32_N31
\ram|s_Memoria[249][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][3]~q\);

-- Location: LCCOMB_X49_Y39_N28
\ram|s_Memoria[121][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[121][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[121][3]~feeder_combout\);

-- Location: FF_X49_Y39_N29
\ram|s_Memoria[121][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[121][3]~feeder_combout\,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][3]~q\);

-- Location: FF_X50_Y36_N15
\ram|s_Memoria[113][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][3]~q\);

-- Location: LCCOMB_X50_Y36_N14
\ram|Mux4~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~73_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[121][3]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[113][3]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[121][3]~q\,
	datac => \ram|s_Memoria[113][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux4~73_combout\);

-- Location: LCCOMB_X50_Y32_N30
\ram|Mux4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~74_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~73_combout\ & ((\ram|s_Memoria[249][3]~q\))) # (!\ram|Mux4~73_combout\ & (\ram|s_Memoria[241][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[241][3]~q\,
	datac => \ram|s_Memoria[249][3]~q\,
	datad => \ram|Mux4~73_combout\,
	combout => \ram|Mux4~74_combout\);

-- Location: LCCOMB_X57_Y31_N6
\ram|Mux4~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~82_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~79_combout\ & (\ram|Mux4~81_combout\)) # (!\ram|Mux4~79_combout\ & ((\ram|Mux4~74_combout\))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux4~81_combout\,
	datac => \ram|Mux4~79_combout\,
	datad => \ram|Mux4~74_combout\,
	combout => \ram|Mux4~82_combout\);

-- Location: LCCOMB_X50_Y35_N28
\ram|s_Memoria[35][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[35][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[35][3]~feeder_combout\);

-- Location: FF_X50_Y35_N29
\ram|s_Memoria[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[35][3]~feeder_combout\,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][3]~q\);

-- Location: FF_X56_Y33_N17
\ram|s_Memoria[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][3]~q\);

-- Location: LCCOMB_X54_Y34_N22
\ram|s_Memoria[41][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[41][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[41][3]~feeder_combout\);

-- Location: FF_X54_Y34_N23
\ram|s_Memoria[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[41][3]~feeder_combout\,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][3]~q\);

-- Location: FF_X52_Y37_N11
\ram|s_Memoria[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][3]~q\);

-- Location: LCCOMB_X52_Y37_N10
\ram|Mux4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~64_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[41][3]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[33][3]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[41][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[33][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux4~64_combout\);

-- Location: LCCOMB_X56_Y33_N16
\ram|Mux4~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~65_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~64_combout\ & ((\ram|s_Memoria[43][3]~q\))) # (!\ram|Mux4~64_combout\ & (\ram|s_Memoria[35][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[35][3]~q\,
	datac => \ram|s_Memoria[43][3]~q\,
	datad => \ram|Mux4~64_combout\,
	combout => \ram|Mux4~65_combout\);

-- Location: LCCOMB_X55_Y34_N12
\ram|s_Memoria[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[3][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[3][3]~feeder_combout\);

-- Location: FF_X55_Y34_N13
\ram|s_Memoria[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[3][3]~feeder_combout\,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][3]~q\);

-- Location: FF_X53_Y33_N19
\ram|s_Memoria[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][3]~q\);

-- Location: LCCOMB_X56_Y35_N22
\ram|s_Memoria[9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[9][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[9][3]~feeder_combout\);

-- Location: FF_X56_Y35_N23
\ram|s_Memoria[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[9][3]~feeder_combout\,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][3]~q\);

-- Location: FF_X52_Y37_N1
\ram|s_Memoria[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][3]~q\);

-- Location: LCCOMB_X52_Y37_N0
\ram|Mux4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~66_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[9][3]~q\) # ((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[1][3]~q\ & !\addresscounter|adder|s_cntValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[9][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[1][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux4~66_combout\);

-- Location: LCCOMB_X53_Y33_N18
\ram|Mux4~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~67_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~66_combout\ & ((\ram|s_Memoria[11][3]~q\))) # (!\ram|Mux4~66_combout\ & (\ram|s_Memoria[3][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[3][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[11][3]~q\,
	datad => \ram|Mux4~66_combout\,
	combout => \ram|Mux4~67_combout\);

-- Location: LCCOMB_X62_Y31_N18
\ram|Mux4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~68_combout\ = (\addresscounter|adder|s_cntValue\(7) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|Mux4~65_combout\)) # (!\addresscounter|adder|s_cntValue\(5) & 
-- ((\ram|Mux4~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux4~65_combout\,
	datad => \ram|Mux4~67_combout\,
	combout => \ram|Mux4~68_combout\);

-- Location: LCCOMB_X55_Y34_N2
\ram|s_Memoria[131][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[131][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[131][3]~feeder_combout\);

-- Location: FF_X55_Y34_N3
\ram|s_Memoria[131][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[131][3]~feeder_combout\,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][3]~q\);

-- Location: FF_X54_Y36_N31
\ram|s_Memoria[139][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][3]~q\);

-- Location: LCCOMB_X56_Y30_N28
\ram|s_Memoria[137][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[137][3]~feeder_combout\);

-- Location: FF_X56_Y30_N29
\ram|s_Memoria[137][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[137][3]~feeder_combout\,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][3]~q\);

-- Location: FF_X49_Y36_N11
\ram|s_Memoria[129][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][3]~q\);

-- Location: LCCOMB_X49_Y36_N10
\ram|Mux4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~62_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[137][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[129][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[137][3]~q\,
	datac => \ram|s_Memoria[129][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~62_combout\);

-- Location: LCCOMB_X54_Y36_N30
\ram|Mux4~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~63_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~62_combout\ & ((\ram|s_Memoria[139][3]~q\))) # (!\ram|Mux4~62_combout\ & (\ram|s_Memoria[131][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[131][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[139][3]~q\,
	datad => \ram|Mux4~62_combout\,
	combout => \ram|Mux4~63_combout\);

-- Location: LCCOMB_X57_Y33_N14
\ram|s_Memoria[163][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[163][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[163][3]~feeder_combout\);

-- Location: FF_X57_Y33_N15
\ram|s_Memoria[163][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[163][3]~feeder_combout\,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][3]~q\);

-- Location: FF_X57_Y30_N27
\ram|s_Memoria[171][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][3]~q\);

-- Location: LCCOMB_X50_Y34_N22
\ram|s_Memoria[169][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[169][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[169][3]~feeder_combout\);

-- Location: FF_X50_Y34_N23
\ram|s_Memoria[169][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[169][3]~feeder_combout\,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][3]~q\);

-- Location: FF_X50_Y34_N25
\ram|s_Memoria[161][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][3]~q\);

-- Location: LCCOMB_X50_Y34_N24
\ram|Mux4~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~69_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[169][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[161][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[169][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[161][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~69_combout\);

-- Location: LCCOMB_X57_Y30_N26
\ram|Mux4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~70_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~69_combout\ & ((\ram|s_Memoria[171][3]~q\))) # (!\ram|Mux4~69_combout\ & (\ram|s_Memoria[163][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[163][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[171][3]~q\,
	datad => \ram|Mux4~69_combout\,
	combout => \ram|Mux4~70_combout\);

-- Location: LCCOMB_X62_Y31_N4
\ram|Mux4~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~71_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~68_combout\ & ((\ram|Mux4~70_combout\))) # (!\ram|Mux4~68_combout\ & (\ram|Mux4~63_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux4~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|Mux4~68_combout\,
	datac => \ram|Mux4~63_combout\,
	datad => \ram|Mux4~70_combout\,
	combout => \ram|Mux4~71_combout\);

-- Location: LCCOMB_X56_Y33_N22
\ram|s_Memoria[107][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[107][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[107][3]~feeder_combout\);

-- Location: FF_X56_Y33_N23
\ram|s_Memoria[107][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[107][3]~feeder_combout\,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][3]~q\);

-- Location: LCCOMB_X56_Y32_N30
\ram|s_Memoria[99][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[99][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[99][3]~feeder_combout\);

-- Location: FF_X56_Y32_N31
\ram|s_Memoria[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[99][3]~feeder_combout\,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][3]~q\);

-- Location: LCCOMB_X57_Y31_N12
\ram|Mux4~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~59_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[107][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[99][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[107][3]~q\,
	datab => \ram|s_Memoria[99][3]~q\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~59_combout\);

-- Location: LCCOMB_X60_Y32_N0
\ram|s_Memoria[227][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[227][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[227][3]~feeder_combout\);

-- Location: FF_X60_Y32_N1
\ram|s_Memoria[227][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[227][3]~feeder_combout\,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][3]~q\);

-- Location: FF_X58_Y31_N9
\ram|s_Memoria[235][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][3]~q\);

-- Location: LCCOMB_X58_Y31_N8
\ram|Mux4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~60_combout\ = (\ram|Mux4~59_combout\ & (((\ram|s_Memoria[235][3]~q\) # (!\addresscounter|adder|s_cntValue\(7))))) # (!\ram|Mux4~59_combout\ & (\ram|s_Memoria[227][3]~q\ & ((\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~59_combout\,
	datab => \ram|s_Memoria[227][3]~q\,
	datac => \ram|s_Memoria[235][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux4~60_combout\);

-- Location: LCCOMB_X60_Y32_N26
\ram|s_Memoria[195][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[195][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[195][3]~feeder_combout\);

-- Location: FF_X60_Y32_N27
\ram|s_Memoria[195][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[195][3]~feeder_combout\,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][3]~q\);

-- Location: FF_X56_Y31_N19
\ram|s_Memoria[203][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][3]~q\);

-- Location: FF_X55_Y37_N9
\ram|s_Memoria[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][3]~q\);

-- Location: LCCOMB_X53_Y33_N20
\ram|s_Memoria[75][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[75][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[75][3]~feeder_combout\);

-- Location: FF_X53_Y33_N21
\ram|s_Memoria[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[75][3]~feeder_combout\,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][3]~q\);

-- Location: LCCOMB_X55_Y37_N8
\ram|Mux4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~52_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|s_Memoria[75][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[67][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[67][3]~q\,
	datad => \ram|s_Memoria[75][3]~q\,
	combout => \ram|Mux4~52_combout\);

-- Location: LCCOMB_X56_Y31_N18
\ram|Mux4~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~53_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~52_combout\ & ((\ram|s_Memoria[203][3]~q\))) # (!\ram|Mux4~52_combout\ & (\ram|s_Memoria[195][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[195][3]~q\,
	datac => \ram|s_Memoria[203][3]~q\,
	datad => \ram|Mux4~52_combout\,
	combout => \ram|Mux4~53_combout\);

-- Location: LCCOMB_X52_Y35_N26
\ram|s_Memoria[193][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[193][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[193][3]~feeder_combout\);

-- Location: FF_X52_Y35_N27
\ram|s_Memoria[193][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[193][3]~feeder_combout\,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][3]~q\);

-- Location: FF_X61_Y35_N29
\ram|s_Memoria[201][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][3]~q\);

-- Location: LCCOMB_X59_Y35_N0
\ram|s_Memoria[73][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[73][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[73][3]~feeder_combout\);

-- Location: FF_X59_Y35_N1
\ram|s_Memoria[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[73][3]~feeder_combout\,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][3]~q\);

-- Location: FF_X52_Y35_N21
\ram|s_Memoria[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][3]~q\);

-- Location: LCCOMB_X52_Y35_N20
\ram|Mux4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~56_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[73][3]~q\) # ((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[65][3]~q\ & !\addresscounter|adder|s_cntValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[73][3]~q\,
	datac => \ram|s_Memoria[65][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux4~56_combout\);

-- Location: LCCOMB_X61_Y35_N28
\ram|Mux4~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~57_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~56_combout\ & ((\ram|s_Memoria[201][3]~q\))) # (!\ram|Mux4~56_combout\ & (\ram|s_Memoria[193][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[193][3]~q\,
	datac => \ram|s_Memoria[201][3]~q\,
	datad => \ram|Mux4~56_combout\,
	combout => \ram|Mux4~57_combout\);

-- Location: LCCOMB_X52_Y36_N2
\ram|s_Memoria[225][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[225][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[225][3]~feeder_combout\);

-- Location: FF_X52_Y36_N3
\ram|s_Memoria[225][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[225][3]~feeder_combout\,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][3]~q\);

-- Location: FF_X59_Y30_N1
\ram|s_Memoria[233][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][3]~q\);

-- Location: LCCOMB_X55_Y30_N2
\ram|s_Memoria[105][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[105][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[105][3]~feeder_combout\);

-- Location: FF_X55_Y30_N3
\ram|s_Memoria[105][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[105][3]~feeder_combout\,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][3]~q\);

-- Location: FF_X52_Y36_N17
\ram|s_Memoria[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][3]~q\);

-- Location: LCCOMB_X52_Y36_N16
\ram|Mux4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~54_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[105][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[97][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[105][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[97][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~54_combout\);

-- Location: LCCOMB_X59_Y30_N0
\ram|Mux4~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~55_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~54_combout\ & ((\ram|s_Memoria[233][3]~q\))) # (!\ram|Mux4~54_combout\ & (\ram|s_Memoria[225][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[225][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[233][3]~q\,
	datad => \ram|Mux4~54_combout\,
	combout => \ram|Mux4~55_combout\);

-- Location: LCCOMB_X62_Y31_N6
\ram|Mux4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~58_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(5))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~55_combout\))) # (!\addresscounter|adder|s_cntValue\(5) 
-- & (\ram|Mux4~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux4~57_combout\,
	datad => \ram|Mux4~55_combout\,
	combout => \ram|Mux4~58_combout\);

-- Location: LCCOMB_X62_Y31_N0
\ram|Mux4~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~61_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~58_combout\ & (\ram|Mux4~60_combout\)) # (!\ram|Mux4~58_combout\ & ((\ram|Mux4~53_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux4~60_combout\,
	datac => \ram|Mux4~53_combout\,
	datad => \ram|Mux4~58_combout\,
	combout => \ram|Mux4~61_combout\);

-- Location: LCCOMB_X62_Y31_N30
\ram|Mux4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~72_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux4~61_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux4~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~71_combout\,
	datad => \ram|Mux4~61_combout\,
	combout => \ram|Mux4~72_combout\);

-- Location: LCCOMB_X50_Y37_N24
\ram|s_Memoria[179][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[179][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[179][3]~feeder_combout\);

-- Location: FF_X50_Y37_N25
\ram|s_Memoria[179][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[179][3]~feeder_combout\,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][3]~q\);

-- Location: FF_X50_Y32_N21
\ram|s_Memoria[187][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][3]~q\);

-- Location: LCCOMB_X58_Y30_N8
\ram|s_Memoria[185][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[185][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[185][3]~feeder_combout\);

-- Location: FF_X58_Y30_N9
\ram|s_Memoria[185][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[185][3]~feeder_combout\,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][3]~q\);

-- Location: FF_X52_Y32_N17
\ram|s_Memoria[177][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][3]~q\);

-- Location: LCCOMB_X52_Y32_N16
\ram|Mux4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~49_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[185][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[177][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[185][3]~q\,
	datac => \ram|s_Memoria[177][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~49_combout\);

-- Location: LCCOMB_X50_Y32_N20
\ram|Mux4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~50_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~49_combout\ & ((\ram|s_Memoria[187][3]~q\))) # (!\ram|Mux4~49_combout\ & (\ram|s_Memoria[179][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[179][3]~q\,
	datac => \ram|s_Memoria[187][3]~q\,
	datad => \ram|Mux4~49_combout\,
	combout => \ram|Mux4~50_combout\);

-- Location: LCCOMB_X55_Y33_N12
\ram|s_Memoria[155][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[155][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[155][3]~feeder_combout\);

-- Location: FF_X55_Y33_N13
\ram|s_Memoria[155][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[155][3]~feeder_combout\,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][3]~q\);

-- Location: FF_X55_Y32_N27
\ram|s_Memoria[147][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][3]~q\);

-- Location: FF_X52_Y34_N31
\ram|s_Memoria[145][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][3]~q\);

-- Location: LCCOMB_X56_Y30_N26
\ram|s_Memoria[153][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[153][3]~feeder_combout\);

-- Location: FF_X56_Y30_N27
\ram|s_Memoria[153][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[153][3]~feeder_combout\,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][3]~q\);

-- Location: LCCOMB_X52_Y34_N30
\ram|Mux4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~42_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[153][3]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[145][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[145][3]~q\,
	datad => \ram|s_Memoria[153][3]~q\,
	combout => \ram|Mux4~42_combout\);

-- Location: LCCOMB_X55_Y32_N26
\ram|Mux4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~43_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~42_combout\ & (\ram|s_Memoria[155][3]~q\)) # (!\ram|Mux4~42_combout\ & ((\ram|s_Memoria[147][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[155][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[147][3]~q\,
	datad => \ram|Mux4~42_combout\,
	combout => \ram|Mux4~43_combout\);

-- Location: LCCOMB_X54_Y35_N24
\ram|s_Memoria[19][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[19][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[19][3]~feeder_combout\);

-- Location: FF_X54_Y35_N25
\ram|s_Memoria[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[19][3]~feeder_combout\,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][3]~q\);

-- Location: FF_X54_Y33_N29
\ram|s_Memoria[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][3]~q\);

-- Location: LCCOMB_X56_Y35_N4
\ram|s_Memoria[25][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[25][3]~feeder_combout\);

-- Location: FF_X56_Y35_N5
\ram|s_Memoria[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[25][3]~feeder_combout\,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][3]~q\);

-- Location: FF_X50_Y33_N7
\ram|s_Memoria[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][3]~q\);

-- Location: LCCOMB_X50_Y33_N6
\ram|Mux4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~46_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[25][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[25][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[17][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~46_combout\);

-- Location: LCCOMB_X54_Y33_N28
\ram|Mux4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~47_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~46_combout\ & ((\ram|s_Memoria[27][3]~q\))) # (!\ram|Mux4~46_combout\ & (\ram|s_Memoria[19][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[19][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[27][3]~q\,
	datad => \ram|Mux4~46_combout\,
	combout => \ram|Mux4~47_combout\);

-- Location: LCCOMB_X53_Y34_N30
\ram|s_Memoria[51][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[51][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[51][3]~feeder_combout\);

-- Location: FF_X53_Y34_N31
\ram|s_Memoria[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[51][3]~feeder_combout\,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][3]~q\);

-- Location: FF_X52_Y33_N1
\ram|s_Memoria[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][3]~q\);

-- Location: LCCOMB_X54_Y34_N28
\ram|s_Memoria[57][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[57][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[57][3]~feeder_combout\);

-- Location: FF_X54_Y34_N29
\ram|s_Memoria[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[57][3]~feeder_combout\,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][3]~q\);

-- Location: FF_X50_Y33_N29
\ram|s_Memoria[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][3]~q\);

-- Location: LCCOMB_X50_Y33_N28
\ram|Mux4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~44_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[57][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[49][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[57][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[49][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~44_combout\);

-- Location: LCCOMB_X52_Y33_N0
\ram|Mux4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~45_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~44_combout\ & ((\ram|s_Memoria[59][3]~q\))) # (!\ram|Mux4~44_combout\ & (\ram|s_Memoria[51][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|s_Memoria[51][3]~q\,
	datac => \ram|s_Memoria[59][3]~q\,
	datad => \ram|Mux4~44_combout\,
	combout => \ram|Mux4~45_combout\);

-- Location: LCCOMB_X55_Y32_N20
\ram|Mux4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~48_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux4~45_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux4~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux4~47_combout\,
	datad => \ram|Mux4~45_combout\,
	combout => \ram|Mux4~48_combout\);

-- Location: LCCOMB_X55_Y32_N30
\ram|Mux4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~51_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~48_combout\ & (\ram|Mux4~50_combout\)) # (!\ram|Mux4~48_combout\ & ((\ram|Mux4~43_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux4~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~50_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux4~43_combout\,
	datad => \ram|Mux4~48_combout\,
	combout => \ram|Mux4~51_combout\);

-- Location: LCCOMB_X62_Y31_N24
\ram|Mux4~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~83_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~72_combout\ & (\ram|Mux4~82_combout\)) # (!\ram|Mux4~72_combout\ & ((\ram|Mux4~51_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~82_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~72_combout\,
	datad => \ram|Mux4~51_combout\,
	combout => \ram|Mux4~83_combout\);

-- Location: LCCOMB_X62_Y31_N8
\ram|Mux4~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~126_combout\ = (\addresscounter|adder|s_cntValue\(2) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(2) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux4~83_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|Mux4~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|Mux4~125_combout\,
	datad => \ram|Mux4~83_combout\,
	combout => \ram|Mux4~126_combout\);

-- Location: LCCOMB_X61_Y45_N6
\ram|s_Memoria[116][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[116][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[116][3]~feeder_combout\);

-- Location: FF_X61_Y45_N7
\ram|s_Memoria[116][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[116][3]~feeder_combout\,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][3]~q\);

-- Location: FF_X62_Y44_N23
\ram|s_Memoria[124][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][3]~q\);

-- Location: LCCOMB_X65_Y40_N24
\ram|s_Memoria[60][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[60][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[60][3]~feeder_combout\);

-- Location: FF_X65_Y40_N25
\ram|s_Memoria[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[60][3]~feeder_combout\,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][3]~q\);

-- Location: FF_X58_Y40_N31
\ram|s_Memoria[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][3]~q\);

-- Location: LCCOMB_X58_Y40_N30
\ram|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~0_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[60][3]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[52][3]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[60][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[52][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux4~0_combout\);

-- Location: LCCOMB_X62_Y44_N22
\ram|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~1_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~0_combout\ & ((\ram|s_Memoria[124][3]~q\))) # (!\ram|Mux4~0_combout\ & (\ram|s_Memoria[116][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[116][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[124][3]~q\,
	datad => \ram|Mux4~0_combout\,
	combout => \ram|Mux4~1_combout\);

-- Location: LCCOMB_X61_Y44_N0
\ram|s_Memoria[126][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[126][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[126][3]~feeder_combout\);

-- Location: FF_X61_Y44_N1
\ram|s_Memoria[126][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[126][3]~feeder_combout\,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][3]~q\);

-- Location: FF_X62_Y41_N27
\ram|s_Memoria[118][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][3]~q\);

-- Location: FF_X62_Y35_N23
\ram|s_Memoria[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][3]~q\);

-- Location: LCCOMB_X58_Y44_N6
\ram|s_Memoria[62][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[62][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[62][3]~feeder_combout\);

-- Location: FF_X58_Y44_N7
\ram|s_Memoria[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[62][3]~feeder_combout\,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][3]~q\);

-- Location: LCCOMB_X62_Y35_N22
\ram|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~7_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|s_Memoria[62][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[54][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[54][3]~q\,
	datad => \ram|s_Memoria[62][3]~q\,
	combout => \ram|Mux4~7_combout\);

-- Location: LCCOMB_X62_Y41_N26
\ram|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~8_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~7_combout\ & (\ram|s_Memoria[126][3]~q\)) # (!\ram|Mux4~7_combout\ & ((\ram|s_Memoria[118][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[126][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[118][3]~q\,
	datad => \ram|Mux4~7_combout\,
	combout => \ram|Mux4~8_combout\);

-- Location: LCCOMB_X63_Y38_N10
\ram|s_Memoria[100][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[100][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[100][3]~feeder_combout\);

-- Location: FF_X63_Y38_N11
\ram|s_Memoria[100][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[100][3]~feeder_combout\,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][3]~q\);

-- Location: FF_X63_Y42_N7
\ram|s_Memoria[108][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][3]~q\);

-- Location: FF_X59_Y40_N11
\ram|s_Memoria[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][3]~q\);

-- Location: LCCOMB_X65_Y40_N22
\ram|s_Memoria[44][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[44][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[44][3]~feeder_combout\);

-- Location: FF_X65_Y40_N23
\ram|s_Memoria[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[44][3]~feeder_combout\,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][3]~q\);

-- Location: LCCOMB_X59_Y40_N10
\ram|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~4_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[44][3]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[36][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[36][3]~q\,
	datad => \ram|s_Memoria[44][3]~q\,
	combout => \ram|Mux4~4_combout\);

-- Location: LCCOMB_X63_Y42_N6
\ram|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~5_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~4_combout\ & ((\ram|s_Memoria[108][3]~q\))) # (!\ram|Mux4~4_combout\ & (\ram|s_Memoria[100][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[100][3]~q\,
	datac => \ram|s_Memoria[108][3]~q\,
	datad => \ram|Mux4~4_combout\,
	combout => \ram|Mux4~5_combout\);

-- Location: LCCOMB_X62_Y42_N28
\ram|s_Memoria[102][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[102][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[102][3]~feeder_combout\);

-- Location: FF_X62_Y42_N29
\ram|s_Memoria[102][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[102][3]~feeder_combout\,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][3]~q\);

-- Location: FF_X60_Y42_N23
\ram|s_Memoria[110][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][3]~q\);

-- Location: LCCOMB_X55_Y42_N2
\ram|s_Memoria[46][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[46][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[46][3]~feeder_combout\);

-- Location: FF_X55_Y42_N3
\ram|s_Memoria[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[46][3]~feeder_combout\,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][3]~q\);

-- Location: FF_X54_Y38_N9
\ram|s_Memoria[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][3]~q\);

-- Location: LCCOMB_X54_Y38_N8
\ram|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~2_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[46][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[38][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[46][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[38][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~2_combout\);

-- Location: LCCOMB_X60_Y42_N22
\ram|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~3_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~2_combout\ & ((\ram|s_Memoria[110][3]~q\))) # (!\ram|Mux4~2_combout\ & (\ram|s_Memoria[102][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[102][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[110][3]~q\,
	datad => \ram|Mux4~2_combout\,
	combout => \ram|Mux4~3_combout\);

-- Location: LCCOMB_X63_Y42_N12
\ram|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~6_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(4)) # (\ram|Mux4~3_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (\ram|Mux4~5_combout\ & (!\addresscounter|adder|s_cntValue\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~5_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux4~3_combout\,
	combout => \ram|Mux4~6_combout\);

-- Location: LCCOMB_X63_Y42_N10
\ram|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~9_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~6_combout\ & ((\ram|Mux4~8_combout\))) # (!\ram|Mux4~6_combout\ & (\ram|Mux4~1_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~1_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux4~8_combout\,
	datad => \ram|Mux4~6_combout\,
	combout => \ram|Mux4~9_combout\);

-- Location: LCCOMB_X65_Y42_N18
\ram|s_Memoria[246][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[246][3]~feeder_combout\);

-- Location: FF_X65_Y42_N19
\ram|s_Memoria[246][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[246][3]~feeder_combout\,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][3]~q\);

-- Location: FF_X65_Y37_N1
\ram|s_Memoria[254][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][3]~q\);

-- Location: FF_X65_Y37_N11
\ram|s_Memoria[230][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][3]~q\);

-- Location: LCCOMB_X61_Y41_N6
\ram|s_Memoria[238][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[238][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[238][3]~feeder_combout\);

-- Location: FF_X61_Y41_N7
\ram|s_Memoria[238][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[238][3]~feeder_combout\,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][3]~q\);

-- Location: LCCOMB_X65_Y37_N10
\ram|Mux4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~38_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[238][3]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[230][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[230][3]~q\,
	datad => \ram|s_Memoria[238][3]~q\,
	combout => \ram|Mux4~38_combout\);

-- Location: LCCOMB_X65_Y37_N0
\ram|Mux4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~39_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~38_combout\ & ((\ram|s_Memoria[254][3]~q\))) # (!\ram|Mux4~38_combout\ & (\ram|s_Memoria[246][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[246][3]~q\,
	datac => \ram|s_Memoria[254][3]~q\,
	datad => \ram|Mux4~38_combout\,
	combout => \ram|Mux4~39_combout\);

-- Location: LCCOMB_X60_Y45_N22
\ram|s_Memoria[244][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[244][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[244][3]~feeder_combout\);

-- Location: FF_X60_Y45_N23
\ram|s_Memoria[244][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[244][3]~feeder_combout\,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][3]~q\);

-- Location: FF_X59_Y38_N23
\ram|s_Memoria[252][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][3]~q\);

-- Location: LCCOMB_X65_Y38_N24
\ram|s_Memoria[236][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[236][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[236][3]~feeder_combout\);

-- Location: FF_X65_Y38_N25
\ram|s_Memoria[236][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[236][3]~feeder_combout\,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][3]~q\);

-- Location: FF_X63_Y38_N13
\ram|s_Memoria[228][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][3]~q\);

-- Location: LCCOMB_X63_Y38_N12
\ram|Mux4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~33_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[236][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[228][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[236][3]~q\,
	datac => \ram|s_Memoria[228][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~33_combout\);

-- Location: LCCOMB_X59_Y38_N22
\ram|Mux4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~34_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~33_combout\ & ((\ram|s_Memoria[252][3]~q\))) # (!\ram|Mux4~33_combout\ & (\ram|s_Memoria[244][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[244][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[252][3]~q\,
	datad => \ram|Mux4~33_combout\,
	combout => \ram|Mux4~34_combout\);

-- Location: LCCOMB_X58_Y38_N14
\ram|s_Memoria[188][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[188][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[188][3]~feeder_combout\);

-- Location: FF_X58_Y38_N15
\ram|s_Memoria[188][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[188][3]~feeder_combout\,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][3]~q\);

-- Location: LCCOMB_X57_Y40_N30
\ram|s_Memoria[180][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[180][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[180][3]~feeder_combout\);

-- Location: FF_X57_Y40_N31
\ram|s_Memoria[180][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[180][3]~feeder_combout\,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][3]~q\);

-- Location: LCCOMB_X56_Y41_N24
\ram|s_Memoria[172][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[172][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[172][3]~feeder_combout\);

-- Location: FF_X56_Y41_N25
\ram|s_Memoria[172][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[172][3]~feeder_combout\,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][3]~q\);

-- Location: FF_X56_Y38_N25
\ram|s_Memoria[164][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][3]~q\);

-- Location: LCCOMB_X56_Y38_N24
\ram|Mux4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~35_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[172][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[164][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[172][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[164][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~35_combout\);

-- Location: LCCOMB_X59_Y38_N20
\ram|Mux4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~36_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~35_combout\ & (\ram|s_Memoria[188][3]~q\)) # (!\ram|Mux4~35_combout\ & ((\ram|s_Memoria[180][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[188][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[180][3]~q\,
	datad => \ram|Mux4~35_combout\,
	combout => \ram|Mux4~36_combout\);

-- Location: LCCOMB_X59_Y38_N26
\ram|Mux4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~37_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(1)) # ((\ram|Mux4~34_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux4~34_combout\,
	datad => \ram|Mux4~36_combout\,
	combout => \ram|Mux4~37_combout\);

-- Location: LCCOMB_X55_Y41_N24
\ram|s_Memoria[190][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[190][3]~feeder_combout\);

-- Location: FF_X55_Y41_N25
\ram|s_Memoria[190][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[190][3]~feeder_combout\,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][3]~q\);

-- Location: FF_X52_Y40_N5
\ram|s_Memoria[182][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][3]~q\);

-- Location: LCCOMB_X52_Y41_N30
\ram|s_Memoria[174][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[174][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[174][3]~feeder_combout\);

-- Location: FF_X52_Y41_N31
\ram|s_Memoria[174][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[174][3]~feeder_combout\,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][3]~q\);

-- Location: FF_X52_Y40_N11
\ram|s_Memoria[166][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][3]~q\);

-- Location: LCCOMB_X52_Y40_N10
\ram|Mux4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~31_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[174][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[166][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[174][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[166][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~31_combout\);

-- Location: LCCOMB_X52_Y40_N4
\ram|Mux4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~32_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~31_combout\ & (\ram|s_Memoria[190][3]~q\)) # (!\ram|Mux4~31_combout\ & ((\ram|s_Memoria[182][3]~q\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[190][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[182][3]~q\,
	datad => \ram|Mux4~31_combout\,
	combout => \ram|Mux4~32_combout\);

-- Location: LCCOMB_X59_Y38_N8
\ram|Mux4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~40_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~37_combout\ & (\ram|Mux4~39_combout\)) # (!\ram|Mux4~37_combout\ & ((\ram|Mux4~32_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux4~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux4~39_combout\,
	datac => \ram|Mux4~37_combout\,
	datad => \ram|Mux4~32_combout\,
	combout => \ram|Mux4~40_combout\);

-- Location: LCCOMB_X53_Y41_N20
\ram|s_Memoria[86][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[86][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[86][3]~feeder_combout\);

-- Location: FF_X53_Y41_N21
\ram|s_Memoria[86][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[86][3]~feeder_combout\,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][3]~q\);

-- Location: FF_X63_Y44_N23
\ram|s_Memoria[94][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][3]~q\);

-- Location: LCCOMB_X59_Y44_N14
\ram|s_Memoria[30][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[30][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[30][3]~feeder_combout\);

-- Location: FF_X59_Y44_N15
\ram|s_Memoria[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[30][3]~feeder_combout\,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][3]~q\);

-- Location: FF_X63_Y44_N29
\ram|s_Memoria[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][3]~q\);

-- Location: LCCOMB_X63_Y44_N28
\ram|Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~27_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[30][3]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[22][3]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[30][3]~q\,
	datac => \ram|s_Memoria[22][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux4~27_combout\);

-- Location: LCCOMB_X63_Y44_N22
\ram|Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~28_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~27_combout\ & ((\ram|s_Memoria[94][3]~q\))) # (!\ram|Mux4~27_combout\ & (\ram|s_Memoria[86][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[86][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[94][3]~q\,
	datad => \ram|Mux4~27_combout\,
	combout => \ram|Mux4~28_combout\);

-- Location: LCCOMB_X60_Y41_N22
\ram|s_Memoria[84][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[84][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[84][3]~feeder_combout\);

-- Location: FF_X60_Y41_N23
\ram|s_Memoria[84][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[84][3]~feeder_combout\,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][3]~q\);

-- Location: FF_X62_Y44_N17
\ram|s_Memoria[92][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][3]~q\);

-- Location: LCCOMB_X58_Y43_N8
\ram|s_Memoria[28][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[28][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[28][3]~feeder_combout\);

-- Location: FF_X58_Y43_N9
\ram|s_Memoria[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[28][3]~feeder_combout\,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][3]~q\);

-- Location: FF_X58_Y40_N25
\ram|s_Memoria[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][3]~q\);

-- Location: LCCOMB_X58_Y40_N24
\ram|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~20_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[28][3]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[20][3]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[28][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[20][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux4~20_combout\);

-- Location: LCCOMB_X62_Y44_N16
\ram|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~21_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~20_combout\ & ((\ram|s_Memoria[92][3]~q\))) # (!\ram|Mux4~20_combout\ & (\ram|s_Memoria[84][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[84][3]~q\,
	datac => \ram|s_Memoria[92][3]~q\,
	datad => \ram|Mux4~20_combout\,
	combout => \ram|Mux4~21_combout\);

-- Location: LCCOMB_X60_Y39_N10
\ram|s_Memoria[68][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[68][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[68][3]~feeder_combout\);

-- Location: FF_X60_Y39_N11
\ram|s_Memoria[68][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[68][3]~feeder_combout\,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][3]~q\);

-- Location: FF_X66_Y42_N25
\ram|s_Memoria[76][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][3]~q\);

-- Location: FF_X59_Y40_N1
\ram|s_Memoria[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][3]~q\);

-- Location: LCCOMB_X58_Y43_N10
\ram|s_Memoria[12][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[12][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[12][3]~feeder_combout\);

-- Location: FF_X58_Y43_N11
\ram|s_Memoria[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[12][3]~feeder_combout\,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][3]~q\);

-- Location: LCCOMB_X59_Y40_N0
\ram|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~24_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(3))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[12][3]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(3),
	datac => \ram|s_Memoria[4][3]~q\,
	datad => \ram|s_Memoria[12][3]~q\,
	combout => \ram|Mux4~24_combout\);

-- Location: LCCOMB_X66_Y42_N24
\ram|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~25_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~24_combout\ & ((\ram|s_Memoria[76][3]~q\))) # (!\ram|Mux4~24_combout\ & (\ram|s_Memoria[68][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[68][3]~q\,
	datac => \ram|s_Memoria[76][3]~q\,
	datad => \ram|Mux4~24_combout\,
	combout => \ram|Mux4~25_combout\);

-- Location: LCCOMB_X61_Y38_N2
\ram|s_Memoria[70][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[70][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[70][3]~feeder_combout\);

-- Location: FF_X61_Y38_N3
\ram|s_Memoria[70][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[70][3]~feeder_combout\,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][3]~q\);

-- Location: FF_X59_Y42_N15
\ram|s_Memoria[78][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][3]~q\);

-- Location: LCCOMB_X59_Y42_N24
\ram|s_Memoria[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[14][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[14][3]~feeder_combout\);

-- Location: FF_X59_Y42_N25
\ram|s_Memoria[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[14][3]~feeder_combout\,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][3]~q\);

-- Location: FF_X55_Y38_N5
\ram|s_Memoria[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][3]~q\);

-- Location: LCCOMB_X55_Y38_N4
\ram|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~22_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[14][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[6][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[14][3]~q\,
	datac => \ram|s_Memoria[6][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~22_combout\);

-- Location: LCCOMB_X59_Y42_N14
\ram|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~23_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~22_combout\ & ((\ram|s_Memoria[78][3]~q\))) # (!\ram|Mux4~22_combout\ & (\ram|s_Memoria[70][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[70][3]~q\,
	datac => \ram|s_Memoria[78][3]~q\,
	datad => \ram|Mux4~22_combout\,
	combout => \ram|Mux4~23_combout\);

-- Location: LCCOMB_X63_Y42_N16
\ram|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~26_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux4~23_combout\))) # (!\addresscounter|adder|s_cntValue\(1) 
-- & (\ram|Mux4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux4~25_combout\,
	datad => \ram|Mux4~23_combout\,
	combout => \ram|Mux4~26_combout\);

-- Location: LCCOMB_X63_Y42_N30
\ram|Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~29_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~26_combout\ & (\ram|Mux4~28_combout\)) # (!\ram|Mux4~26_combout\ & ((\ram|Mux4~21_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|Mux4~28_combout\,
	datac => \ram|Mux4~21_combout\,
	datad => \ram|Mux4~26_combout\,
	combout => \ram|Mux4~29_combout\);

-- Location: LCCOMB_X60_Y41_N4
\ram|s_Memoria[212][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[212][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[212][3]~feeder_combout\);

-- Location: FF_X60_Y41_N5
\ram|s_Memoria[212][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[212][3]~feeder_combout\,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][3]~q\);

-- Location: FF_X63_Y41_N1
\ram|s_Memoria[220][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][3]~q\);

-- Location: LCCOMB_X63_Y40_N6
\ram|s_Memoria[204][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[204][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[204][3]~feeder_combout\);

-- Location: FF_X63_Y40_N7
\ram|s_Memoria[204][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[204][3]~feeder_combout\,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][3]~q\);

-- Location: FF_X60_Y39_N21
\ram|s_Memoria[196][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][3]~q\);

-- Location: LCCOMB_X60_Y39_N20
\ram|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~10_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[204][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[196][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[204][3]~q\,
	datac => \ram|s_Memoria[196][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~10_combout\);

-- Location: LCCOMB_X63_Y41_N0
\ram|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~11_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~10_combout\ & ((\ram|s_Memoria[220][3]~q\))) # (!\ram|Mux4~10_combout\ & (\ram|s_Memoria[212][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[212][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[220][3]~q\,
	datad => \ram|Mux4~10_combout\,
	combout => \ram|Mux4~11_combout\);

-- Location: LCCOMB_X65_Y42_N20
\ram|s_Memoria[214][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[214][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[214][3]~feeder_combout\);

-- Location: FF_X65_Y42_N21
\ram|s_Memoria[214][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[214][3]~feeder_combout\,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][3]~q\);

-- Location: FF_X67_Y42_N31
\ram|s_Memoria[222][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][3]~q\);

-- Location: LCCOMB_X59_Y41_N14
\ram|s_Memoria[206][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[206][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[206][3]~feeder_combout\);

-- Location: FF_X59_Y41_N15
\ram|s_Memoria[206][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[206][3]~feeder_combout\,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][3]~q\);

-- Location: FF_X67_Y42_N29
\ram|s_Memoria[198][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][3]~q\);

-- Location: LCCOMB_X67_Y42_N28
\ram|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~17_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[206][3]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(3) & (((\ram|s_Memoria[198][3]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \ram|s_Memoria[206][3]~q\,
	datac => \ram|s_Memoria[198][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux4~17_combout\);

-- Location: LCCOMB_X67_Y42_N30
\ram|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~18_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~17_combout\ & ((\ram|s_Memoria[222][3]~q\))) # (!\ram|Mux4~17_combout\ & (\ram|s_Memoria[214][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[214][3]~q\,
	datac => \ram|s_Memoria[222][3]~q\,
	datad => \ram|Mux4~17_combout\,
	combout => \ram|Mux4~18_combout\);

-- Location: LCCOMB_X53_Y40_N28
\ram|s_Memoria[150][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[150][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[150][3]~feeder_combout\);

-- Location: FF_X53_Y40_N29
\ram|s_Memoria[150][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[150][3]~feeder_combout\,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][3]~q\);

-- Location: FF_X55_Y40_N3
\ram|s_Memoria[158][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][3]~q\);

-- Location: LCCOMB_X53_Y38_N8
\ram|s_Memoria[142][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[142][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[142][3]~feeder_combout\);

-- Location: FF_X53_Y38_N9
\ram|s_Memoria[142][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[142][3]~feeder_combout\,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][3]~q\);

-- Location: FF_X55_Y38_N15
\ram|s_Memoria[134][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][3]~q\);

-- Location: LCCOMB_X55_Y38_N14
\ram|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~12_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[142][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[134][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[142][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[134][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~12_combout\);

-- Location: LCCOMB_X55_Y40_N2
\ram|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~13_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~12_combout\ & ((\ram|s_Memoria[158][3]~q\))) # (!\ram|Mux4~12_combout\ & (\ram|s_Memoria[150][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[150][3]~q\,
	datac => \ram|s_Memoria[158][3]~q\,
	datad => \ram|Mux4~12_combout\,
	combout => \ram|Mux4~13_combout\);

-- Location: LCCOMB_X57_Y40_N4
\ram|s_Memoria[148][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[148][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[148][3]~feeder_combout\);

-- Location: FF_X57_Y40_N5
\ram|s_Memoria[148][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[148][3]~feeder_combout\,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][3]~q\);

-- Location: FF_X61_Y43_N31
\ram|s_Memoria[156][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][3]~q\);

-- Location: LCCOMB_X56_Y41_N18
\ram|s_Memoria[140][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[140][3]~feeder_combout\ = \aritmeticunit|Add0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~29_combout\,
	combout => \ram|s_Memoria[140][3]~feeder_combout\);

-- Location: FF_X56_Y41_N19
\ram|s_Memoria[140][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[140][3]~feeder_combout\,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][3]~q\);

-- Location: FF_X57_Y37_N7
\ram|s_Memoria[132][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~29_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][3]~q\);

-- Location: LCCOMB_X57_Y37_N6
\ram|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~14_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(3))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(3) & (\ram|s_Memoria[140][3]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(3) & ((\ram|s_Memoria[132][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[140][3]~q\,
	datac => \ram|s_Memoria[132][3]~q\,
	datad => \addresscounter|adder|s_cntValue\(3),
	combout => \ram|Mux4~14_combout\);

-- Location: LCCOMB_X61_Y43_N30
\ram|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~15_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux4~14_combout\ & ((\ram|s_Memoria[156][3]~q\))) # (!\ram|Mux4~14_combout\ & (\ram|s_Memoria[148][3]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[148][3]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[156][3]~q\,
	datad => \ram|Mux4~14_combout\,
	combout => \ram|Mux4~15_combout\);

-- Location: LCCOMB_X63_Y42_N0
\ram|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~16_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|Mux4~13_combout\)) # (!\addresscounter|adder|s_cntValue\(1) & 
-- ((\ram|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux4~13_combout\,
	datad => \ram|Mux4~15_combout\,
	combout => \ram|Mux4~16_combout\);

-- Location: LCCOMB_X63_Y42_N2
\ram|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~19_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux4~16_combout\ & ((\ram|Mux4~18_combout\))) # (!\ram|Mux4~16_combout\ & (\ram|Mux4~11_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux4~11_combout\,
	datac => \ram|Mux4~18_combout\,
	datad => \ram|Mux4~16_combout\,
	combout => \ram|Mux4~19_combout\);

-- Location: LCCOMB_X63_Y42_N20
\ram|Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~30_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux4~19_combout\))) # (!\addresscounter|adder|s_cntValue\(7) 
-- & (\ram|Mux4~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux4~29_combout\,
	datad => \ram|Mux4~19_combout\,
	combout => \ram|Mux4~30_combout\);

-- Location: LCCOMB_X63_Y42_N22
\ram|Mux4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~41_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux4~30_combout\ & ((\ram|Mux4~40_combout\))) # (!\ram|Mux4~30_combout\ & (\ram|Mux4~9_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux4~9_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux4~40_combout\,
	datad => \ram|Mux4~30_combout\,
	combout => \ram|Mux4~41_combout\);

-- Location: LCCOMB_X62_Y31_N12
\ram|Mux4~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux4~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux4~126_combout\ & (\ram|Mux4~168_combout\)) # (!\ram|Mux4~126_combout\ & ((\ram|Mux4~41_combout\))))) # (!\addresscounter|adder|s_cntValue\(2) & (((\ram|Mux4~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(2),
	datab => \ram|Mux4~168_combout\,
	datac => \ram|Mux4~126_combout\,
	datad => \ram|Mux4~41_combout\,
	combout => \ram|Mux4~169_combout\);

-- Location: FF_X62_Y31_N13
\ram|DataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux4~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(3));

-- Location: LCCOMB_X57_Y36_N6
\aritmeticunit|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~30_combout\ = (\SW[0]~input_o\ & ((\aritmeticunit|process_0~0_combout\ & (\registerbank|array1[2][2]~q\)) # (!\aritmeticunit|process_0~0_combout\ & ((\aritmeticunit|Add0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \registerbank|array1[2][2]~q\,
	datac => \aritmeticunit|process_0~0_combout\,
	datad => \aritmeticunit|Add0~8_combout\,
	combout => \aritmeticunit|Add0~30_combout\);

-- Location: LCCOMB_X57_Y36_N16
\aritmeticunit|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \aritmeticunit|Add0~31_combout\ = (\ram|s_Memoria~0_combout\ & ((\aritmeticunit|Add0~30_combout\) # ((!\SW[0]~input_o\ & \rom|Mux5~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \rom|Mux5~25_combout\,
	datac => \ram|s_Memoria~0_combout\,
	datad => \aritmeticunit|Add0~30_combout\,
	combout => \aritmeticunit|Add0~31_combout\);

-- Location: LCCOMB_X57_Y41_N6
\ram|s_Memoria[119][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[119][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[119][2]~feeder_combout\);

-- Location: FF_X57_Y41_N7
\ram|s_Memoria[119][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[119][2]~feeder_combout\,
	ena => \ram|s_Memoria[119][5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[119][2]~q\);

-- Location: LCCOMB_X65_Y42_N30
\ram|s_Memoria[246][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[246][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[246][2]~feeder_combout\);

-- Location: FF_X65_Y42_N31
\ram|s_Memoria[246][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[246][2]~feeder_combout\,
	ena => \ram|s_Memoria[246][1]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[246][2]~q\);

-- Location: FF_X62_Y41_N25
\ram|s_Memoria[118][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[118][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[118][2]~q\);

-- Location: LCCOMB_X62_Y41_N24
\ram|Mux5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~38_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[246][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[118][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[246][2]~q\,
	datac => \ram|s_Memoria[118][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux5~38_combout\);

-- Location: FF_X57_Y41_N29
\ram|s_Memoria[247][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[247][1]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[247][2]~q\);

-- Location: LCCOMB_X57_Y41_N28
\ram|Mux5~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~39_combout\ = (\ram|Mux5~38_combout\ & (((\ram|s_Memoria[247][2]~q\) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\ram|Mux5~38_combout\ & (\ram|s_Memoria[119][2]~q\ & ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[119][2]~q\,
	datab => \ram|Mux5~38_combout\,
	datac => \ram|s_Memoria[247][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~39_combout\);

-- Location: LCCOMB_X54_Y41_N24
\ram|s_Memoria[215][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[215][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[215][2]~feeder_combout\);

-- Location: FF_X54_Y41_N25
\ram|s_Memoria[215][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[215][2]~feeder_combout\,
	ena => \ram|s_Memoria[215][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[215][2]~q\);

-- Location: FF_X54_Y41_N27
\ram|s_Memoria[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[87][7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[87][2]~q\);

-- Location: FF_X53_Y41_N3
\ram|s_Memoria[86][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[86][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[86][2]~q\);

-- Location: LCCOMB_X65_Y42_N0
\ram|s_Memoria[214][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[214][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[214][2]~feeder_combout\);

-- Location: FF_X65_Y42_N1
\ram|s_Memoria[214][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[214][2]~feeder_combout\,
	ena => \ram|s_Memoria[214][4]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[214][2]~q\);

-- Location: LCCOMB_X53_Y41_N2
\ram|Mux5~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~31_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[214][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[86][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[86][2]~q\,
	datad => \ram|s_Memoria[214][2]~q\,
	combout => \ram|Mux5~31_combout\);

-- Location: LCCOMB_X54_Y41_N26
\ram|Mux5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~32_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~31_combout\ & (\ram|s_Memoria[215][2]~q\)) # (!\ram|Mux5~31_combout\ & ((\ram|s_Memoria[87][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[215][2]~q\,
	datac => \ram|s_Memoria[87][2]~q\,
	datad => \ram|Mux5~31_combout\,
	combout => \ram|Mux5~32_combout\);

-- Location: FF_X60_Y41_N9
\ram|s_Memoria[212][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[212][4]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[212][2]~q\);

-- Location: FF_X60_Y41_N19
\ram|s_Memoria[84][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[84][2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[84][2]~q\);

-- Location: LCCOMB_X60_Y41_N18
\ram|Mux5~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~35_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[212][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[84][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[212][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[84][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux5~35_combout\);

-- Location: FF_X59_Y39_N5
\ram|s_Memoria[213][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[213][4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[213][2]~q\);

-- Location: FF_X59_Y43_N25
\ram|s_Memoria[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[85][1]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[85][2]~q\);

-- Location: LCCOMB_X59_Y39_N4
\ram|Mux5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~36_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~35_combout\ & (\ram|s_Memoria[213][2]~q\)) # (!\ram|Mux5~35_combout\ & ((\ram|s_Memoria[85][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (\ram|Mux5~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|Mux5~35_combout\,
	datac => \ram|s_Memoria[213][2]~q\,
	datad => \ram|s_Memoria[85][2]~q\,
	combout => \ram|Mux5~36_combout\);

-- Location: FF_X62_Y39_N15
\ram|s_Memoria[117][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[117][0]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[117][2]~q\);

-- Location: FF_X63_Y39_N27
\ram|s_Memoria[245][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[245][0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[245][2]~q\);

-- Location: LCCOMB_X60_Y45_N0
\ram|s_Memoria[244][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[244][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[244][2]~feeder_combout\);

-- Location: FF_X60_Y45_N1
\ram|s_Memoria[244][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[244][2]~feeder_combout\,
	ena => \ram|s_Memoria[244][0]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[244][2]~q\);

-- Location: FF_X60_Y45_N19
\ram|s_Memoria[116][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[116][0]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[116][2]~q\);

-- Location: LCCOMB_X60_Y45_N18
\ram|Mux5~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~33_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[244][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[116][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \ram|s_Memoria[244][2]~q\,
	datac => \ram|s_Memoria[116][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~33_combout\);

-- Location: LCCOMB_X63_Y39_N26
\ram|Mux5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~34_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~33_combout\ & ((\ram|s_Memoria[245][2]~q\))) # (!\ram|Mux5~33_combout\ & (\ram|s_Memoria[117][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[117][2]~q\,
	datac => \ram|s_Memoria[245][2]~q\,
	datad => \ram|Mux5~33_combout\,
	combout => \ram|Mux5~34_combout\);

-- Location: LCCOMB_X59_Y39_N10
\ram|Mux5~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~37_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux5~34_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux5~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~36_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux5~34_combout\,
	combout => \ram|Mux5~37_combout\);

-- Location: LCCOMB_X59_Y39_N28
\ram|Mux5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~40_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~37_combout\ & (\ram|Mux5~39_combout\)) # (!\ram|Mux5~37_combout\ & ((\ram|Mux5~32_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~39_combout\,
	datac => \ram|Mux5~32_combout\,
	datad => \ram|Mux5~37_combout\,
	combout => \ram|Mux5~40_combout\);

-- Location: LCCOMB_X55_Y44_N8
\ram|s_Memoria[183][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[183][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[183][2]~feeder_combout\);

-- Location: FF_X55_Y44_N9
\ram|s_Memoria[183][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[183][2]~feeder_combout\,
	ena => \ram|s_Memoria[183][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[183][2]~q\);

-- Location: FF_X62_Y40_N23
\ram|s_Memoria[181][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[181][4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[181][2]~q\);

-- Location: LCCOMB_X52_Y40_N16
\ram|s_Memoria[182][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[182][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[182][2]~feeder_combout\);

-- Location: FF_X52_Y40_N17
\ram|s_Memoria[182][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[182][2]~feeder_combout\,
	ena => \ram|s_Memoria[182][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[182][2]~q\);

-- Location: FF_X57_Y40_N11
\ram|s_Memoria[180][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[180][4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[180][2]~q\);

-- Location: LCCOMB_X57_Y40_N10
\ram|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~7_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[182][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[180][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[182][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[180][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~7_combout\);

-- Location: LCCOMB_X62_Y40_N22
\ram|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~8_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~7_combout\ & (\ram|s_Memoria[183][2]~q\)) # (!\ram|Mux5~7_combout\ & ((\ram|s_Memoria[181][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[183][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[181][2]~q\,
	datad => \ram|Mux5~7_combout\,
	combout => \ram|Mux5~8_combout\);

-- Location: FF_X55_Y44_N19
\ram|s_Memoria[151][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[151][0]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[151][2]~q\);

-- Location: FF_X56_Y40_N9
\ram|s_Memoria[149][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[149][7]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[149][2]~q\);

-- Location: FF_X53_Y40_N15
\ram|s_Memoria[150][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[150][7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[150][2]~q\);

-- Location: FF_X57_Y40_N29
\ram|s_Memoria[148][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[148][7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[148][2]~q\);

-- Location: LCCOMB_X57_Y40_N28
\ram|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~0_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[150][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[148][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[150][2]~q\,
	datac => \ram|s_Memoria[148][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~0_combout\);

-- Location: LCCOMB_X56_Y40_N8
\ram|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~1_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~0_combout\ & (\ram|s_Memoria[151][2]~q\)) # (!\ram|Mux5~0_combout\ & ((\ram|s_Memoria[149][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[151][2]~q\,
	datac => \ram|s_Memoria[149][2]~q\,
	datad => \ram|Mux5~0_combout\,
	combout => \ram|Mux5~1_combout\);

-- Location: LCCOMB_X50_Y40_N28
\ram|s_Memoria[53][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[53][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[53][2]~feeder_combout\);

-- Location: FF_X50_Y40_N29
\ram|s_Memoria[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[53][2]~feeder_combout\,
	ena => \ram|s_Memoria[53][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[53][2]~q\);

-- Location: FF_X50_Y40_N7
\ram|s_Memoria[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[55][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[55][2]~q\);

-- Location: FF_X58_Y40_N15
\ram|s_Memoria[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[52][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[52][2]~q\);

-- Location: FF_X59_Y36_N1
\ram|s_Memoria[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[54][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[54][2]~q\);

-- Location: LCCOMB_X58_Y40_N14
\ram|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~2_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[54][2]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[52][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[52][2]~q\,
	datad => \ram|s_Memoria[54][2]~q\,
	combout => \ram|Mux5~2_combout\);

-- Location: LCCOMB_X50_Y40_N6
\ram|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~3_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~2_combout\ & ((\ram|s_Memoria[55][2]~q\))) # (!\ram|Mux5~2_combout\ & (\ram|s_Memoria[53][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[53][2]~q\,
	datac => \ram|s_Memoria[55][2]~q\,
	datad => \ram|Mux5~2_combout\,
	combout => \ram|Mux5~3_combout\);

-- Location: FF_X53_Y37_N13
\ram|s_Memoria[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[20][7]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[20][2]~q\);

-- Location: LCCOMB_X53_Y40_N8
\ram|s_Memoria[22][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[22][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[22][2]~feeder_combout\);

-- Location: FF_X53_Y40_N9
\ram|s_Memoria[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[22][2]~feeder_combout\,
	ena => \ram|s_Memoria[22][1]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[22][2]~q\);

-- Location: LCCOMB_X53_Y37_N12
\ram|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~4_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[22][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[20][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[20][2]~q\,
	datad => \ram|s_Memoria[22][2]~q\,
	combout => \ram|Mux5~4_combout\);

-- Location: FF_X53_Y37_N7
\ram|s_Memoria[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[23][5]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[23][2]~q\);

-- Location: LCCOMB_X62_Y43_N24
\ram|s_Memoria[21][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[21][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[21][2]~feeder_combout\);

-- Location: FF_X62_Y43_N25
\ram|s_Memoria[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[21][2]~feeder_combout\,
	ena => \ram|s_Memoria[21][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[21][2]~q\);

-- Location: LCCOMB_X53_Y37_N6
\ram|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~5_combout\ = (\ram|Mux5~4_combout\ & (((\ram|s_Memoria[23][2]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux5~4_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[21][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~4_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[23][2]~q\,
	datad => \ram|s_Memoria[21][2]~q\,
	combout => \ram|Mux5~5_combout\);

-- Location: LCCOMB_X56_Y40_N18
\ram|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~6_combout\ = (\addresscounter|adder|s_cntValue\(7) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|Mux5~3_combout\)) # (!\addresscounter|adder|s_cntValue\(5) 
-- & ((\ram|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~3_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux5~5_combout\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux5~6_combout\);

-- Location: LCCOMB_X56_Y40_N20
\ram|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~9_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux5~6_combout\ & (\ram|Mux5~8_combout\)) # (!\ram|Mux5~6_combout\ & ((\ram|Mux5~1_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~8_combout\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux5~1_combout\,
	datad => \ram|Mux5~6_combout\,
	combout => \ram|Mux5~9_combout\);

-- Location: FF_X58_Y39_N27
\ram|s_Memoria[103][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[103][1]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[103][2]~q\);

-- Location: FF_X58_Y39_N13
\ram|s_Memoria[231][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[231][0]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[231][2]~q\);

-- Location: LCCOMB_X66_Y38_N22
\ram|s_Memoria[230][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[230][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[230][2]~feeder_combout\);

-- Location: FF_X66_Y38_N23
\ram|s_Memoria[230][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[230][2]~feeder_combout\,
	ena => \ram|s_Memoria[230][7]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[230][2]~q\);

-- Location: FF_X62_Y42_N23
\ram|s_Memoria[102][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[102][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[102][2]~q\);

-- Location: LCCOMB_X62_Y42_N22
\ram|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~17_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[230][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[102][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[230][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[102][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux5~17_combout\);

-- Location: LCCOMB_X58_Y39_N12
\ram|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~18_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~17_combout\ & ((\ram|s_Memoria[231][2]~q\))) # (!\ram|Mux5~17_combout\ & (\ram|s_Memoria[103][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[103][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[231][2]~q\,
	datad => \ram|Mux5~17_combout\,
	combout => \ram|Mux5~18_combout\);

-- Location: LCCOMB_X52_Y38_N20
\ram|s_Memoria[71][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[71][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[71][2]~feeder_combout\);

-- Location: FF_X52_Y38_N21
\ram|s_Memoria[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[71][2]~feeder_combout\,
	ena => \ram|s_Memoria[71][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[71][2]~q\);

-- Location: FF_X52_Y38_N19
\ram|s_Memoria[199][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[199][6]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[199][2]~q\);

-- Location: LCCOMB_X66_Y38_N4
\ram|s_Memoria[198][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[198][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[198][2]~feeder_combout\);

-- Location: FF_X66_Y38_N5
\ram|s_Memoria[198][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[198][2]~feeder_combout\,
	ena => \ram|s_Memoria[198][4]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[198][2]~q\);

-- Location: FF_X61_Y38_N9
\ram|s_Memoria[70][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[70][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[70][2]~q\);

-- Location: LCCOMB_X61_Y38_N8
\ram|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~10_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[198][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[70][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[198][2]~q\,
	datac => \ram|s_Memoria[70][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux5~10_combout\);

-- Location: LCCOMB_X52_Y38_N18
\ram|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~11_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~10_combout\ & ((\ram|s_Memoria[199][2]~q\))) # (!\ram|Mux5~10_combout\ & (\ram|s_Memoria[71][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[71][2]~q\,
	datac => \ram|s_Memoria[199][2]~q\,
	datad => \ram|Mux5~10_combout\,
	combout => \ram|Mux5~11_combout\);

-- Location: LCCOMB_X62_Y39_N24
\ram|s_Memoria[101][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[101][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[101][2]~feeder_combout\);

-- Location: FF_X62_Y39_N25
\ram|s_Memoria[101][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[101][2]~feeder_combout\,
	ena => \ram|s_Memoria[101][7]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[101][2]~q\);

-- Location: FF_X63_Y39_N17
\ram|s_Memoria[229][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[229][3]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[229][2]~q\);

-- Location: LCCOMB_X63_Y38_N22
\ram|s_Memoria[228][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[228][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[228][2]~feeder_combout\);

-- Location: FF_X63_Y38_N23
\ram|s_Memoria[228][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[228][2]~feeder_combout\,
	ena => \ram|s_Memoria[228][4]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[228][2]~q\);

-- Location: FF_X63_Y38_N21
\ram|s_Memoria[100][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[100][1]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[100][2]~q\);

-- Location: LCCOMB_X63_Y38_N20
\ram|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~12_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[228][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|s_Memoria[100][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[228][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|s_Memoria[100][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~12_combout\);

-- Location: LCCOMB_X63_Y39_N16
\ram|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~13_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~12_combout\ & ((\ram|s_Memoria[229][2]~q\))) # (!\ram|Mux5~12_combout\ & (\ram|s_Memoria[101][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[101][2]~q\,
	datac => \ram|s_Memoria[229][2]~q\,
	datad => \ram|Mux5~12_combout\,
	combout => \ram|Mux5~13_combout\);

-- Location: LCCOMB_X57_Y45_N20
\ram|s_Memoria[69][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[69][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[69][2]~feeder_combout\);

-- Location: FF_X57_Y45_N21
\ram|s_Memoria[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[69][2]~feeder_combout\,
	ena => \ram|s_Memoria[69][1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[69][2]~q\);

-- Location: FF_X56_Y43_N27
\ram|s_Memoria[197][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[197][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[197][2]~q\);

-- Location: LCCOMB_X60_Y39_N8
\ram|s_Memoria[196][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[196][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[196][2]~feeder_combout\);

-- Location: FF_X60_Y39_N9
\ram|s_Memoria[196][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[196][2]~feeder_combout\,
	ena => \ram|s_Memoria[196][4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[196][2]~q\);

-- Location: FF_X60_Y39_N15
\ram|s_Memoria[68][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[68][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[68][2]~q\);

-- Location: LCCOMB_X60_Y39_N14
\ram|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~14_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|s_Memoria[196][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|s_Memoria[68][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[196][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[68][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux5~14_combout\);

-- Location: LCCOMB_X56_Y43_N26
\ram|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~15_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~14_combout\ & ((\ram|s_Memoria[197][2]~q\))) # (!\ram|Mux5~14_combout\ & (\ram|s_Memoria[69][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[69][2]~q\,
	datac => \ram|s_Memoria[197][2]~q\,
	datad => \ram|Mux5~14_combout\,
	combout => \ram|Mux5~15_combout\);

-- Location: LCCOMB_X58_Y39_N20
\ram|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~16_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(1)) # ((\ram|Mux5~13_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux5~13_combout\,
	datad => \ram|Mux5~15_combout\,
	combout => \ram|Mux5~16_combout\);

-- Location: LCCOMB_X58_Y39_N6
\ram|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~19_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~16_combout\ & (\ram|Mux5~18_combout\)) # (!\ram|Mux5~16_combout\ & ((\ram|Mux5~11_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~18_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux5~11_combout\,
	datad => \ram|Mux5~16_combout\,
	combout => \ram|Mux5~19_combout\);

-- Location: LCCOMB_X54_Y38_N2
\ram|s_Memoria[166][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[166][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[166][2]~feeder_combout\);

-- Location: FF_X54_Y38_N3
\ram|s_Memoria[166][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[166][2]~feeder_combout\,
	ena => \ram|s_Memoria[166][7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[166][2]~q\);

-- Location: FF_X56_Y38_N13
\ram|s_Memoria[164][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[164][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[164][2]~q\);

-- Location: LCCOMB_X56_Y38_N12
\ram|Mux5~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~27_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[166][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[164][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[166][2]~q\,
	datac => \ram|s_Memoria[164][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~27_combout\);

-- Location: FF_X55_Y39_N11
\ram|s_Memoria[167][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[167][7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[167][2]~q\);

-- Location: FF_X65_Y39_N7
\ram|s_Memoria[165][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[165][7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[165][2]~q\);

-- Location: LCCOMB_X55_Y39_N10
\ram|Mux5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~28_combout\ = (\ram|Mux5~27_combout\ & (((\ram|s_Memoria[167][2]~q\)) # (!\addresscounter|adder|s_cntValue\(0)))) # (!\ram|Mux5~27_combout\ & (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[165][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~27_combout\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[167][2]~q\,
	datad => \ram|s_Memoria[165][2]~q\,
	combout => \ram|Mux5~28_combout\);

-- Location: FF_X57_Y39_N17
\ram|s_Memoria[133][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[133][2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[133][2]~q\);

-- Location: FF_X55_Y39_N25
\ram|s_Memoria[135][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[135][6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[135][2]~q\);

-- Location: FF_X56_Y38_N15
\ram|s_Memoria[132][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[132][6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[132][2]~q\);

-- Location: FF_X55_Y38_N27
\ram|s_Memoria[134][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[134][5]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[134][2]~q\);

-- Location: LCCOMB_X56_Y38_N14
\ram|Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~20_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[134][2]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[132][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[132][2]~q\,
	datad => \ram|s_Memoria[134][2]~q\,
	combout => \ram|Mux5~20_combout\);

-- Location: LCCOMB_X55_Y39_N24
\ram|Mux5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~21_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~20_combout\ & ((\ram|s_Memoria[135][2]~q\))) # (!\ram|Mux5~20_combout\ & (\ram|s_Memoria[133][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[133][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[135][2]~q\,
	datad => \ram|Mux5~20_combout\,
	combout => \ram|Mux5~21_combout\);

-- Location: LCCOMB_X65_Y39_N24
\ram|s_Memoria[37][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[37][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[37][2]~feeder_combout\);

-- Location: FF_X65_Y39_N25
\ram|s_Memoria[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[37][2]~feeder_combout\,
	ena => \ram|s_Memoria[37][5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[37][2]~q\);

-- Location: FF_X57_Y38_N7
\ram|s_Memoria[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[39][5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[39][2]~q\);

-- Location: FF_X59_Y40_N15
\ram|s_Memoria[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[36][7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[36][2]~q\);

-- Location: FF_X57_Y36_N29
\ram|s_Memoria[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[38][5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[38][2]~q\);

-- Location: LCCOMB_X59_Y40_N14
\ram|Mux5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~22_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[38][2]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[36][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[36][2]~q\,
	datad => \ram|s_Memoria[38][2]~q\,
	combout => \ram|Mux5~22_combout\);

-- Location: LCCOMB_X57_Y38_N6
\ram|Mux5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~23_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~22_combout\ & ((\ram|s_Memoria[39][2]~q\))) # (!\ram|Mux5~22_combout\ & (\ram|s_Memoria[37][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[37][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[39][2]~q\,
	datad => \ram|Mux5~22_combout\,
	combout => \ram|Mux5~23_combout\);

-- Location: LCCOMB_X57_Y39_N30
\ram|s_Memoria[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[5][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[5][2]~feeder_combout\);

-- Location: FF_X57_Y39_N31
\ram|s_Memoria[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[5][2]~feeder_combout\,
	ena => \ram|s_Memoria[5][4]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[5][2]~q\);

-- Location: FF_X57_Y38_N5
\ram|s_Memoria[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[7][5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[7][2]~q\);

-- Location: FF_X56_Y37_N3
\ram|s_Memoria[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[4][4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[4][2]~q\);

-- Location: LCCOMB_X55_Y38_N12
\ram|s_Memoria[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[6][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[6][2]~feeder_combout\);

-- Location: FF_X55_Y38_N13
\ram|s_Memoria[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[6][2]~feeder_combout\,
	ena => \ram|s_Memoria[6][4]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[6][2]~q\);

-- Location: LCCOMB_X56_Y37_N2
\ram|Mux5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~24_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[6][2]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[4][2]~q\,
	datad => \ram|s_Memoria[6][2]~q\,
	combout => \ram|Mux5~24_combout\);

-- Location: LCCOMB_X57_Y38_N4
\ram|Mux5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~25_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~24_combout\ & ((\ram|s_Memoria[7][2]~q\))) # (!\ram|Mux5~24_combout\ & (\ram|s_Memoria[5][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[5][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[7][2]~q\,
	datad => \ram|Mux5~24_combout\,
	combout => \ram|Mux5~25_combout\);

-- Location: LCCOMB_X56_Y39_N18
\ram|Mux5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~26_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(7)) # ((\ram|Mux5~23_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux5~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux5~23_combout\,
	datad => \ram|Mux5~25_combout\,
	combout => \ram|Mux5~26_combout\);

-- Location: LCCOMB_X55_Y39_N20
\ram|Mux5~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~29_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux5~26_combout\ & (\ram|Mux5~28_combout\)) # (!\ram|Mux5~26_combout\ & ((\ram|Mux5~21_combout\))))) # (!\addresscounter|adder|s_cntValue\(7) & (((\ram|Mux5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~28_combout\,
	datab => \ram|Mux5~21_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux5~26_combout\,
	combout => \ram|Mux5~29_combout\);

-- Location: LCCOMB_X55_Y39_N14
\ram|Mux5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~30_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|Mux5~19_combout\)) # (!\addresscounter|adder|s_cntValue\(6) & 
-- ((\ram|Mux5~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux5~19_combout\,
	datad => \ram|Mux5~29_combout\,
	combout => \ram|Mux5~30_combout\);

-- Location: LCCOMB_X55_Y35_N30
\ram|Mux5~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~41_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~30_combout\ & (\ram|Mux5~40_combout\)) # (!\ram|Mux5~30_combout\ & ((\ram|Mux5~9_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~40_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~9_combout\,
	datad => \ram|Mux5~30_combout\,
	combout => \ram|Mux5~41_combout\);

-- Location: LCCOMB_X60_Y42_N30
\ram|s_Memoria[111][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[111][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[111][2]~feeder_combout\);

-- Location: FF_X60_Y42_N31
\ram|s_Memoria[111][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[111][2]~feeder_combout\,
	ena => \ram|s_Memoria[111][0]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[111][2]~q\);

-- Location: FF_X60_Y42_N13
\ram|s_Memoria[110][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[110][3]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[110][2]~q\);

-- Location: LCCOMB_X54_Y42_N30
\ram|s_Memoria[47][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[47][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[47][2]~feeder_combout\);

-- Location: FF_X54_Y42_N31
\ram|s_Memoria[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[47][2]~feeder_combout\,
	ena => \ram|s_Memoria[47][6]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[47][2]~q\);

-- Location: FF_X55_Y42_N7
\ram|s_Memoria[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[46][5]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[46][2]~q\);

-- Location: LCCOMB_X55_Y42_N6
\ram|Mux5~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~127_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[47][2]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[46][2]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[47][2]~q\,
	datac => \ram|s_Memoria[46][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux5~127_combout\);

-- Location: LCCOMB_X60_Y42_N12
\ram|Mux5~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~128_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~127_combout\ & (\ram|s_Memoria[111][2]~q\)) # (!\ram|Mux5~127_combout\ & ((\ram|s_Memoria[110][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[111][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[110][2]~q\,
	datad => \ram|Mux5~127_combout\,
	combout => \ram|Mux5~128_combout\);

-- Location: LCCOMB_X61_Y44_N16
\ram|s_Memoria[126][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[126][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[126][2]~feeder_combout\);

-- Location: FF_X61_Y44_N17
\ram|s_Memoria[126][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[126][2]~feeder_combout\,
	ena => \ram|s_Memoria[126][6]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[126][2]~q\);

-- Location: FF_X61_Y44_N15
\ram|s_Memoria[127][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[127][2]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[127][2]~q\);

-- Location: LCCOMB_X57_Y44_N12
\ram|s_Memoria[63][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[63][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[63][2]~feeder_combout\);

-- Location: FF_X57_Y44_N13
\ram|s_Memoria[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[63][2]~feeder_combout\,
	ena => \ram|s_Memoria[63][2]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[63][2]~q\);

-- Location: FF_X58_Y44_N25
\ram|s_Memoria[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[62][2]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[62][2]~q\);

-- Location: LCCOMB_X58_Y44_N24
\ram|Mux5~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~134_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[63][2]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[62][2]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[63][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[62][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux5~134_combout\);

-- Location: LCCOMB_X61_Y44_N14
\ram|Mux5~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~135_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~134_combout\ & ((\ram|s_Memoria[127][2]~q\))) # (!\ram|Mux5~134_combout\ & (\ram|s_Memoria[126][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[126][2]~q\,
	datac => \ram|s_Memoria[127][2]~q\,
	datad => \ram|Mux5~134_combout\,
	combout => \ram|Mux5~135_combout\);

-- Location: LCCOMB_X62_Y44_N2
\ram|s_Memoria[124][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[124][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[124][2]~feeder_combout\);

-- Location: FF_X62_Y44_N3
\ram|s_Memoria[124][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[124][2]~feeder_combout\,
	ena => \ram|s_Memoria[124][0]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[124][2]~q\);

-- Location: FF_X61_Y40_N9
\ram|s_Memoria[125][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[125][5]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[125][2]~q\);

-- Location: LCCOMB_X60_Y40_N20
\ram|s_Memoria[61][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[61][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[61][2]~feeder_combout\);

-- Location: FF_X60_Y40_N21
\ram|s_Memoria[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[61][2]~feeder_combout\,
	ena => \ram|s_Memoria[61][7]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[61][2]~q\);

-- Location: FF_X65_Y40_N17
\ram|s_Memoria[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[60][4]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[60][2]~q\);

-- Location: LCCOMB_X65_Y40_N16
\ram|Mux5~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~129_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[61][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[60][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[61][2]~q\,
	datac => \ram|s_Memoria[60][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~129_combout\);

-- Location: LCCOMB_X61_Y40_N8
\ram|Mux5~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~130_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~129_combout\ & ((\ram|s_Memoria[125][2]~q\))) # (!\ram|Mux5~129_combout\ & (\ram|s_Memoria[124][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[124][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[125][2]~q\,
	datad => \ram|Mux5~129_combout\,
	combout => \ram|Mux5~130_combout\);

-- Location: LCCOMB_X57_Y35_N24
\ram|s_Memoria[108][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[108][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[108][2]~feeder_combout\);

-- Location: FF_X57_Y35_N25
\ram|s_Memoria[108][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[108][2]~feeder_combout\,
	ena => \ram|s_Memoria[108][1]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[108][2]~q\);

-- Location: FF_X61_Y40_N3
\ram|s_Memoria[109][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[109][1]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[109][2]~q\);

-- Location: LCCOMB_X61_Y39_N30
\ram|s_Memoria[45][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[45][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[45][2]~feeder_combout\);

-- Location: FF_X61_Y39_N31
\ram|s_Memoria[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[45][2]~feeder_combout\,
	ena => \ram|s_Memoria[45][5]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[45][2]~q\);

-- Location: FF_X65_Y40_N27
\ram|s_Memoria[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[44][5]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[44][2]~q\);

-- Location: LCCOMB_X65_Y40_N26
\ram|Mux5~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~131_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[45][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[44][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[45][2]~q\,
	datac => \ram|s_Memoria[44][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~131_combout\);

-- Location: LCCOMB_X61_Y40_N2
\ram|Mux5~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~132_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~131_combout\ & ((\ram|s_Memoria[109][2]~q\))) # (!\ram|Mux5~131_combout\ & (\ram|s_Memoria[108][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[108][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[109][2]~q\,
	datad => \ram|Mux5~131_combout\,
	combout => \ram|Mux5~132_combout\);

-- Location: LCCOMB_X61_Y40_N20
\ram|Mux5~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~133_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux5~130_combout\)) # (!\addresscounter|adder|s_cntValue\(4) 
-- & ((\ram|Mux5~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~130_combout\,
	datad => \ram|Mux5~132_combout\,
	combout => \ram|Mux5~133_combout\);

-- Location: LCCOMB_X60_Y44_N24
\ram|Mux5~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~136_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~133_combout\ & ((\ram|Mux5~135_combout\))) # (!\ram|Mux5~133_combout\ & (\ram|Mux5~128_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~128_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux5~135_combout\,
	datad => \ram|Mux5~133_combout\,
	combout => \ram|Mux5~136_combout\);

-- Location: FF_X59_Y44_N9
\ram|s_Memoria[94][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[94][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[94][2]~q\);

-- Location: FF_X54_Y44_N29
\ram|s_Memoria[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[95][5]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[95][2]~q\);

-- Location: FF_X59_Y44_N11
\ram|s_Memoria[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[30][4]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[30][2]~q\);

-- Location: LCCOMB_X55_Y43_N26
\ram|s_Memoria[31][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[31][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[31][2]~feeder_combout\);

-- Location: FF_X55_Y43_N27
\ram|s_Memoria[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[31][2]~feeder_combout\,
	ena => \ram|s_Memoria[31][6]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[31][2]~q\);

-- Location: LCCOMB_X59_Y44_N10
\ram|Mux5~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~154_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|s_Memoria[31][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[30][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[30][2]~q\,
	datad => \ram|s_Memoria[31][2]~q\,
	combout => \ram|Mux5~154_combout\);

-- Location: LCCOMB_X54_Y44_N28
\ram|Mux5~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~155_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~154_combout\ & ((\ram|s_Memoria[95][2]~q\))) # (!\ram|Mux5~154_combout\ & (\ram|s_Memoria[94][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[94][2]~q\,
	datac => \ram|s_Memoria[95][2]~q\,
	datad => \ram|Mux5~154_combout\,
	combout => \ram|Mux5~155_combout\);

-- Location: LCCOMB_X62_Y44_N24
\ram|s_Memoria[92][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[92][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[92][2]~feeder_combout\);

-- Location: FF_X62_Y44_N25
\ram|s_Memoria[92][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[92][2]~feeder_combout\,
	ena => \ram|s_Memoria[92][5]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[92][2]~q\);

-- Location: FF_X57_Y43_N29
\ram|s_Memoria[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[93][2]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[93][2]~q\);

-- Location: LCCOMB_X60_Y43_N22
\ram|s_Memoria[29][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[29][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[29][2]~feeder_combout\);

-- Location: FF_X60_Y43_N23
\ram|s_Memoria[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[29][2]~feeder_combout\,
	ena => \ram|s_Memoria[29][0]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[29][2]~q\);

-- Location: FF_X58_Y43_N17
\ram|s_Memoria[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[28][6]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[28][2]~q\);

-- Location: LCCOMB_X58_Y43_N16
\ram|Mux5~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~147_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[29][2]~q\) # ((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[28][2]~q\ & !\addresscounter|adder|s_cntValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[29][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[28][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux5~147_combout\);

-- Location: LCCOMB_X57_Y43_N28
\ram|Mux5~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~148_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~147_combout\ & ((\ram|s_Memoria[93][2]~q\))) # (!\ram|Mux5~147_combout\ & (\ram|s_Memoria[92][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[92][2]~q\,
	datac => \ram|s_Memoria[93][2]~q\,
	datad => \ram|Mux5~147_combout\,
	combout => \ram|Mux5~148_combout\);

-- Location: LCCOMB_X66_Y42_N10
\ram|s_Memoria[76][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[76][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[76][2]~feeder_combout\);

-- Location: FF_X66_Y42_N11
\ram|s_Memoria[76][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[76][2]~feeder_combout\,
	ena => \ram|s_Memoria[76][2]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[76][2]~q\);

-- Location: FF_X57_Y43_N19
\ram|s_Memoria[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[77][3]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[77][2]~q\);

-- Location: FF_X57_Y35_N31
\ram|s_Memoria[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[12][3]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[12][2]~q\);

-- Location: LCCOMB_X58_Y42_N30
\ram|s_Memoria[13][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[13][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[13][2]~feeder_combout\);

-- Location: FF_X58_Y42_N31
\ram|s_Memoria[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[13][2]~feeder_combout\,
	ena => \ram|s_Memoria[13][3]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[13][2]~q\);

-- Location: LCCOMB_X57_Y35_N30
\ram|Mux5~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~151_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6)) # ((\ram|s_Memoria[13][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (!\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[12][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[12][2]~q\,
	datad => \ram|s_Memoria[13][2]~q\,
	combout => \ram|Mux5~151_combout\);

-- Location: LCCOMB_X57_Y43_N18
\ram|Mux5~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~152_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~151_combout\ & ((\ram|s_Memoria[77][2]~q\))) # (!\ram|Mux5~151_combout\ & (\ram|s_Memoria[76][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[76][2]~q\,
	datac => \ram|s_Memoria[77][2]~q\,
	datad => \ram|Mux5~151_combout\,
	combout => \ram|Mux5~152_combout\);

-- Location: LCCOMB_X59_Y42_N28
\ram|s_Memoria[78][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[78][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[78][2]~feeder_combout\);

-- Location: FF_X59_Y42_N29
\ram|s_Memoria[78][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[78][2]~feeder_combout\,
	ena => \ram|s_Memoria[78][4]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[78][2]~q\);

-- Location: LCCOMB_X56_Y42_N30
\ram|s_Memoria[79][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[79][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[79][2]~feeder_combout\);

-- Location: FF_X56_Y42_N31
\ram|s_Memoria[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[79][2]~feeder_combout\,
	ena => \ram|s_Memoria[79][5]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[79][2]~q\);

-- Location: LCCOMB_X57_Y42_N24
\ram|s_Memoria[15][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[15][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[15][2]~feeder_combout\);

-- Location: FF_X57_Y42_N25
\ram|s_Memoria[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[15][2]~feeder_combout\,
	ena => \ram|s_Memoria[15][3]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[15][2]~q\);

-- Location: FF_X59_Y42_N11
\ram|s_Memoria[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[14][3]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[14][2]~q\);

-- Location: LCCOMB_X59_Y42_N10
\ram|Mux5~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~149_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[15][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[14][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[15][2]~q\,
	datac => \ram|s_Memoria[14][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~149_combout\);

-- Location: LCCOMB_X55_Y42_N0
\ram|Mux5~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~150_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~149_combout\ & ((\ram|s_Memoria[79][2]~q\))) # (!\ram|Mux5~149_combout\ & (\ram|s_Memoria[78][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|Mux5~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[78][2]~q\,
	datac => \ram|s_Memoria[79][2]~q\,
	datad => \ram|Mux5~149_combout\,
	combout => \ram|Mux5~150_combout\);

-- Location: LCCOMB_X54_Y43_N20
\ram|Mux5~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~153_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux5~150_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux5~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~152_combout\,
	datad => \ram|Mux5~150_combout\,
	combout => \ram|Mux5~153_combout\);

-- Location: LCCOMB_X54_Y43_N22
\ram|Mux5~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~156_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~153_combout\ & (\ram|Mux5~155_combout\)) # (!\ram|Mux5~153_combout\ & ((\ram|Mux5~148_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~155_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~148_combout\,
	datad => \ram|Mux5~153_combout\,
	combout => \ram|Mux5~156_combout\);

-- Location: LCCOMB_X55_Y40_N12
\ram|s_Memoria[158][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[158][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[158][2]~feeder_combout\);

-- Location: FF_X55_Y40_N13
\ram|s_Memoria[158][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[158][2]~feeder_combout\,
	ena => \ram|s_Memoria[158][7]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[158][2]~q\);

-- Location: FF_X54_Y43_N15
\ram|s_Memoria[159][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[159][7]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[159][2]~q\);

-- Location: FF_X55_Y40_N19
\ram|s_Memoria[142][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[142][7]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[142][2]~q\);

-- Location: FF_X56_Y39_N1
\ram|s_Memoria[143][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[143][7]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[143][2]~q\);

-- Location: LCCOMB_X55_Y40_N18
\ram|Mux5~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~137_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(0))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[143][2]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[142][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[142][2]~q\,
	datad => \ram|s_Memoria[143][2]~q\,
	combout => \ram|Mux5~137_combout\);

-- Location: LCCOMB_X54_Y43_N14
\ram|Mux5~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~138_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~137_combout\ & ((\ram|s_Memoria[159][2]~q\))) # (!\ram|Mux5~137_combout\ & (\ram|s_Memoria[158][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[158][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[159][2]~q\,
	datad => \ram|Mux5~137_combout\,
	combout => \ram|Mux5~138_combout\);

-- Location: LCCOMB_X59_Y41_N24
\ram|s_Memoria[222][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[222][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[222][2]~feeder_combout\);

-- Location: FF_X59_Y41_N25
\ram|s_Memoria[222][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[222][2]~feeder_combout\,
	ena => \ram|s_Memoria[222][3]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[222][2]~q\);

-- Location: FF_X53_Y39_N3
\ram|s_Memoria[223][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[223][2]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[223][2]~q\);

-- Location: LCCOMB_X53_Y39_N24
\ram|s_Memoria[207][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[207][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[207][2]~feeder_combout\);

-- Location: FF_X53_Y39_N25
\ram|s_Memoria[207][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[207][2]~feeder_combout\,
	ena => \ram|s_Memoria[207][0]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[207][2]~q\);

-- Location: FF_X59_Y41_N11
\ram|s_Memoria[206][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[206][3]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[206][2]~q\);

-- Location: LCCOMB_X59_Y41_N10
\ram|Mux5~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~144_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[207][2]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[206][2]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[207][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[206][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux5~144_combout\);

-- Location: LCCOMB_X53_Y39_N2
\ram|Mux5~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~145_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~144_combout\ & ((\ram|s_Memoria[223][2]~q\))) # (!\ram|Mux5~144_combout\ & (\ram|s_Memoria[222][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[222][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[223][2]~q\,
	datad => \ram|Mux5~144_combout\,
	combout => \ram|Mux5~145_combout\);

-- Location: LCCOMB_X61_Y43_N8
\ram|s_Memoria[156][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[156][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[156][2]~feeder_combout\);

-- Location: FF_X61_Y43_N9
\ram|s_Memoria[156][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[156][2]~feeder_combout\,
	ena => \ram|s_Memoria[156][7]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[156][2]~q\);

-- Location: LCCOMB_X60_Y43_N4
\ram|s_Memoria[157][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[157][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[157][2]~feeder_combout\);

-- Location: FF_X60_Y43_N5
\ram|s_Memoria[157][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[157][2]~feeder_combout\,
	ena => \ram|s_Memoria[157][7]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[157][2]~q\);

-- Location: LCCOMB_X58_Y42_N28
\ram|s_Memoria[141][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[141][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[141][2]~feeder_combout\);

-- Location: FF_X58_Y42_N29
\ram|s_Memoria[141][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[141][2]~feeder_combout\,
	ena => \ram|s_Memoria[141][7]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[141][2]~q\);

-- Location: FF_X56_Y41_N11
\ram|s_Memoria[140][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[140][7]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[140][2]~q\);

-- Location: LCCOMB_X56_Y41_N10
\ram|Mux5~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~141_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[141][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[140][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[141][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[140][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~141_combout\);

-- Location: LCCOMB_X56_Y43_N24
\ram|Mux5~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~142_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~141_combout\ & ((\ram|s_Memoria[157][2]~q\))) # (!\ram|Mux5~141_combout\ & (\ram|s_Memoria[156][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[156][2]~q\,
	datab => \ram|s_Memoria[157][2]~q\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux5~141_combout\,
	combout => \ram|Mux5~142_combout\);

-- Location: LCCOMB_X65_Y41_N30
\ram|s_Memoria[220][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[220][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[220][2]~feeder_combout\);

-- Location: FF_X65_Y41_N31
\ram|s_Memoria[220][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[220][2]~feeder_combout\,
	ena => \ram|s_Memoria[220][4]~414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[220][2]~q\);

-- Location: FF_X65_Y43_N7
\ram|s_Memoria[221][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[221][4]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[221][2]~q\);

-- Location: LCCOMB_X63_Y40_N24
\ram|s_Memoria[205][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[205][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[205][2]~feeder_combout\);

-- Location: FF_X63_Y40_N25
\ram|s_Memoria[205][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[205][2]~feeder_combout\,
	ena => \ram|s_Memoria[205][3]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[205][2]~q\);

-- Location: FF_X65_Y43_N29
\ram|s_Memoria[204][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[204][3]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[204][2]~q\);

-- Location: LCCOMB_X65_Y43_N28
\ram|Mux5~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~139_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[205][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[204][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[205][2]~q\,
	datac => \ram|s_Memoria[204][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~139_combout\);

-- Location: LCCOMB_X65_Y43_N6
\ram|Mux5~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~140_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~139_combout\ & ((\ram|s_Memoria[221][2]~q\))) # (!\ram|Mux5~139_combout\ & (\ram|s_Memoria[220][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[220][2]~q\,
	datac => \ram|s_Memoria[221][2]~q\,
	datad => \ram|Mux5~139_combout\,
	combout => \ram|Mux5~140_combout\);

-- Location: LCCOMB_X54_Y43_N24
\ram|Mux5~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~143_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(6))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~140_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux5~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|Mux5~142_combout\,
	datad => \ram|Mux5~140_combout\,
	combout => \ram|Mux5~143_combout\);

-- Location: LCCOMB_X54_Y43_N2
\ram|Mux5~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~146_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~143_combout\ & ((\ram|Mux5~145_combout\))) # (!\ram|Mux5~143_combout\ & (\ram|Mux5~138_combout\)))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~138_combout\,
	datac => \ram|Mux5~145_combout\,
	datad => \ram|Mux5~143_combout\,
	combout => \ram|Mux5~146_combout\);

-- Location: LCCOMB_X54_Y43_N4
\ram|Mux5~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~157_combout\ = (\addresscounter|adder|s_cntValue\(7) & ((\addresscounter|adder|s_cntValue\(5)) # ((\ram|Mux5~146_combout\)))) # (!\addresscounter|adder|s_cntValue\(7) & (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux5~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(7),
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux5~156_combout\,
	datad => \ram|Mux5~146_combout\,
	combout => \ram|Mux5~157_combout\);

-- Location: LCCOMB_X58_Y41_N10
\ram|s_Memoria[239][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[239][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[239][2]~feeder_combout\);

-- Location: FF_X58_Y41_N11
\ram|s_Memoria[239][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[239][2]~feeder_combout\,
	ena => \ram|s_Memoria[239][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[239][2]~q\);

-- Location: FF_X61_Y41_N21
\ram|s_Memoria[238][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[238][1]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[238][2]~q\);

-- Location: LCCOMB_X61_Y41_N20
\ram|Mux5~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~165_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[239][2]~q\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|s_Memoria[238][2]~q\ & !\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[239][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[238][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux5~165_combout\);

-- Location: LCCOMB_X65_Y37_N6
\ram|s_Memoria[254][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[254][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[254][2]~feeder_combout\);

-- Location: FF_X65_Y37_N7
\ram|s_Memoria[254][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[254][2]~feeder_combout\,
	ena => \ram|s_Memoria[254][4]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[254][2]~q\);

-- Location: FF_X58_Y41_N29
\ram|s_Memoria[255][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[255][0]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[255][2]~q\);

-- Location: LCCOMB_X58_Y41_N28
\ram|Mux5~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~166_combout\ = (\ram|Mux5~165_combout\ & (((\ram|s_Memoria[255][2]~q\) # (!\addresscounter|adder|s_cntValue\(4))))) # (!\ram|Mux5~165_combout\ & (\ram|s_Memoria[254][2]~q\ & ((\addresscounter|adder|s_cntValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~165_combout\,
	datab => \ram|s_Memoria[254][2]~q\,
	datac => \ram|s_Memoria[255][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux5~166_combout\);

-- Location: LCCOMB_X55_Y41_N2
\ram|s_Memoria[190][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[190][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[190][2]~feeder_combout\);

-- Location: FF_X55_Y41_N3
\ram|s_Memoria[190][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[190][2]~feeder_combout\,
	ena => \ram|s_Memoria[190][3]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[190][2]~q\);

-- Location: FF_X57_Y44_N19
\ram|s_Memoria[191][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[191][0]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[191][2]~q\);

-- Location: LCCOMB_X54_Y42_N20
\ram|s_Memoria[175][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[175][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[175][2]~feeder_combout\);

-- Location: FF_X54_Y42_N21
\ram|s_Memoria[175][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[175][2]~feeder_combout\,
	ena => \ram|s_Memoria[175][4]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[175][2]~q\);

-- Location: FF_X55_Y41_N17
\ram|s_Memoria[174][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[174][5]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[174][2]~q\);

-- Location: LCCOMB_X55_Y41_N16
\ram|Mux5~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~158_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[175][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[174][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[175][2]~q\,
	datac => \ram|s_Memoria[174][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~158_combout\);

-- Location: LCCOMB_X57_Y44_N18
\ram|Mux5~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~159_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~158_combout\ & ((\ram|s_Memoria[191][2]~q\))) # (!\ram|Mux5~158_combout\ & (\ram|s_Memoria[190][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[190][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[191][2]~q\,
	datad => \ram|Mux5~158_combout\,
	combout => \ram|Mux5~159_combout\);

-- Location: FF_X59_Y38_N15
\ram|s_Memoria[252][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[252][2]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[252][2]~q\);

-- Location: FF_X59_Y38_N1
\ram|s_Memoria[253][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[253][4]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[253][2]~q\);

-- Location: LCCOMB_X65_Y38_N14
\ram|s_Memoria[237][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[237][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[237][2]~feeder_combout\);

-- Location: FF_X65_Y38_N15
\ram|s_Memoria[237][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[237][2]~feeder_combout\,
	ena => \ram|s_Memoria[237][6]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[237][2]~q\);

-- Location: FF_X65_Y38_N1
\ram|s_Memoria[236][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[236][7]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[236][2]~q\);

-- Location: LCCOMB_X65_Y38_N0
\ram|Mux5~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~160_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[237][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[236][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[237][2]~q\,
	datac => \ram|s_Memoria[236][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~160_combout\);

-- Location: LCCOMB_X59_Y38_N0
\ram|Mux5~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~161_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~160_combout\ & ((\ram|s_Memoria[253][2]~q\))) # (!\ram|Mux5~160_combout\ & (\ram|s_Memoria[252][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[252][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[253][2]~q\,
	datad => \ram|Mux5~160_combout\,
	combout => \ram|Mux5~161_combout\);

-- Location: LCCOMB_X60_Y37_N12
\ram|s_Memoria[188][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[188][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[188][2]~feeder_combout\);

-- Location: FF_X60_Y37_N13
\ram|s_Memoria[188][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[188][2]~feeder_combout\,
	ena => \ram|s_Memoria[188][6]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[188][2]~q\);

-- Location: FF_X60_Y37_N3
\ram|s_Memoria[189][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[189][1]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[189][2]~q\);

-- Location: LCCOMB_X53_Y43_N28
\ram|s_Memoria[173][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[173][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[173][2]~feeder_combout\);

-- Location: FF_X53_Y43_N29
\ram|s_Memoria[173][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[173][2]~feeder_combout\,
	ena => \ram|s_Memoria[173][7]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[173][2]~q\);

-- Location: FF_X53_Y43_N15
\ram|s_Memoria[172][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[172][7]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[172][2]~q\);

-- Location: LCCOMB_X53_Y43_N14
\ram|Mux5~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~162_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[173][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(0) & ((\ram|s_Memoria[172][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[173][2]~q\,
	datac => \ram|s_Memoria[172][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~162_combout\);

-- Location: LCCOMB_X60_Y37_N2
\ram|Mux5~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~163_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~162_combout\ & ((\ram|s_Memoria[189][2]~q\))) # (!\ram|Mux5~162_combout\ & (\ram|s_Memoria[188][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[188][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[189][2]~q\,
	datad => \ram|Mux5~162_combout\,
	combout => \ram|Mux5~163_combout\);

-- Location: LCCOMB_X59_Y38_N2
\ram|Mux5~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~164_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(1)) # ((\ram|Mux5~161_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux5~161_combout\,
	datad => \ram|Mux5~163_combout\,
	combout => \ram|Mux5~164_combout\);

-- Location: LCCOMB_X59_Y38_N4
\ram|Mux5~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~167_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~164_combout\ & (\ram|Mux5~166_combout\)) # (!\ram|Mux5~164_combout\ & ((\ram|Mux5~159_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~166_combout\,
	datac => \ram|Mux5~159_combout\,
	datad => \ram|Mux5~164_combout\,
	combout => \ram|Mux5~167_combout\);

-- Location: LCCOMB_X55_Y35_N4
\ram|Mux5~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~168_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux5~157_combout\ & ((\ram|Mux5~167_combout\))) # (!\ram|Mux5~157_combout\ & (\ram|Mux5~136_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux5~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~136_combout\,
	datab => \addresscounter|adder|s_cntValue\(5),
	datac => \ram|Mux5~157_combout\,
	datad => \ram|Mux5~167_combout\,
	combout => \ram|Mux5~168_combout\);

-- Location: LCCOMB_X55_Y33_N22
\ram|s_Memoria[155][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[155][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[155][2]~feeder_combout\);

-- Location: FF_X55_Y33_N23
\ram|s_Memoria[155][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[155][2]~feeder_combout\,
	ena => \ram|s_Memoria[155][7]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[155][2]~q\);

-- Location: FF_X57_Y30_N1
\ram|s_Memoria[187][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[187][6]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[187][2]~q\);

-- Location: LCCOMB_X65_Y32_N12
\ram|s_Memoria[186][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[186][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[186][2]~feeder_combout\);

-- Location: FF_X65_Y32_N13
\ram|s_Memoria[186][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[186][2]~feeder_combout\,
	ena => \ram|s_Memoria[186][2]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[186][2]~q\);

-- Location: FF_X61_Y33_N13
\ram|s_Memoria[154][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[154][7]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[154][2]~q\);

-- Location: LCCOMB_X61_Y33_N12
\ram|Mux5~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~73_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[186][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[154][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[186][2]~q\,
	datac => \ram|s_Memoria[154][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~73_combout\);

-- Location: LCCOMB_X57_Y30_N0
\ram|Mux5~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~74_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~73_combout\ & ((\ram|s_Memoria[187][2]~q\))) # (!\ram|Mux5~73_combout\ & (\ram|s_Memoria[155][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[155][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[187][2]~q\,
	datad => \ram|Mux5~73_combout\,
	combout => \ram|Mux5~74_combout\);

-- Location: FF_X55_Y31_N29
\ram|s_Memoria[219][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[219][4]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[219][2]~q\);

-- Location: FF_X58_Y31_N17
\ram|s_Memoria[251][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[251][3]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[251][2]~q\);

-- Location: FF_X66_Y34_N27
\ram|s_Memoria[218][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[218][4]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[218][2]~q\);

-- Location: LCCOMB_X62_Y36_N18
\ram|s_Memoria[250][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[250][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[250][2]~feeder_combout\);

-- Location: FF_X62_Y36_N19
\ram|s_Memoria[250][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[250][2]~feeder_combout\,
	ena => \ram|s_Memoria[250][1]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[250][2]~q\);

-- Location: LCCOMB_X66_Y34_N26
\ram|Mux5~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~80_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[250][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(5) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[218][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[218][2]~q\,
	datad => \ram|s_Memoria[250][2]~q\,
	combout => \ram|Mux5~80_combout\);

-- Location: LCCOMB_X58_Y31_N16
\ram|Mux5~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~81_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~80_combout\ & ((\ram|s_Memoria[251][2]~q\))) # (!\ram|Mux5~80_combout\ & (\ram|s_Memoria[219][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[219][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[251][2]~q\,
	datad => \ram|Mux5~80_combout\,
	combout => \ram|Mux5~81_combout\);

-- Location: LCCOMB_X50_Y39_N26
\ram|s_Memoria[139][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[139][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[139][2]~feeder_combout\);

-- Location: FF_X50_Y39_N27
\ram|s_Memoria[139][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[139][2]~feeder_combout\,
	ena => \ram|s_Memoria[139][0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[139][2]~q\);

-- Location: FF_X57_Y33_N21
\ram|s_Memoria[171][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[171][7]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[171][2]~q\);

-- Location: LCCOMB_X65_Y32_N26
\ram|s_Memoria[170][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[170][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[170][2]~feeder_combout\);

-- Location: FF_X65_Y32_N27
\ram|s_Memoria[170][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[170][2]~feeder_combout\,
	ena => \ram|s_Memoria[170][7]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[170][2]~q\);

-- Location: FF_X61_Y33_N27
\ram|s_Memoria[138][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[138][7]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[138][2]~q\);

-- Location: LCCOMB_X61_Y33_N26
\ram|Mux5~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~77_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[170][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|s_Memoria[138][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|s_Memoria[170][2]~q\,
	datac => \ram|s_Memoria[138][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~77_combout\);

-- Location: LCCOMB_X57_Y33_N20
\ram|Mux5~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~78_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~77_combout\ & ((\ram|s_Memoria[171][2]~q\))) # (!\ram|Mux5~77_combout\ & (\ram|s_Memoria[139][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[139][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[171][2]~q\,
	datad => \ram|Mux5~77_combout\,
	combout => \ram|Mux5~78_combout\);

-- Location: FF_X56_Y31_N9
\ram|s_Memoria[203][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[203][4]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[203][2]~q\);

-- Location: FF_X58_Y31_N25
\ram|s_Memoria[235][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[235][0]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[235][2]~q\);

-- Location: LCCOMB_X65_Y34_N8
\ram|s_Memoria[234][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[234][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[234][2]~feeder_combout\);

-- Location: FF_X65_Y34_N9
\ram|s_Memoria[234][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[234][2]~feeder_combout\,
	ena => \ram|s_Memoria[234][1]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[234][2]~q\);

-- Location: FF_X66_Y34_N25
\ram|s_Memoria[202][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[202][4]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[202][2]~q\);

-- Location: LCCOMB_X66_Y34_N24
\ram|Mux5~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~75_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[234][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[202][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[234][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[202][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux5~75_combout\);

-- Location: LCCOMB_X58_Y31_N24
\ram|Mux5~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~76_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~75_combout\ & ((\ram|s_Memoria[235][2]~q\))) # (!\ram|Mux5~75_combout\ & (\ram|s_Memoria[203][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[203][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[235][2]~q\,
	datad => \ram|Mux5~75_combout\,
	combout => \ram|Mux5~76_combout\);

-- Location: LCCOMB_X58_Y31_N26
\ram|Mux5~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~79_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4)) # ((\ram|Mux5~76_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (!\addresscounter|adder|s_cntValue\(4) & (\ram|Mux5~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~78_combout\,
	datad => \ram|Mux5~76_combout\,
	combout => \ram|Mux5~79_combout\);

-- Location: LCCOMB_X55_Y35_N10
\ram|Mux5~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~82_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~79_combout\ & ((\ram|Mux5~81_combout\))) # (!\ram|Mux5~79_combout\ & (\ram|Mux5~74_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~74_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~81_combout\,
	datad => \ram|Mux5~79_combout\,
	combout => \ram|Mux5~82_combout\);

-- Location: FF_X54_Y33_N13
\ram|s_Memoria[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[27][6]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[27][2]~q\);

-- Location: FF_X52_Y33_N23
\ram|s_Memoria[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[59][7]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[59][2]~q\);

-- Location: LCCOMB_X61_Y32_N6
\ram|s_Memoria[58][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[58][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[58][2]~feeder_combout\);

-- Location: FF_X61_Y32_N7
\ram|s_Memoria[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[58][2]~feeder_combout\,
	ena => \ram|s_Memoria[58][1]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[58][2]~q\);

-- Location: FF_X58_Y35_N31
\ram|s_Memoria[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[26][5]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[26][2]~q\);

-- Location: LCCOMB_X58_Y35_N30
\ram|Mux5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~44_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[58][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[26][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[58][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[26][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux5~44_combout\);

-- Location: LCCOMB_X52_Y33_N22
\ram|Mux5~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~45_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~44_combout\ & ((\ram|s_Memoria[59][2]~q\))) # (!\ram|Mux5~44_combout\ & (\ram|s_Memoria[27][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[27][2]~q\,
	datac => \ram|s_Memoria[59][2]~q\,
	datad => \ram|Mux5~44_combout\,
	combout => \ram|Mux5~45_combout\);

-- Location: LCCOMB_X53_Y33_N26
\ram|s_Memoria[11][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[11][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[11][2]~feeder_combout\);

-- Location: FF_X53_Y33_N27
\ram|s_Memoria[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[11][2]~feeder_combout\,
	ena => \ram|s_Memoria[11][2]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[11][2]~q\);

-- Location: FF_X56_Y33_N21
\ram|s_Memoria[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[43][0]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[43][2]~q\);

-- Location: LCCOMB_X60_Y33_N18
\ram|s_Memoria[42][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[42][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[42][2]~feeder_combout\);

-- Location: FF_X60_Y33_N19
\ram|s_Memoria[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[42][2]~feeder_combout\,
	ena => \ram|s_Memoria[42][3]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[42][2]~q\);

-- Location: FF_X62_Y33_N29
\ram|s_Memoria[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[10][4]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[10][2]~q\);

-- Location: LCCOMB_X62_Y33_N28
\ram|Mux5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~46_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[42][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[10][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[42][2]~q\,
	datac => \ram|s_Memoria[10][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux5~46_combout\);

-- Location: LCCOMB_X56_Y33_N20
\ram|Mux5~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~47_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~46_combout\ & ((\ram|s_Memoria[43][2]~q\))) # (!\ram|Mux5~46_combout\ & (\ram|s_Memoria[11][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[11][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[43][2]~q\,
	datad => \ram|Mux5~46_combout\,
	combout => \ram|Mux5~47_combout\);

-- Location: LCCOMB_X52_Y33_N16
\ram|Mux5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~48_combout\ = (\addresscounter|adder|s_cntValue\(6) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(6) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux5~45_combout\)) # (!\addresscounter|adder|s_cntValue\(4) & 
-- ((\ram|Mux5~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~45_combout\,
	datad => \ram|Mux5~47_combout\,
	combout => \ram|Mux5~48_combout\);

-- Location: LCCOMB_X56_Y33_N18
\ram|s_Memoria[107][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[107][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[107][2]~feeder_combout\);

-- Location: FF_X56_Y33_N19
\ram|s_Memoria[107][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[107][2]~feeder_combout\,
	ena => \ram|s_Memoria[107][7]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[107][2]~q\);

-- Location: FF_X53_Y33_N1
\ram|s_Memoria[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[75][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[75][2]~q\);

-- Location: LCCOMB_X65_Y33_N14
\ram|s_Memoria[106][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[106][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[106][2]~feeder_combout\);

-- Location: FF_X65_Y33_N15
\ram|s_Memoria[106][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[106][2]~feeder_combout\,
	ena => \ram|s_Memoria[106][5]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[106][2]~q\);

-- Location: FF_X65_Y33_N9
\ram|s_Memoria[74][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[74][5]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[74][2]~q\);

-- Location: LCCOMB_X65_Y33_N8
\ram|Mux5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~42_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[106][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[74][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[106][2]~q\,
	datac => \ram|s_Memoria[74][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux5~42_combout\);

-- Location: LCCOMB_X53_Y33_N0
\ram|Mux5~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~43_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~42_combout\ & (\ram|s_Memoria[107][2]~q\)) # (!\ram|Mux5~42_combout\ & ((\ram|s_Memoria[75][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[107][2]~q\,
	datac => \ram|s_Memoria[75][2]~q\,
	datad => \ram|Mux5~42_combout\,
	combout => \ram|Mux5~43_combout\);

-- Location: FF_X53_Y38_N31
\ram|s_Memoria[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[91][1]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[91][2]~q\);

-- Location: FF_X52_Y33_N19
\ram|s_Memoria[123][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[123][0]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[123][2]~q\);

-- Location: LCCOMB_X67_Y39_N0
\ram|s_Memoria[122][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[122][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[122][2]~feeder_combout\);

-- Location: FF_X67_Y39_N1
\ram|s_Memoria[122][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[122][2]~feeder_combout\,
	ena => \ram|s_Memoria[122][0]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[122][2]~q\);

-- Location: FF_X67_Y39_N11
\ram|s_Memoria[90][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[90][7]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[90][2]~q\);

-- Location: LCCOMB_X67_Y39_N10
\ram|Mux5~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~49_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(5))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(5) & (\ram|s_Memoria[122][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(5) & ((\ram|s_Memoria[90][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[122][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[90][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(5),
	combout => \ram|Mux5~49_combout\);

-- Location: LCCOMB_X52_Y33_N18
\ram|Mux5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~50_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~49_combout\ & ((\ram|s_Memoria[123][2]~q\))) # (!\ram|Mux5~49_combout\ & (\ram|s_Memoria[91][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[91][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[123][2]~q\,
	datad => \ram|Mux5~49_combout\,
	combout => \ram|Mux5~50_combout\);

-- Location: LCCOMB_X52_Y33_N24
\ram|Mux5~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~51_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|Mux5~48_combout\ & ((\ram|Mux5~50_combout\))) # (!\ram|Mux5~48_combout\ & (\ram|Mux5~43_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux5~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux5~48_combout\,
	datac => \ram|Mux5~43_combout\,
	datad => \ram|Mux5~50_combout\,
	combout => \ram|Mux5~51_combout\);

-- Location: LCCOMB_X60_Y38_N2
\ram|s_Memoria[216][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[216][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[216][2]~feeder_combout\);

-- Location: FF_X60_Y38_N3
\ram|s_Memoria[216][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[216][2]~feeder_combout\,
	ena => \ram|s_Memoria[216][4]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[216][2]~q\);

-- Location: FF_X60_Y38_N21
\ram|s_Memoria[152][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[152][7]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[152][2]~q\);

-- Location: LCCOMB_X60_Y38_N20
\ram|Mux5~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~52_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[216][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[152][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[216][2]~q\,
	datac => \ram|s_Memoria[152][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux5~52_combout\);

-- Location: LCCOMB_X56_Y30_N2
\ram|s_Memoria[153][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[153][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[153][2]~feeder_combout\);

-- Location: FF_X56_Y30_N3
\ram|s_Memoria[153][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[153][2]~feeder_combout\,
	ena => \ram|s_Memoria[153][7]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[153][2]~q\);

-- Location: FF_X57_Y31_N1
\ram|s_Memoria[217][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[217][4]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[217][2]~q\);

-- Location: LCCOMB_X57_Y31_N0
\ram|Mux5~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~53_combout\ = (\ram|Mux5~52_combout\ & (((\ram|s_Memoria[217][2]~q\) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\ram|Mux5~52_combout\ & (\ram|s_Memoria[153][2]~q\ & ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~52_combout\,
	datab => \ram|s_Memoria[153][2]~q\,
	datac => \ram|s_Memoria[217][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~53_combout\);

-- Location: LCCOMB_X58_Y30_N6
\ram|s_Memoria[185][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[185][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[185][2]~feeder_combout\);

-- Location: FF_X58_Y30_N7
\ram|s_Memoria[185][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[185][2]~feeder_combout\,
	ena => \ram|s_Memoria[185][2]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[185][2]~q\);

-- Location: FF_X58_Y30_N1
\ram|s_Memoria[249][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[249][7]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[249][2]~q\);

-- Location: LCCOMB_X61_Y30_N10
\ram|s_Memoria[248][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[248][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[248][2]~feeder_combout\);

-- Location: FF_X61_Y30_N11
\ram|s_Memoria[248][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[248][2]~feeder_combout\,
	ena => \ram|s_Memoria[248][1]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[248][2]~q\);

-- Location: FF_X61_Y30_N29
\ram|s_Memoria[184][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[184][2]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[184][2]~q\);

-- Location: LCCOMB_X61_Y30_N28
\ram|Mux5~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~59_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[248][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[184][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[248][2]~q\,
	datac => \ram|s_Memoria[184][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~59_combout\);

-- Location: LCCOMB_X58_Y30_N0
\ram|Mux5~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~60_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~59_combout\ & ((\ram|s_Memoria[249][2]~q\))) # (!\ram|Mux5~59_combout\ & (\ram|s_Memoria[185][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[185][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[249][2]~q\,
	datad => \ram|Mux5~59_combout\,
	combout => \ram|Mux5~60_combout\);

-- Location: LCCOMB_X59_Y30_N26
\ram|s_Memoria[169][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[169][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[169][2]~feeder_combout\);

-- Location: FF_X59_Y30_N27
\ram|s_Memoria[169][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[169][2]~feeder_combout\,
	ena => \ram|s_Memoria[169][7]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[169][2]~q\);

-- Location: FF_X59_Y30_N21
\ram|s_Memoria[233][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[233][0]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[233][2]~q\);

-- Location: LCCOMB_X60_Y30_N14
\ram|s_Memoria[232][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[232][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[232][2]~feeder_combout\);

-- Location: FF_X60_Y30_N15
\ram|s_Memoria[232][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[232][2]~feeder_combout\,
	ena => \ram|s_Memoria[232][3]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[232][2]~q\);

-- Location: FF_X60_Y30_N5
\ram|s_Memoria[168][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[168][7]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[168][2]~q\);

-- Location: LCCOMB_X60_Y30_N4
\ram|Mux5~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~54_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[232][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[168][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[232][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[168][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~54_combout\);

-- Location: LCCOMB_X59_Y30_N20
\ram|Mux5~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~55_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~54_combout\ & ((\ram|s_Memoria[233][2]~q\))) # (!\ram|Mux5~54_combout\ & (\ram|s_Memoria[169][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[169][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[233][2]~q\,
	datad => \ram|Mux5~54_combout\,
	combout => \ram|Mux5~55_combout\);

-- Location: LCCOMB_X56_Y30_N0
\ram|s_Memoria[137][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[137][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[137][2]~feeder_combout\);

-- Location: FF_X56_Y30_N1
\ram|s_Memoria[137][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[137][2]~feeder_combout\,
	ena => \ram|s_Memoria[137][3]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[137][2]~q\);

-- Location: FF_X61_Y35_N27
\ram|s_Memoria[201][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[201][4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[201][2]~q\);

-- Location: LCCOMB_X62_Y30_N14
\ram|s_Memoria[200][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[200][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[200][2]~feeder_combout\);

-- Location: FF_X62_Y30_N15
\ram|s_Memoria[200][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[200][2]~feeder_combout\,
	ena => \ram|s_Memoria[200][4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[200][2]~q\);

-- Location: FF_X62_Y30_N1
\ram|s_Memoria[136][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[136][1]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[136][2]~q\);

-- Location: LCCOMB_X62_Y30_N0
\ram|Mux5~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~56_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[200][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[136][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[200][2]~q\,
	datac => \ram|s_Memoria[136][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux5~56_combout\);

-- Location: LCCOMB_X61_Y35_N26
\ram|Mux5~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~57_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~56_combout\ & ((\ram|s_Memoria[201][2]~q\))) # (!\ram|Mux5~56_combout\ & (\ram|s_Memoria[137][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[137][2]~q\,
	datac => \ram|s_Memoria[201][2]~q\,
	datad => \ram|Mux5~56_combout\,
	combout => \ram|Mux5~57_combout\);

-- Location: LCCOMB_X55_Y35_N20
\ram|Mux5~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~58_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux5~55_combout\) # ((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(5) & (((!\addresscounter|adder|s_cntValue\(4) & \ram|Mux5~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux5~55_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \ram|Mux5~57_combout\,
	combout => \ram|Mux5~58_combout\);

-- Location: LCCOMB_X55_Y35_N26
\ram|Mux5~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~61_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~58_combout\ & ((\ram|Mux5~60_combout\))) # (!\ram|Mux5~58_combout\ & (\ram|Mux5~53_combout\)))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~53_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~60_combout\,
	datad => \ram|Mux5~58_combout\,
	combout => \ram|Mux5~61_combout\);

-- Location: LCCOMB_X56_Y35_N28
\ram|s_Memoria[25][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[25][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[25][2]~feeder_combout\);

-- Location: FF_X56_Y35_N29
\ram|s_Memoria[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[25][2]~feeder_combout\,
	ena => \ram|s_Memoria[25][4]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[25][2]~q\);

-- Location: FF_X59_Y35_N17
\ram|s_Memoria[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[89][1]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[89][2]~q\);

-- Location: LCCOMB_X60_Y31_N18
\ram|s_Memoria[88][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[88][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[88][2]~feeder_combout\);

-- Location: FF_X60_Y31_N19
\ram|s_Memoria[88][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[88][2]~feeder_combout\,
	ena => \ram|s_Memoria[88][2]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[88][2]~q\);

-- Location: FF_X58_Y35_N9
\ram|s_Memoria[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[24][4]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[24][2]~q\);

-- Location: LCCOMB_X58_Y35_N8
\ram|Mux5~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~64_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[88][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[24][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[88][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(6),
	datac => \ram|s_Memoria[24][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~64_combout\);

-- Location: LCCOMB_X59_Y35_N16
\ram|Mux5~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~65_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~64_combout\ & ((\ram|s_Memoria[89][2]~q\))) # (!\ram|Mux5~64_combout\ & (\ram|s_Memoria[25][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[25][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[89][2]~q\,
	datad => \ram|Mux5~64_combout\,
	combout => \ram|Mux5~65_combout\);

-- Location: LCCOMB_X56_Y35_N10
\ram|s_Memoria[9][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[9][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[9][2]~feeder_combout\);

-- Location: FF_X56_Y35_N11
\ram|s_Memoria[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[9][2]~feeder_combout\,
	ena => \ram|s_Memoria[9][3]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[9][2]~q\);

-- Location: FF_X59_Y35_N11
\ram|s_Memoria[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[73][6]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[73][2]~q\);

-- Location: LCCOMB_X60_Y31_N4
\ram|s_Memoria[72][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[72][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[72][2]~feeder_combout\);

-- Location: FF_X60_Y31_N5
\ram|s_Memoria[72][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[72][2]~feeder_combout\,
	ena => \ram|s_Memoria[72][6]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[72][2]~q\);

-- Location: FF_X60_Y35_N29
\ram|s_Memoria[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[8][3]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[8][2]~q\);

-- Location: LCCOMB_X60_Y35_N28
\ram|Mux5~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~66_combout\ = (\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[72][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(6) & (((\ram|s_Memoria[8][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|s_Memoria[72][2]~q\,
	datac => \ram|s_Memoria[8][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~66_combout\);

-- Location: LCCOMB_X59_Y35_N10
\ram|Mux5~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~67_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~66_combout\ & ((\ram|s_Memoria[73][2]~q\))) # (!\ram|Mux5~66_combout\ & (\ram|s_Memoria[9][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[9][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[73][2]~q\,
	datad => \ram|Mux5~66_combout\,
	combout => \ram|Mux5~67_combout\);

-- Location: LCCOMB_X55_Y37_N18
\ram|Mux5~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~68_combout\ = (\addresscounter|adder|s_cntValue\(5) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(5) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|Mux5~65_combout\)) # (!\addresscounter|adder|s_cntValue\(4) & 
-- ((\ram|Mux5~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~65_combout\,
	datad => \ram|Mux5~67_combout\,
	combout => \ram|Mux5~68_combout\);

-- Location: LCCOMB_X54_Y34_N16
\ram|s_Memoria[41][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[41][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[41][2]~feeder_combout\);

-- Location: FF_X54_Y34_N17
\ram|s_Memoria[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[41][2]~feeder_combout\,
	ena => \ram|s_Memoria[41][5]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[41][2]~q\);

-- Location: FF_X55_Y30_N1
\ram|s_Memoria[105][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[105][7]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[105][2]~q\);

-- Location: LCCOMB_X59_Y31_N26
\ram|s_Memoria[104][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[104][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[104][2]~feeder_combout\);

-- Location: FF_X59_Y31_N27
\ram|s_Memoria[104][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[104][2]~feeder_combout\,
	ena => \ram|s_Memoria[104][4]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[104][2]~q\);

-- Location: FF_X59_Y32_N5
\ram|s_Memoria[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[40][5]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[40][2]~q\);

-- Location: LCCOMB_X59_Y32_N4
\ram|Mux5~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~62_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[104][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[40][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[104][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[40][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux5~62_combout\);

-- Location: LCCOMB_X55_Y30_N0
\ram|Mux5~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~63_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~62_combout\ & ((\ram|s_Memoria[105][2]~q\))) # (!\ram|Mux5~62_combout\ & (\ram|s_Memoria[41][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[41][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[105][2]~q\,
	datad => \ram|Mux5~62_combout\,
	combout => \ram|Mux5~63_combout\);

-- Location: LCCOMB_X54_Y34_N6
\ram|s_Memoria[57][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[57][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[57][2]~feeder_combout\);

-- Location: FF_X54_Y34_N7
\ram|s_Memoria[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[57][2]~feeder_combout\,
	ena => \ram|s_Memoria[57][5]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[57][2]~q\);

-- Location: FF_X55_Y42_N9
\ram|s_Memoria[121][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[121][4]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[121][2]~q\);

-- Location: LCCOMB_X56_Y45_N12
\ram|s_Memoria[120][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[120][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[120][2]~feeder_combout\);

-- Location: FF_X56_Y45_N13
\ram|s_Memoria[120][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[120][2]~feeder_combout\,
	ena => \ram|s_Memoria[120][3]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[120][2]~q\);

-- Location: FF_X56_Y45_N27
\ram|s_Memoria[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[56][4]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[56][2]~q\);

-- Location: LCCOMB_X56_Y45_N26
\ram|Mux5~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~69_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(6))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(6) & (\ram|s_Memoria[120][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(6) & ((\ram|s_Memoria[56][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[120][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[56][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(6),
	combout => \ram|Mux5~69_combout\);

-- Location: LCCOMB_X55_Y42_N8
\ram|Mux5~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~70_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~69_combout\ & ((\ram|s_Memoria[121][2]~q\))) # (!\ram|Mux5~69_combout\ & (\ram|s_Memoria[57][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[57][2]~q\,
	datac => \ram|s_Memoria[121][2]~q\,
	datad => \ram|Mux5~69_combout\,
	combout => \ram|Mux5~70_combout\);

-- Location: LCCOMB_X55_Y37_N4
\ram|Mux5~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~71_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux5~68_combout\ & ((\ram|Mux5~70_combout\))) # (!\ram|Mux5~68_combout\ & (\ram|Mux5~63_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (\ram|Mux5~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux5~68_combout\,
	datac => \ram|Mux5~63_combout\,
	datad => \ram|Mux5~70_combout\,
	combout => \ram|Mux5~71_combout\);

-- Location: LCCOMB_X55_Y35_N0
\ram|Mux5~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~72_combout\ = (\addresscounter|adder|s_cntValue\(1) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux5~61_combout\)) # (!\addresscounter|adder|s_cntValue\(7) & 
-- ((\ram|Mux5~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux5~61_combout\,
	datad => \ram|Mux5~71_combout\,
	combout => \ram|Mux5~72_combout\);

-- Location: LCCOMB_X55_Y35_N8
\ram|Mux5~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~83_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~72_combout\ & (\ram|Mux5~82_combout\)) # (!\ram|Mux5~72_combout\ & ((\ram|Mux5~51_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~82_combout\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|Mux5~51_combout\,
	datad => \ram|Mux5~72_combout\,
	combout => \ram|Mux5~83_combout\);

-- Location: LCCOMB_X57_Y33_N18
\ram|s_Memoria[163][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[163][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[163][2]~feeder_combout\);

-- Location: FF_X57_Y33_N19
\ram|s_Memoria[163][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[163][2]~feeder_combout\,
	ena => \ram|s_Memoria[163][7]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[163][2]~q\);

-- Location: FF_X50_Y37_N31
\ram|s_Memoria[179][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[179][7]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[179][2]~q\);

-- Location: FF_X63_Y37_N29
\ram|s_Memoria[162][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[162][7]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[162][2]~q\);

-- Location: LCCOMB_X65_Y36_N2
\ram|s_Memoria[178][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[178][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[178][2]~feeder_combout\);

-- Location: FF_X65_Y36_N3
\ram|s_Memoria[178][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[178][2]~feeder_combout\,
	ena => \ram|s_Memoria[178][1]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[178][2]~q\);

-- Location: LCCOMB_X63_Y37_N28
\ram|Mux5~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~91_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(4))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[178][2]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[162][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[162][2]~q\,
	datad => \ram|s_Memoria[178][2]~q\,
	combout => \ram|Mux5~91_combout\);

-- Location: LCCOMB_X50_Y37_N30
\ram|Mux5~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~92_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~91_combout\ & ((\ram|s_Memoria[179][2]~q\))) # (!\ram|Mux5~91_combout\ & (\ram|s_Memoria[163][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[163][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[179][2]~q\,
	datad => \ram|Mux5~91_combout\,
	combout => \ram|Mux5~92_combout\);

-- Location: LCCOMB_X53_Y34_N12
\ram|s_Memoria[51][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[51][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[51][2]~feeder_combout\);

-- Location: FF_X53_Y34_N13
\ram|s_Memoria[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[51][2]~feeder_combout\,
	ena => \ram|s_Memoria[51][2]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[51][2]~q\);

-- Location: FF_X50_Y35_N15
\ram|s_Memoria[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[35][4]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[35][2]~q\);

-- Location: FF_X65_Y36_N5
\ram|s_Memoria[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[50][6]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[50][2]~q\);

-- Location: FF_X65_Y35_N29
\ram|s_Memoria[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[34][3]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[34][2]~q\);

-- Location: LCCOMB_X65_Y35_N28
\ram|Mux5~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~84_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[50][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[34][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[50][2]~q\,
	datac => \ram|s_Memoria[34][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux5~84_combout\);

-- Location: LCCOMB_X50_Y35_N14
\ram|Mux5~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~85_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~84_combout\ & (\ram|s_Memoria[51][2]~q\)) # (!\ram|Mux5~84_combout\ & ((\ram|s_Memoria[35][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[51][2]~q\,
	datac => \ram|s_Memoria[35][2]~q\,
	datad => \ram|Mux5~84_combout\,
	combout => \ram|Mux5~85_combout\);

-- Location: LCCOMB_X49_Y35_N2
\ram|s_Memoria[177][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[177][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[177][2]~feeder_combout\);

-- Location: FF_X49_Y35_N3
\ram|s_Memoria[177][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[177][2]~feeder_combout\,
	ena => \ram|s_Memoria[177][7]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[177][2]~q\);

-- Location: LCCOMB_X49_Y36_N4
\ram|s_Memoria[161][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[161][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[161][2]~feeder_combout\);

-- Location: FF_X49_Y36_N5
\ram|s_Memoria[161][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[161][2]~feeder_combout\,
	ena => \ram|s_Memoria[161][7]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[161][2]~q\);

-- Location: LCCOMB_X62_Y32_N24
\ram|s_Memoria[176][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[176][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[176][2]~feeder_combout\);

-- Location: FF_X62_Y32_N25
\ram|s_Memoria[176][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[176][2]~feeder_combout\,
	ena => \ram|s_Memoria[176][7]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[176][2]~q\);

-- Location: FF_X60_Y35_N23
\ram|s_Memoria[160][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[160][7]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[160][2]~q\);

-- Location: LCCOMB_X60_Y35_N22
\ram|Mux5~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~86_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[176][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[160][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[176][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[160][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux5~86_combout\);

-- Location: LCCOMB_X50_Y35_N24
\ram|Mux5~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~87_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~86_combout\ & (\ram|s_Memoria[177][2]~q\)) # (!\ram|Mux5~86_combout\ & ((\ram|s_Memoria[161][2]~q\))))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[177][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[161][2]~q\,
	datad => \ram|Mux5~86_combout\,
	combout => \ram|Mux5~87_combout\);

-- Location: LCCOMB_X52_Y37_N2
\ram|s_Memoria[33][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[33][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[33][2]~feeder_combout\);

-- Location: FF_X52_Y37_N3
\ram|s_Memoria[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[33][2]~feeder_combout\,
	ena => \ram|s_Memoria[33][2]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[33][2]~q\);

-- Location: FF_X50_Y33_N25
\ram|s_Memoria[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[49][6]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[49][2]~q\);

-- Location: LCCOMB_X58_Y32_N0
\ram|s_Memoria[48][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[48][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[48][2]~feeder_combout\);

-- Location: FF_X58_Y32_N1
\ram|s_Memoria[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[48][2]~feeder_combout\,
	ena => \ram|s_Memoria[48][6]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[48][2]~q\);

-- Location: FF_X60_Y33_N5
\ram|s_Memoria[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[32][4]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[32][2]~q\);

-- Location: LCCOMB_X60_Y33_N4
\ram|Mux5~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~88_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[48][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[32][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[48][2]~q\,
	datac => \ram|s_Memoria[32][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~88_combout\);

-- Location: LCCOMB_X50_Y33_N24
\ram|Mux5~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~89_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~88_combout\ & ((\ram|s_Memoria[49][2]~q\))) # (!\ram|Mux5~88_combout\ & (\ram|s_Memoria[33][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[33][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[49][2]~q\,
	datad => \ram|Mux5~88_combout\,
	combout => \ram|Mux5~89_combout\);

-- Location: LCCOMB_X50_Y35_N6
\ram|Mux5~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~90_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & (\ram|Mux5~87_combout\)) # 
-- (!\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux5~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~87_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux5~89_combout\,
	combout => \ram|Mux5~90_combout\);

-- Location: LCCOMB_X50_Y35_N20
\ram|Mux5~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~93_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~90_combout\ & (\ram|Mux5~92_combout\)) # (!\ram|Mux5~90_combout\ & ((\ram|Mux5~85_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~92_combout\,
	datac => \ram|Mux5~85_combout\,
	datad => \ram|Mux5~90_combout\,
	combout => \ram|Mux5~93_combout\);

-- Location: LCCOMB_X52_Y34_N24
\ram|s_Memoria[145][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[145][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[145][2]~feeder_combout\);

-- Location: FF_X52_Y34_N25
\ram|s_Memoria[145][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[145][2]~feeder_combout\,
	ena => \ram|s_Memoria[145][7]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[145][2]~q\);

-- Location: FF_X55_Y32_N15
\ram|s_Memoria[147][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[147][7]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[147][2]~q\);

-- Location: LCCOMB_X69_Y36_N20
\ram|s_Memoria[146][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[146][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[146][2]~feeder_combout\);

-- Location: FF_X69_Y36_N21
\ram|s_Memoria[146][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[146][2]~feeder_combout\,
	ena => \ram|s_Memoria[146][7]~268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[146][2]~q\);

-- Location: FF_X62_Y32_N23
\ram|s_Memoria[144][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[144][7]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[144][2]~q\);

-- Location: LCCOMB_X62_Y32_N22
\ram|Mux5~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~111_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[146][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[144][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[146][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[144][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~111_combout\);

-- Location: LCCOMB_X55_Y32_N14
\ram|Mux5~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~112_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~111_combout\ & ((\ram|s_Memoria[147][2]~q\))) # (!\ram|Mux5~111_combout\ & (\ram|s_Memoria[145][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[145][2]~q\,
	datac => \ram|s_Memoria[147][2]~q\,
	datad => \ram|Mux5~111_combout\,
	combout => \ram|Mux5~112_combout\);

-- Location: LCCOMB_X50_Y38_N14
\ram|s_Memoria[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[1][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[1][2]~feeder_combout\);

-- Location: FF_X50_Y38_N15
\ram|s_Memoria[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[1][2]~feeder_combout\,
	ena => \ram|s_Memoria[1][0]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[1][2]~q\);

-- Location: FF_X55_Y35_N13
\ram|s_Memoria[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[3][7]~274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[3][2]~q\);

-- Location: LCCOMB_X66_Y35_N24
\ram|s_Memoria[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[2][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[2][2]~feeder_combout\);

-- Location: FF_X66_Y35_N25
\ram|s_Memoria[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[2][2]~feeder_combout\,
	ena => \ram|s_Memoria[2][0]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[2][2]~q\);

-- Location: FF_X63_Y35_N7
\ram|s_Memoria[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[0][3]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[0][2]~q\);

-- Location: LCCOMB_X63_Y35_N6
\ram|Mux5~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~108_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[2][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|s_Memoria[0][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[2][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[0][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~108_combout\);

-- Location: LCCOMB_X55_Y35_N12
\ram|Mux5~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~109_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~108_combout\ & ((\ram|s_Memoria[3][2]~q\))) # (!\ram|Mux5~108_combout\ & (\ram|s_Memoria[1][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[1][2]~q\,
	datac => \ram|s_Memoria[3][2]~q\,
	datad => \ram|Mux5~108_combout\,
	combout => \ram|Mux5~109_combout\);

-- Location: LCCOMB_X49_Y36_N6
\ram|s_Memoria[129][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[129][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[129][2]~feeder_combout\);

-- Location: FF_X49_Y36_N7
\ram|s_Memoria[129][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[129][2]~feeder_combout\,
	ena => \ram|s_Memoria[129][1]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[129][2]~q\);

-- Location: FF_X55_Y34_N27
\ram|s_Memoria[131][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[131][6]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[131][2]~q\);

-- Location: FF_X63_Y37_N15
\ram|s_Memoria[128][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[128][0]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[128][2]~q\);

-- Location: LCCOMB_X66_Y35_N26
\ram|s_Memoria[130][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[130][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[130][2]~feeder_combout\);

-- Location: FF_X66_Y35_N27
\ram|s_Memoria[130][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[130][2]~feeder_combout\,
	ena => \ram|s_Memoria[130][4]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[130][2]~q\);

-- Location: LCCOMB_X63_Y37_N14
\ram|Mux5~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~106_combout\ = (\addresscounter|adder|s_cntValue\(0) & (\addresscounter|adder|s_cntValue\(1))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[130][2]~q\))) # 
-- (!\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[128][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \addresscounter|adder|s_cntValue\(1),
	datac => \ram|s_Memoria[128][2]~q\,
	datad => \ram|s_Memoria[130][2]~q\,
	combout => \ram|Mux5~106_combout\);

-- Location: LCCOMB_X55_Y34_N26
\ram|Mux5~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~107_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~106_combout\ & ((\ram|s_Memoria[131][2]~q\))) # (!\ram|Mux5~106_combout\ & (\ram|s_Memoria[129][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[129][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[131][2]~q\,
	datad => \ram|Mux5~106_combout\,
	combout => \ram|Mux5~107_combout\);

-- Location: LCCOMB_X55_Y35_N22
\ram|Mux5~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~110_combout\ = (\addresscounter|adder|s_cntValue\(4) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux5~107_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux5~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~109_combout\,
	datab => \ram|Mux5~107_combout\,
	datac => \addresscounter|adder|s_cntValue\(4),
	datad => \addresscounter|adder|s_cntValue\(7),
	combout => \ram|Mux5~110_combout\);

-- Location: LCCOMB_X49_Y32_N4
\ram|s_Memoria[17][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[17][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[17][2]~feeder_combout\);

-- Location: FF_X49_Y32_N5
\ram|s_Memoria[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[17][2]~feeder_combout\,
	ena => \ram|s_Memoria[17][4]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[17][2]~q\);

-- Location: FF_X55_Y32_N13
\ram|s_Memoria[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[19][3]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[19][2]~q\);

-- Location: LCCOMB_X63_Y32_N22
\ram|s_Memoria[18][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[18][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[18][2]~feeder_combout\);

-- Location: FF_X63_Y32_N23
\ram|s_Memoria[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[18][2]~feeder_combout\,
	ena => \ram|s_Memoria[18][2]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[18][2]~q\);

-- Location: FF_X58_Y32_N15
\ram|s_Memoria[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[16][3]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[16][2]~q\);

-- Location: LCCOMB_X58_Y32_N14
\ram|Mux5~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~104_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[18][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[18][2]~q\,
	datac => \ram|s_Memoria[16][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~104_combout\);

-- Location: LCCOMB_X55_Y32_N12
\ram|Mux5~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~105_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~104_combout\ & ((\ram|s_Memoria[19][2]~q\))) # (!\ram|Mux5~104_combout\ & (\ram|s_Memoria[17][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[17][2]~q\,
	datac => \ram|s_Memoria[19][2]~q\,
	datad => \ram|Mux5~104_combout\,
	combout => \ram|Mux5~105_combout\);

-- Location: LCCOMB_X55_Y35_N16
\ram|Mux5~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~113_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~110_combout\ & (\ram|Mux5~112_combout\)) # (!\ram|Mux5~110_combout\ & ((\ram|Mux5~105_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~112_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~110_combout\,
	datad => \ram|Mux5~105_combout\,
	combout => \ram|Mux5~113_combout\);

-- Location: LCCOMB_X53_Y35_N24
\ram|s_Memoria[209][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[209][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[209][2]~feeder_combout\);

-- Location: FF_X53_Y35_N25
\ram|s_Memoria[209][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[209][2]~feeder_combout\,
	ena => \ram|s_Memoria[209][4]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[209][2]~q\);

-- Location: FF_X53_Y32_N7
\ram|s_Memoria[211][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[211][4]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[211][2]~q\);

-- Location: LCCOMB_X70_Y36_N10
\ram|s_Memoria[210][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[210][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[210][2]~feeder_combout\);

-- Location: FF_X70_Y36_N11
\ram|s_Memoria[210][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[210][2]~feeder_combout\,
	ena => \ram|s_Memoria[210][4]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[210][2]~q\);

-- Location: FF_X66_Y36_N21
\ram|s_Memoria[208][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[208][1]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[208][2]~q\);

-- Location: LCCOMB_X66_Y36_N20
\ram|Mux5~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~101_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[210][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[208][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[210][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[208][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~101_combout\);

-- Location: LCCOMB_X53_Y32_N6
\ram|Mux5~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~102_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~101_combout\ & ((\ram|s_Memoria[211][2]~q\))) # (!\ram|Mux5~101_combout\ & (\ram|s_Memoria[209][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[209][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[211][2]~q\,
	datad => \ram|Mux5~101_combout\,
	combout => \ram|Mux5~102_combout\);

-- Location: FF_X55_Y37_N23
\ram|s_Memoria[64][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[64][5]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[64][2]~q\);

-- Location: LCCOMB_X66_Y37_N26
\ram|s_Memoria[66][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[66][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[66][2]~feeder_combout\);

-- Location: FF_X66_Y37_N27
\ram|s_Memoria[66][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[66][2]~feeder_combout\,
	ena => \ram|s_Memoria[66][1]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[66][2]~q\);

-- Location: LCCOMB_X55_Y37_N22
\ram|Mux5~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~98_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(0)) # ((\ram|s_Memoria[66][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(1) & (!\addresscounter|adder|s_cntValue\(0) & (\ram|s_Memoria[64][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[64][2]~q\,
	datad => \ram|s_Memoria[66][2]~q\,
	combout => \ram|Mux5~98_combout\);

-- Location: LCCOMB_X52_Y35_N16
\ram|s_Memoria[65][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[65][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[65][2]~feeder_combout\);

-- Location: FF_X52_Y35_N17
\ram|s_Memoria[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[65][2]~feeder_combout\,
	ena => \ram|s_Memoria[65][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[65][2]~q\);

-- Location: FF_X55_Y37_N21
\ram|s_Memoria[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[67][0]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[67][2]~q\);

-- Location: LCCOMB_X55_Y37_N20
\ram|Mux5~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~99_combout\ = (\ram|Mux5~98_combout\ & (((\ram|s_Memoria[67][2]~q\) # (!\addresscounter|adder|s_cntValue\(0))))) # (!\ram|Mux5~98_combout\ & (\ram|s_Memoria[65][2]~q\ & ((\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~98_combout\,
	datab => \ram|s_Memoria[65][2]~q\,
	datac => \ram|s_Memoria[67][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~99_combout\);

-- Location: LCCOMB_X52_Y35_N14
\ram|s_Memoria[193][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[193][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[193][2]~feeder_combout\);

-- Location: FF_X52_Y35_N15
\ram|s_Memoria[193][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[193][2]~feeder_combout\,
	ena => \ram|s_Memoria[193][2]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[193][2]~q\);

-- Location: FF_X60_Y32_N15
\ram|s_Memoria[195][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[195][2]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[195][2]~q\);

-- Location: LCCOMB_X67_Y34_N6
\ram|s_Memoria[194][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[194][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[194][2]~feeder_combout\);

-- Location: FF_X67_Y34_N7
\ram|s_Memoria[194][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[194][2]~feeder_combout\,
	ena => \ram|s_Memoria[194][3]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[194][2]~q\);

-- Location: FF_X63_Y34_N5
\ram|s_Memoria[192][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[192][7]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[192][2]~q\);

-- Location: LCCOMB_X63_Y34_N4
\ram|Mux5~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~96_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[194][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[192][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[194][2]~q\,
	datac => \ram|s_Memoria[192][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~96_combout\);

-- Location: LCCOMB_X60_Y32_N14
\ram|Mux5~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~97_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~96_combout\ & ((\ram|s_Memoria[195][2]~q\))) # (!\ram|Mux5~96_combout\ & (\ram|s_Memoria[193][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[193][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[195][2]~q\,
	datad => \ram|Mux5~96_combout\,
	combout => \ram|Mux5~97_combout\);

-- Location: LCCOMB_X56_Y35_N0
\ram|Mux5~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~100_combout\ = (\addresscounter|adder|s_cntValue\(4) & (\addresscounter|adder|s_cntValue\(7))) # (!\addresscounter|adder|s_cntValue\(4) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux5~97_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux5~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \addresscounter|adder|s_cntValue\(7),
	datac => \ram|Mux5~99_combout\,
	datad => \ram|Mux5~97_combout\,
	combout => \ram|Mux5~100_combout\);

-- Location: LCCOMB_X52_Y31_N6
\ram|s_Memoria[81][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[81][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[81][2]~feeder_combout\);

-- Location: FF_X52_Y31_N7
\ram|s_Memoria[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[81][2]~feeder_combout\,
	ena => \ram|s_Memoria[81][1]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[81][2]~q\);

-- Location: FF_X54_Y31_N5
\ram|s_Memoria[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[83][4]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[83][2]~q\);

-- Location: LCCOMB_X67_Y33_N22
\ram|s_Memoria[82][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[82][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[82][2]~feeder_combout\);

-- Location: FF_X67_Y33_N23
\ram|s_Memoria[82][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[82][2]~feeder_combout\,
	ena => \ram|s_Memoria[82][6]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[82][2]~q\);

-- Location: FF_X67_Y33_N21
\ram|s_Memoria[80][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[80][3]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[80][2]~q\);

-- Location: LCCOMB_X67_Y33_N20
\ram|Mux5~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~94_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(1))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(1) & (\ram|s_Memoria[82][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(1) & ((\ram|s_Memoria[80][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[82][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[80][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(1),
	combout => \ram|Mux5~94_combout\);

-- Location: LCCOMB_X54_Y31_N4
\ram|Mux5~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~95_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~94_combout\ & ((\ram|s_Memoria[83][2]~q\))) # (!\ram|Mux5~94_combout\ & (\ram|s_Memoria[81][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[81][2]~q\,
	datac => \ram|s_Memoria[83][2]~q\,
	datad => \ram|Mux5~94_combout\,
	combout => \ram|Mux5~95_combout\);

-- Location: LCCOMB_X55_Y35_N18
\ram|Mux5~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~103_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|Mux5~100_combout\ & (\ram|Mux5~102_combout\)) # (!\ram|Mux5~100_combout\ & ((\ram|Mux5~95_combout\))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|Mux5~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~102_combout\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|Mux5~100_combout\,
	datad => \ram|Mux5~95_combout\,
	combout => \ram|Mux5~103_combout\);

-- Location: LCCOMB_X55_Y35_N14
\ram|Mux5~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~114_combout\ = (\addresscounter|adder|s_cntValue\(6) & (((\addresscounter|adder|s_cntValue\(5)) # (\ram|Mux5~103_combout\)))) # (!\addresscounter|adder|s_cntValue\(6) & (\ram|Mux5~113_combout\ & (!\addresscounter|adder|s_cntValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(6),
	datab => \ram|Mux5~113_combout\,
	datac => \addresscounter|adder|s_cntValue\(5),
	datad => \ram|Mux5~103_combout\,
	combout => \ram|Mux5~114_combout\);

-- Location: LCCOMB_X60_Y32_N16
\ram|s_Memoria[227][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[227][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[227][2]~feeder_combout\);

-- Location: FF_X60_Y32_N17
\ram|s_Memoria[227][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[227][2]~feeder_combout\,
	ena => \ram|s_Memoria[227][7]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[227][2]~q\);

-- Location: FF_X49_Y32_N7
\ram|s_Memoria[243][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[243][0]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[243][2]~q\);

-- Location: LCCOMB_X70_Y36_N0
\ram|s_Memoria[242][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[242][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[242][2]~feeder_combout\);

-- Location: FF_X70_Y36_N1
\ram|s_Memoria[242][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[242][2]~feeder_combout\,
	ena => \ram|s_Memoria[242][1]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[242][2]~q\);

-- Location: FF_X68_Y32_N1
\ram|s_Memoria[226][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[226][2]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[226][2]~q\);

-- Location: LCCOMB_X68_Y32_N0
\ram|Mux5~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~122_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[242][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[226][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[242][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(4),
	datac => \ram|s_Memoria[226][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~122_combout\);

-- Location: LCCOMB_X49_Y32_N6
\ram|Mux5~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~123_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~122_combout\ & ((\ram|s_Memoria[243][2]~q\))) # (!\ram|Mux5~122_combout\ & (\ram|s_Memoria[227][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[227][2]~q\,
	datab => \addresscounter|adder|s_cntValue\(0),
	datac => \ram|s_Memoria[243][2]~q\,
	datad => \ram|Mux5~122_combout\,
	combout => \ram|Mux5~123_combout\);

-- Location: LCCOMB_X50_Y36_N30
\ram|s_Memoria[113][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[113][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[113][2]~feeder_combout\);

-- Location: FF_X50_Y36_N31
\ram|s_Memoria[113][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[113][2]~feeder_combout\,
	ena => \ram|s_Memoria[113][0]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[113][2]~q\);

-- Location: LCCOMB_X52_Y36_N8
\ram|s_Memoria[97][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[97][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[97][2]~feeder_combout\);

-- Location: FF_X52_Y36_N9
\ram|s_Memoria[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[97][2]~feeder_combout\,
	ena => \ram|s_Memoria[97][2]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[97][2]~q\);

-- Location: LCCOMB_X63_Y36_N28
\ram|s_Memoria[112][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[112][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[112][2]~feeder_combout\);

-- Location: FF_X63_Y36_N29
\ram|s_Memoria[112][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[112][2]~feeder_combout\,
	ena => \ram|s_Memoria[112][0]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[112][2]~q\);

-- Location: FF_X63_Y33_N29
\ram|s_Memoria[96][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[96][2]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[96][2]~q\);

-- Location: LCCOMB_X63_Y33_N28
\ram|Mux5~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~119_combout\ = (\addresscounter|adder|s_cntValue\(0) & (((\addresscounter|adder|s_cntValue\(4))))) # (!\addresscounter|adder|s_cntValue\(0) & ((\addresscounter|adder|s_cntValue\(4) & (\ram|s_Memoria[112][2]~q\)) # 
-- (!\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[96][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[112][2]~q\,
	datac => \ram|s_Memoria[96][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(4),
	combout => \ram|Mux5~119_combout\);

-- Location: LCCOMB_X50_Y35_N2
\ram|Mux5~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~120_combout\ = (\ram|Mux5~119_combout\ & ((\ram|s_Memoria[113][2]~q\) # ((!\addresscounter|adder|s_cntValue\(0))))) # (!\ram|Mux5~119_combout\ & (((\ram|s_Memoria[97][2]~q\ & \addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|s_Memoria[113][2]~q\,
	datab => \ram|s_Memoria[97][2]~q\,
	datac => \ram|Mux5~119_combout\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~120_combout\);

-- Location: LCCOMB_X52_Y36_N10
\ram|s_Memoria[225][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[225][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[225][2]~feeder_combout\);

-- Location: FF_X52_Y36_N11
\ram|s_Memoria[225][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[225][2]~feeder_combout\,
	ena => \ram|s_Memoria[225][1]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[225][2]~q\);

-- Location: FF_X50_Y36_N5
\ram|s_Memoria[241][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[241][1]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[241][2]~q\);

-- Location: LCCOMB_X66_Y33_N28
\ram|s_Memoria[240][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[240][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[240][2]~feeder_combout\);

-- Location: FF_X66_Y33_N29
\ram|s_Memoria[240][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[240][2]~feeder_combout\,
	ena => \ram|s_Memoria[240][1]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[240][2]~q\);

-- Location: FF_X66_Y33_N11
\ram|s_Memoria[224][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[224][1]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[224][2]~q\);

-- Location: LCCOMB_X66_Y33_N10
\ram|Mux5~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~117_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[240][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[224][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[240][2]~q\,
	datac => \ram|s_Memoria[224][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~117_combout\);

-- Location: LCCOMB_X50_Y36_N4
\ram|Mux5~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~118_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~117_combout\ & ((\ram|s_Memoria[241][2]~q\))) # (!\ram|Mux5~117_combout\ & (\ram|s_Memoria[225][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[225][2]~q\,
	datac => \ram|s_Memoria[241][2]~q\,
	datad => \ram|Mux5~117_combout\,
	combout => \ram|Mux5~118_combout\);

-- Location: LCCOMB_X50_Y35_N4
\ram|Mux5~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~121_combout\ = (\addresscounter|adder|s_cntValue\(1) & (((\addresscounter|adder|s_cntValue\(7))))) # (!\addresscounter|adder|s_cntValue\(1) & ((\addresscounter|adder|s_cntValue\(7) & ((\ram|Mux5~118_combout\))) # 
-- (!\addresscounter|adder|s_cntValue\(7) & (\ram|Mux5~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~120_combout\,
	datac => \addresscounter|adder|s_cntValue\(7),
	datad => \ram|Mux5~118_combout\,
	combout => \ram|Mux5~121_combout\);

-- Location: FF_X56_Y32_N25
\ram|s_Memoria[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[99][1]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[99][2]~q\);

-- Location: FF_X57_Y32_N9
\ram|s_Memoria[115][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[115][0]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[115][2]~q\);

-- Location: LCCOMB_X68_Y36_N14
\ram|s_Memoria[114][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|s_Memoria[114][2]~feeder_combout\ = \aritmeticunit|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aritmeticunit|Add0~31_combout\,
	combout => \ram|s_Memoria[114][2]~feeder_combout\);

-- Location: FF_X68_Y36_N15
\ram|s_Memoria[114][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|s_Memoria[114][2]~feeder_combout\,
	ena => \ram|s_Memoria[114][0]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[114][2]~q\);

-- Location: FF_X67_Y36_N5
\ram|s_Memoria[98][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \aritmeticunit|Add0~31_combout\,
	sload => VCC,
	ena => \ram|s_Memoria[98][7]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|s_Memoria[98][2]~q\);

-- Location: LCCOMB_X67_Y36_N4
\ram|Mux5~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~115_combout\ = (\addresscounter|adder|s_cntValue\(4) & ((\ram|s_Memoria[114][2]~q\) # ((\addresscounter|adder|s_cntValue\(0))))) # (!\addresscounter|adder|s_cntValue\(4) & (((\ram|s_Memoria[98][2]~q\ & !\addresscounter|adder|s_cntValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(4),
	datab => \ram|s_Memoria[114][2]~q\,
	datac => \ram|s_Memoria[98][2]~q\,
	datad => \addresscounter|adder|s_cntValue\(0),
	combout => \ram|Mux5~115_combout\);

-- Location: LCCOMB_X57_Y32_N8
\ram|Mux5~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~116_combout\ = (\addresscounter|adder|s_cntValue\(0) & ((\ram|Mux5~115_combout\ & ((\ram|s_Memoria[115][2]~q\))) # (!\ram|Mux5~115_combout\ & (\ram|s_Memoria[99][2]~q\)))) # (!\addresscounter|adder|s_cntValue\(0) & (((\ram|Mux5~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(0),
	datab => \ram|s_Memoria[99][2]~q\,
	datac => \ram|s_Memoria[115][2]~q\,
	datad => \ram|Mux5~115_combout\,
	combout => \ram|Mux5~116_combout\);

-- Location: LCCOMB_X50_Y35_N10
\ram|Mux5~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~124_combout\ = (\addresscounter|adder|s_cntValue\(1) & ((\ram|Mux5~121_combout\ & (\ram|Mux5~123_combout\)) # (!\ram|Mux5~121_combout\ & ((\ram|Mux5~116_combout\))))) # (!\addresscounter|adder|s_cntValue\(1) & (((\ram|Mux5~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(1),
	datab => \ram|Mux5~123_combout\,
	datac => \ram|Mux5~121_combout\,
	datad => \ram|Mux5~116_combout\,
	combout => \ram|Mux5~124_combout\);

-- Location: LCCOMB_X55_Y35_N24
\ram|Mux5~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~125_combout\ = (\addresscounter|adder|s_cntValue\(5) & ((\ram|Mux5~114_combout\ & ((\ram|Mux5~124_combout\))) # (!\ram|Mux5~114_combout\ & (\ram|Mux5~93_combout\)))) # (!\addresscounter|adder|s_cntValue\(5) & (((\ram|Mux5~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(5),
	datab => \ram|Mux5~93_combout\,
	datac => \ram|Mux5~114_combout\,
	datad => \ram|Mux5~124_combout\,
	combout => \ram|Mux5~125_combout\);

-- Location: LCCOMB_X55_Y35_N6
\ram|Mux5~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~126_combout\ = (\addresscounter|adder|s_cntValue\(3) & ((\addresscounter|adder|s_cntValue\(2)) # ((\ram|Mux5~83_combout\)))) # (!\addresscounter|adder|s_cntValue\(3) & (!\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux5~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addresscounter|adder|s_cntValue\(3),
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \ram|Mux5~83_combout\,
	datad => \ram|Mux5~125_combout\,
	combout => \ram|Mux5~126_combout\);

-- Location: LCCOMB_X55_Y35_N28
\ram|Mux5~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ram|Mux5~169_combout\ = (\addresscounter|adder|s_cntValue\(2) & ((\ram|Mux5~126_combout\ & ((\ram|Mux5~168_combout\))) # (!\ram|Mux5~126_combout\ & (\ram|Mux5~41_combout\)))) # (!\addresscounter|adder|s_cntValue\(2) & (((\ram|Mux5~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|Mux5~41_combout\,
	datab => \addresscounter|adder|s_cntValue\(2),
	datac => \ram|Mux5~168_combout\,
	datad => \ram|Mux5~126_combout\,
	combout => \ram|Mux5~169_combout\);

-- Location: FF_X55_Y35_N29
\ram|DataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ram|Mux5~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram|DataOut\(2));

-- Location: LCCOMB_X65_Y28_N18
\bcddisplayram|bin2bcd|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~4_combout\ = (\ram|DataOut\(2) & (!\bcddisplayram|bin2bcd|Add0~3\ & VCC)) # (!\ram|DataOut\(2) & (\bcddisplayram|bin2bcd|Add0~3\ $ (GND)))
-- \bcddisplayram|bin2bcd|Add0~5\ = CARRY((!\ram|DataOut\(2) & !\bcddisplayram|bin2bcd|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(2),
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Add0~3\,
	combout => \bcddisplayram|bin2bcd|Add0~4_combout\,
	cout => \bcddisplayram|bin2bcd|Add0~5\);

-- Location: LCCOMB_X65_Y28_N20
\bcddisplayram|bin2bcd|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~6_combout\ = (\ram|DataOut\(3) & ((\bcddisplayram|bin2bcd|Add0~5\) # (GND))) # (!\ram|DataOut\(3) & (!\bcddisplayram|bin2bcd|Add0~5\))
-- \bcddisplayram|bin2bcd|Add0~7\ = CARRY((\ram|DataOut\(3)) # (!\bcddisplayram|bin2bcd|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(3),
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Add0~5\,
	combout => \bcddisplayram|bin2bcd|Add0~6_combout\,
	cout => \bcddisplayram|bin2bcd|Add0~7\);

-- Location: LCCOMB_X65_Y28_N22
\bcddisplayram|bin2bcd|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~8_combout\ = (\ram|DataOut\(4) & (!\bcddisplayram|bin2bcd|Add0~7\ & VCC)) # (!\ram|DataOut\(4) & (\bcddisplayram|bin2bcd|Add0~7\ $ (GND)))
-- \bcddisplayram|bin2bcd|Add0~9\ = CARRY((!\ram|DataOut\(4) & !\bcddisplayram|bin2bcd|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(4),
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Add0~7\,
	combout => \bcddisplayram|bin2bcd|Add0~8_combout\,
	cout => \bcddisplayram|bin2bcd|Add0~9\);

-- Location: LCCOMB_X65_Y28_N24
\bcddisplayram|bin2bcd|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~10_combout\ = (\ram|DataOut\(5) & ((\bcddisplayram|bin2bcd|Add0~9\) # (GND))) # (!\ram|DataOut\(5) & (!\bcddisplayram|bin2bcd|Add0~9\))
-- \bcddisplayram|bin2bcd|Add0~11\ = CARRY((\ram|DataOut\(5)) # (!\bcddisplayram|bin2bcd|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(5),
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Add0~9\,
	combout => \bcddisplayram|bin2bcd|Add0~10_combout\,
	cout => \bcddisplayram|bin2bcd|Add0~11\);

-- Location: LCCOMB_X65_Y28_N26
\bcddisplayram|bin2bcd|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~12_combout\ = (\ram|DataOut\(6) & (!\bcddisplayram|bin2bcd|Add0~11\ & VCC)) # (!\ram|DataOut\(6) & (\bcddisplayram|bin2bcd|Add0~11\ $ (GND)))
-- \bcddisplayram|bin2bcd|Add0~13\ = CARRY((!\ram|DataOut\(6) & !\bcddisplayram|bin2bcd|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(6),
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Add0~11\,
	combout => \bcddisplayram|bin2bcd|Add0~12_combout\,
	cout => \bcddisplayram|bin2bcd|Add0~13\);

-- Location: LCCOMB_X65_Y28_N28
\bcddisplayram|bin2bcd|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~14_combout\ = \ram|DataOut\(7) $ (!\bcddisplayram|bin2bcd|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ram|DataOut\(7),
	cin => \bcddisplayram|bin2bcd|Add0~13\,
	combout => \bcddisplayram|bin2bcd|Add0~14_combout\);

-- Location: LCCOMB_X66_Y29_N8
\bcddisplayram|bin2bcd|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~16_combout\ = (\ram|DataOut\(7) & \bcddisplayram|bin2bcd|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Add0~14_combout\,
	combout => \bcddisplayram|bin2bcd|Add0~16_combout\);

-- Location: LCCOMB_X65_Y28_N4
\bcddisplayram|bin2bcd|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~17_combout\ = (\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~12_combout\)) # (!\ram|DataOut\(7) & ((\ram|DataOut\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~12_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(6),
	combout => \bcddisplayram|bin2bcd|Add0~17_combout\);

-- Location: LCCOMB_X65_Y28_N30
\bcddisplayram|bin2bcd|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~18_combout\ = (\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~10_combout\))) # (!\ram|DataOut\(7) & (\ram|DataOut\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(5),
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Add0~10_combout\,
	combout => \bcddisplayram|bin2bcd|Add0~18_combout\);

-- Location: LCCOMB_X66_Y29_N12
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \bcddisplayram|bin2bcd|Add0~18_combout\ $ (VCC)
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\bcddisplayram|bin2bcd|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Add0~18_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X66_Y29_N14
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Add0~17_combout\ & (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\bcddisplayram|bin2bcd|Add0~17_combout\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Add0~17_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Add0~17_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X66_Y29_N16
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Add0~16_combout\ & (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\bcddisplayram|bin2bcd|Add0~16_combout\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\bcddisplayram|bin2bcd|Add0~16_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Add0~16_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X66_Y29_N18
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X66_Y29_N30
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\);

-- Location: LCCOMB_X66_Y29_N4
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\ = (\bcddisplayram|bin2bcd|Add0~14_combout\ & (\ram|DataOut\(7) & \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Add0~14_combout\,
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\);

-- Location: LCCOMB_X65_Y28_N8
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~12_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~12_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(6),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\);

-- Location: LCCOMB_X66_Y28_N20
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\);

-- Location: LCCOMB_X66_Y28_N10
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\);

-- Location: LCCOMB_X65_Y28_N6
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~10_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(5),
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Add0~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\);

-- Location: LCCOMB_X66_Y28_N12
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~8_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \bcddisplayram|bin2bcd|Add0~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ram|DataOut\(4),
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\);

-- Location: LCCOMB_X66_Y28_N2
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~8_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \bcddisplayram|bin2bcd|Add0~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ram|DataOut\(4),
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X66_Y28_N22
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~37_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X66_Y28_N24
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~36_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X66_Y28_N26
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\)))))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~35_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X66_Y28_N28
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~34_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X66_Y28_N30
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y28_N16
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\);

-- Location: LCCOMB_X66_Y29_N26
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[27]~64_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\);

-- Location: LCCOMB_X66_Y28_N8
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[26]~65_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\);

-- Location: LCCOMB_X66_Y28_N18
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\);

-- Location: LCCOMB_X66_Y28_N0
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\);

-- Location: LCCOMB_X66_Y28_N6
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[25]~66_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\);

-- Location: LCCOMB_X66_Y28_N14
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~8_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \bcddisplayram|bin2bcd|Add0~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ram|DataOut\(4),
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\);

-- Location: LCCOMB_X67_Y28_N4
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LCCOMB_X67_Y28_N22
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~6_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~6_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(3),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\);

-- Location: LCCOMB_X67_Y28_N0
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~6_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~6_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(3),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X67_Y28_N6
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~44_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X67_Y28_N8
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~43_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X67_Y28_N10
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\)))))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~41_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X67_Y28_N12
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~40_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X67_Y28_N14
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\))))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\) # (GND))))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~39_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X67_Y28_N16
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X68_Y28_N28
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\);

-- Location: LCCOMB_X67_Y28_N24
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[36]~67_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\);

-- Location: LCCOMB_X68_Y28_N30
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\);

-- Location: LCCOMB_X67_Y28_N30
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\) # ((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[35]~68_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\);

-- Location: LCCOMB_X67_Y28_N26
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\);

-- Location: LCCOMB_X66_Y28_N4
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[34]~69_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\);

-- Location: LCCOMB_X68_Y28_N4
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\);

-- Location: LCCOMB_X67_Y28_N20
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\) # ((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\);

-- Location: LCCOMB_X67_Y28_N2
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\);

-- Location: LCCOMB_X67_Y28_N28
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~6_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~6_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(3),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\);

-- Location: LCCOMB_X65_Y28_N2
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~4_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(2),
	datab => \bcddisplayram|bin2bcd|Add0~4_combout\,
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\);

-- Location: LCCOMB_X65_Y28_N12
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~4_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(2),
	datab => \bcddisplayram|bin2bcd|Add0~4_combout\,
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\);

-- Location: LCCOMB_X68_Y28_N10
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~53_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[40]~52_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X68_Y28_N12
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~51_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X68_Y28_N14
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\)))))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~49_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X68_Y28_N16
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~48_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X68_Y28_N18
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\))))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\) # (GND))))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~47_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X68_Y28_N20
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~46_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X68_Y28_N22
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X69_Y28_N30
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~2_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~2_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(1),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\);

-- Location: LCCOMB_X69_Y28_N4
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~2_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~2_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(1),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\);

-- Location: LCCOMB_X69_Y28_N12
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~75_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[48]~74_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X68_Y28_N8
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[45]~70_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\);

-- Location: LCCOMB_X69_Y28_N0
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\);

-- Location: LCCOMB_X68_Y28_N26
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[44]~71_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\);

-- Location: LCCOMB_X65_Y27_N0
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\);

-- Location: LCCOMB_X68_Y28_N0
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[43]~72_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\);

-- Location: LCCOMB_X69_Y27_N0
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\);

-- Location: LCCOMB_X69_Y27_N22
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\);

-- Location: LCCOMB_X68_Y28_N2
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[42]~73_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\);

-- Location: LCCOMB_X67_Y28_N18
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\);

-- Location: LCCOMB_X68_Y28_N24
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\);

-- Location: LCCOMB_X68_Y28_N6
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\);

-- Location: LCCOMB_X69_Y28_N28
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~4_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~4_combout\,
	datab => \ram|DataOut\(2),
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\);

-- Location: LCCOMB_X69_Y28_N14
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\)))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X69_Y28_N16
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\) # 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\)))))
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\) # (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X69_Y28_N18
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~59_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[51]~79_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y28_N20
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~78_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[52]~58_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y28_N22
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\ & !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~77_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[53]~57_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X69_Y28_N24
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~76_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[54]~56_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X69_Y28_N26
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X69_Y28_N6
\bcddisplayram|bin2bcd|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Add0~19_combout\ = (\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~2_combout\))) # (!\ram|DataOut\(7) & (\ram|DataOut\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(1),
	datad => \bcddisplayram|bin2bcd|Add0~2_combout\,
	combout => \bcddisplayram|bin2bcd|Add0~19_combout\);

-- Location: LCCOMB_X69_Y28_N8
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\bcddisplayram|bin2bcd|Add0~19_combout\))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplayram|bin2bcd|Add0~19_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X69_Y28_N2
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~80_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\);

-- Location: LCCOMB_X69_Y28_N10
\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\) # ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~55_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[49]~54_combout\,
	combout => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\);

-- Location: LCCOMB_X76_Y4_N12
\bcddisplayram|Decoder7Led|decOut_n4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n4[0]~0_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ $ (\ram|DataOut\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => \ram|DataOut\(0),
	combout => \bcddisplayram|Decoder7Led|decOut_n4[0]~0_combout\);

-- Location: LCCOMB_X76_Y4_N10
\bcddisplayram|Decoder7Led|decOut_n4[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n4[1]~1_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ $ (\ram|DataOut\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => \ram|DataOut\(0),
	combout => \bcddisplayram|Decoder7Led|decOut_n4[1]~1_combout\);

-- Location: LCCOMB_X76_Y4_N20
\bcddisplayram|Decoder7Led|Equal35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|Equal35~0_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & !\ram|DataOut\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => \ram|DataOut\(0),
	combout => \bcddisplayram|Decoder7Led|Equal35~0_combout\);

-- Location: LCCOMB_X76_Y4_N18
\bcddisplayram|Decoder7Led|decOut_n4[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n4[3]~2_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & \ram|DataOut\(0))) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ $ (\ram|DataOut\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => \ram|DataOut\(0),
	combout => \bcddisplayram|Decoder7Led|decOut_n4[3]~2_combout\);

-- Location: LCCOMB_X76_Y4_N24
\bcddisplayram|Decoder7Led|decOut_n4[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n4[4]~3_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\ram|DataOut\(0))))) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\)) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & ((\ram|DataOut\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => \ram|DataOut\(0),
	combout => \bcddisplayram|Decoder7Led|decOut_n4[4]~3_combout\);

-- Location: LCCOMB_X76_Y4_N6
\bcddisplayram|Decoder7Led|decOut_n4[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n4[5]~4_combout\ = (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & ((\ram|DataOut\(0)) # 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\))) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & \ram|DataOut\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => \ram|DataOut\(0),
	combout => \bcddisplayram|Decoder7Led|decOut_n4[5]~4_combout\);

-- Location: LCCOMB_X76_Y4_N4
\bcddisplayram|Decoder7Led|decOut_n4[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n4[6]~5_combout\ = (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\ & \ram|DataOut\(0))))) # (!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ $ ((!\bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \bcddisplayram|bin2bcd|Mod0|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datad => \ram|DataOut\(0),
	combout => \bcddisplayram|Decoder7Led|decOut_n4[6]~5_combout\);

-- Location: LCCOMB_X66_Y26_N22
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \bcddisplayram|bin2bcd|Add0~18_combout\ $ (VCC)
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\bcddisplayram|bin2bcd|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~18_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X66_Y26_N24
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Add0~17_combout\ & (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\bcddisplayram|bin2bcd|Add0~17_combout\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Add0~17_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~17_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X66_Y26_N26
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Add0~16_combout\ & (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\bcddisplayram|bin2bcd|Add0~16_combout\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\bcddisplayram|bin2bcd|Add0~16_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~16_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X66_Y26_N28
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X67_Y26_N12
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ = (\bcddisplayram|bin2bcd|Add0~14_combout\ & (\ram|DataOut\(7) & \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~14_combout\,
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\);

-- Location: LCCOMB_X67_Y26_N4
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\);

-- Location: LCCOMB_X67_Y26_N26
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\);

-- Location: LCCOMB_X65_Y28_N0
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~12_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~12_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ram|DataOut\(6),
	datad => \ram|DataOut\(7),
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\);

-- Location: LCCOMB_X65_Y28_N10
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~10_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(5),
	datab => \ram|DataOut\(7),
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplayram|bin2bcd|Add0~10_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\);

-- Location: LCCOMB_X67_Y26_N8
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\);

-- Location: LCCOMB_X67_Y26_N30
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~8_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~8_combout\,
	datab => \ram|DataOut\(4),
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\);

-- Location: LCCOMB_X67_Y26_N28
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~8_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~8_combout\,
	datab => \ram|DataOut\(4),
	datac => \ram|DataOut\(7),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X67_Y26_N14
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~37_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X67_Y26_N16
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X67_Y26_N18
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\)))))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~35_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X67_Y26_N20
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~34_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X67_Y26_N22
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y26_N6
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[27]~61_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\);

-- Location: LCCOMB_X66_Y27_N28
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\);

-- Location: LCCOMB_X67_Y26_N24
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\);

-- Location: LCCOMB_X67_Y26_N10
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\);

-- Location: LCCOMB_X67_Y26_N2
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\);

-- Location: LCCOMB_X67_Y26_N0
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\);

-- Location: LCCOMB_X66_Y27_N24
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LCCOMB_X66_Y27_N2
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~8_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \bcddisplayram|bin2bcd|Add0~8_combout\,
	datac => \ram|DataOut\(4),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\);

-- Location: LCCOMB_X66_Y27_N26
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~6_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \bcddisplayram|bin2bcd|Add0~6_combout\,
	datac => \ram|DataOut\(3),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\);

-- Location: LCCOMB_X66_Y27_N20
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~6_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \bcddisplayram|bin2bcd|Add0~6_combout\,
	datac => \ram|DataOut\(3),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\);

-- Location: LCCOMB_X66_Y27_N4
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~44_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[32]~45_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X66_Y27_N6
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X66_Y27_N8
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\)))))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~41_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X66_Y27_N10
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~40_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X66_Y27_N12
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\))))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\) # 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\) # (GND))))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\) # 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\) # (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~39_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X66_Y27_N14
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y27_N0
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\) # ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[36]~64_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\);

-- Location: LCCOMB_X66_Y27_N30
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\);

-- Location: LCCOMB_X67_Y27_N28
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\);

-- Location: LCCOMB_X68_Y26_N26
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[35]~65_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\);

-- Location: LCCOMB_X68_Y26_N28
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\);

-- Location: LCCOMB_X68_Y26_N0
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[34]~66_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\);

-- Location: LCCOMB_X67_Y27_N26
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\);

-- Location: LCCOMB_X66_Y27_N18
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\) # ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[33]~42_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\);

-- Location: LCCOMB_X66_Y27_N16
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~6_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \ram|DataOut\(3),
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Add0~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\);

-- Location: LCCOMB_X66_Y27_N22
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\);

-- Location: LCCOMB_X67_Y27_N24
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~4_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \ram|DataOut\(2),
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Add0~4_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\);

-- Location: LCCOMB_X67_Y27_N2
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~4_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(7),
	datab => \ram|DataOut\(2),
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Add0~4_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\);

-- Location: LCCOMB_X67_Y27_N10
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~52_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[40]~53_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X67_Y27_N12
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~51_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X67_Y27_N14
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\)))))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~49_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X67_Y27_N16
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~48_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X67_Y27_N18
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\))))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\) # 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\) # (GND))))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\) # 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\) # (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~47_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X67_Y27_N20
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\)))
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~46_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X67_Y27_N22
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X68_Y27_N8
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\);

-- Location: LCCOMB_X67_Y27_N4
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[45]~67_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\);

-- Location: LCCOMB_X68_Y27_N6
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\);

-- Location: LCCOMB_X67_Y27_N6
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[44]~68_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\);

-- Location: LCCOMB_X67_Y27_N0
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\);

-- Location: LCCOMB_X68_Y26_N2
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\) # ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\);

-- Location: LCCOMB_X67_Y27_N8
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[42]~70_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\);

-- Location: LCCOMB_X68_Y27_N0
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\);

-- Location: LCCOMB_X68_Y27_N10
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\);

-- Location: LCCOMB_X67_Y27_N30
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\) # ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[41]~50_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\);

-- Location: LCCOMB_X68_Y27_N4
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ram|DataOut\(7) & ((\bcddisplayram|bin2bcd|Add0~4_combout\))) # 
-- (!\ram|DataOut\(7) & (\ram|DataOut\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram|DataOut\(2),
	datab => \ram|DataOut\(7),
	datac => \bcddisplayram|bin2bcd|Add0~4_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\);

-- Location: LCCOMB_X68_Y27_N2
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\);

-- Location: LCCOMB_X68_Y27_N30
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\ = (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~2_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~2_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(1),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X68_Y27_N28
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ram|DataOut\(7) & (\bcddisplayram|bin2bcd|Add0~2_combout\)) # 
-- (!\ram|DataOut\(7) & ((\ram|DataOut\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Add0~2_combout\,
	datab => \ram|DataOut\(7),
	datac => \ram|DataOut\(1),
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\);

-- Location: LCCOMB_X68_Y27_N12
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\) # 
-- (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[48]~76_combout\,
	datad => VCC,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X68_Y27_N14
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~59_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[49]~60_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X68_Y27_N16
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\) # (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~58_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[50]~75_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X68_Y27_N18
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~74_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[51]~57_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y27_N20
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\) # 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\) # (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~56_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[52]~73_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y27_N22
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\ & !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~55_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[53]~72_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X68_Y27_N24
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\) # 
-- ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\) # (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~54_combout\,
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|StageOut[54]~71_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X68_Y27_N26
\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X69_Y14_N4
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X69_Y15_N16
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ $ (GND)
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY(!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => VCC,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X69_Y15_N18
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)) # (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & VCC))
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X69_Y15_N20
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ $ (GND)))
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X69_Y15_N22
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY(!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y15_N24
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY(!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y15_N26
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY(!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X69_Y15_N28
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY(!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X69_Y15_N30
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X69_Y14_N26
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ = (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))) # (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\);

-- Location: LCCOMB_X69_Y15_N12
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ = (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)) # (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\);

-- Location: LCCOMB_X69_Y15_N4
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ = (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)) # (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\);

-- Location: LCCOMB_X69_Y15_N10
\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ = (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\);

-- Location: LCCOMB_X69_Y14_N20
\bcddisplayram|Decoder7Led|decOut_n3[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n3[0]~0_combout\ = (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ $ (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	combout => \bcddisplayram|Decoder7Led|decOut_n3[0]~0_combout\);

-- Location: LCCOMB_X69_Y14_N18
\bcddisplayram|Decoder7Led|decOut_n3[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n3[1]~1_combout\ = (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ $ (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	combout => \bcddisplayram|Decoder7Led|decOut_n3[1]~1_combout\);

-- Location: LCCOMB_X69_Y14_N28
\bcddisplayram|Decoder7Led|Equal26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|Equal26~0_combout\ = (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ & (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & !\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	combout => \bcddisplayram|Decoder7Led|Equal26~0_combout\);

-- Location: LCCOMB_X69_Y14_N10
\bcddisplayram|Decoder7Led|decOut_n3[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n3[3]~2_combout\ = (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ & 
-- (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ $ (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\))) # 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ & (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	combout => \bcddisplayram|Decoder7Led|decOut_n3[3]~2_combout\);

-- Location: LCCOMB_X69_Y14_N24
\bcddisplayram|Decoder7Led|decOut_n3[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n3[4]~3_combout\ = (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ & 
-- ((!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\)))) # (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & ((!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\))) # 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ & (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	combout => \bcddisplayram|Decoder7Led|decOut_n3[4]~3_combout\);

-- Location: LCCOMB_X69_Y14_N22
\bcddisplayram|Decoder7Led|decOut_n3[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n3[5]~4_combout\ = (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\ & ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ & 
-- ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\) # (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\))) # 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ & (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & 
-- !\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	combout => \bcddisplayram|Decoder7Led|decOut_n3[5]~4_combout\);

-- Location: LCCOMB_X69_Y14_N12
\bcddisplayram|Decoder7Led|decOut_n3[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n3[6]~5_combout\ = (\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\) # 
-- ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\ & \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\)))) # 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\ & ((\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\ $ 
-- (!\bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[56]~1_combout\,
	datab => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[57]~3_combout\,
	datac => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[58]~0_combout\,
	datad => \bcddisplayram|bin2bcd|Mod1|auto_generated|divider|divider|StageOut[59]~2_combout\,
	combout => \bcddisplayram|Decoder7Led|decOut_n3[6]~5_combout\);

-- Location: LCCOMB_X68_Y26_N10
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY(!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => VCC,
	cout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X68_Y26_N12
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- !\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X68_Y26_N14
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X68_Y26_N16
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY(!\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y26_N18
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY(!\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y26_N20
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY(!\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X68_Y26_N22
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY(!\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X68_Y26_N24
\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \bcddisplayram|bin2bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X68_Y14_N8
\bcddisplayram|Decoder7Led|decOut_n2[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bcddisplayram|Decoder7Led|decOut_n2[6]~0_combout\ = (\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\) # ((\bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \bcddisplayram|bin2bcd|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \bcddisplayram|Decoder7Led|decOut_n2[6]~0_combout\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;
END structure;


