Asynchronous clock divider with enable