0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_layer_conn_0_0/sim/design_1_axi4_lite_layer_conn_0_0.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v,,design_1_axi4_lite_layer_conn_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_register_m_0_0/sim/design_1_axi4_lite_register_m_0_0.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/9576/axi4_lite_layer_connector.v,,design_1_axi4_lite_register_m_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v,,tdata_design_1_axis_broadcaster_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,top_design_1_axis_broadcaster_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v,,tuser_design_1_axis_broadcaster_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1_axis_broadcaster_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_image_loader_module_0_0/sim/design_1_image_loader_module_0_0.v,1729099873,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/src/ila_0/sim/ila_0.v,,design_1_image_loader_module_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/sim/design_1_perceptron_0_0.v,1729105725,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_perceptron_0_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/src/ila_0/sim/ila_0.v,1729099900,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/1e62/perceptron.v,,ila_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/src/mult_gen_0/sim/mult_gen_0.vhd,1729099901,vhdl,,,,mult_gen_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_1/sim/design_1_perceptron_0_1.v,1729113383,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_2/sim/design_1_perceptron_0_2.v,,design_1_perceptron_0_1,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_2/sim/design_1_perceptron_0_2.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/c04c/axi4_lite_register_module.v,,design_1_perceptron_0_2,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1729113383,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xbar_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/1e62/perceptron.v,1729105725,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_0/sim/design_1_perceptron_0_0.v,,perceptron,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/5e66/image_loader_module.v,1729099873,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_image_loader_module_0_0/sim/design_1_image_loader_module_0_0.v,,image_loader_module,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/9576/axi4_lite_layer_connector.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_layer_conn_0_0/sim/design_1_axi4_lite_layer_conn_0_0.v,,axi4_lite_layer_connector,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/c04c/axi4_lite_register_module.v,1729113407,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_axi4_lite_register_m_0_0/sim/design_1_axi4_lite_register_m_0_0.v,,axi4_lite_register_module,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1729096545,vhdl,,,,axi_bram_ctrl_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1729096545,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,blk_mem_gen_0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/sim/design_1.v,1729113867,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ip/design_1_perceptron_0_1/sim/design_1_perceptron_0_1.v,,design_1;design_1_axi_interconnect_0_0;m00_couplers_imp_1CA5Z32;m01_couplers_imp_I4GRPB;m02_couplers_imp_1BOGR4T;m03_couplers_imp_J0G1J0;m04_couplers_imp_19YU2FS;s00_couplers_imp_O7FAN0,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sim_1/new/test_read_write_file_tb.v,1729103779,verilog,,,,test_read_write_file_tb,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1729096540,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.ip_user_files/bd/design_1/ipshared/5e66/image_loader_module.v,,dual_port_AXI_Native_bram,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1729113867,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sim_1/new/test_read_write_file_tb.v,,design_1_wrapper,,,../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../validate_math.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/validate_math/validate_math.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,1729113407,verilog,,,,,,,,,,,,
