
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102035                       # Number of seconds simulated
sim_ticks                                102034569500                       # Number of ticks simulated
final_tick                               102034569500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157528                       # Simulator instruction rate (inst/s)
host_op_rate                                   157528                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              174695844                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185100                       # Number of bytes of host memory used
host_seconds                                   584.07                       # Real time elapsed on the host
sim_insts                                    92007423                       # Number of instructions simulated
sim_ops                                      92007423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 102034569500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5920832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         117184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6038016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5920832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5920832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           92513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               94344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          58027706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1148474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59176180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     58027706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58027706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          97849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                97849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          97849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         58027706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1148474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59274029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.129113961750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          617                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          617                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              107126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10817                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       94345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92196                       # Number of write requests accepted
system.mem_ctrls.readBursts                     94345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 409408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5628672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  707904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6038080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5900544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  87948                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 81107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  102034556000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 94345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.445972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.541696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.319950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1535     37.70%     37.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          896     22.00%     59.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          405      9.95%     69.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          287      7.05%     76.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          338      8.30%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          305      7.49%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      4.54%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      1.89%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4072                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.341977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.461591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            544     88.17%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            49      7.94%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            14      2.27%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             5      0.81%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           617                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.927066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.880092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.301671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              143     23.18%     23.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.81%     23.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              294     47.65%     71.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131     21.23%     92.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      4.54%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      1.30%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.81%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           617                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       292288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       117120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       707904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2864597.767524270341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1147846.269886011491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6937883.929622499272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        92514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        92196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    348519000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    365234500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2502604186000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      3767.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    199472.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27144390.06                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    593809750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               713753500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   31985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     92826.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               111576.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3590                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     546981.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 25496940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 13532970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39884040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               57012840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1457926080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            890120550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             96941760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4108251060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2859015360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20383968180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            29932582890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            293.357271                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          99829221750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    196944000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     616720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  83374462500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7445345000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1391683750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9009414250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3662820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1920270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5790540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 725580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         456062880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            159902670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             43920960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1081659360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1168155840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23270026860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26191830660                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            256.695655                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         101569237500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     98777000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     192920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  96155393000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3042073000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     173342750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2372063750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 102034569500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                14070600                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10192858                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            879500                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12132258                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7016459                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.833084                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1429216                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          444078                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             438916                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5162                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13723448                       # DTB read hits
system.cpu.dtb.read_misses                         29                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13723477                       # DTB read accesses
system.cpu.dtb.write_hits                     7862502                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 7862508                       # DTB write accesses
system.cpu.dtb.data_hits                     21585950                       # DTB hits
system.cpu.dtb.data_misses                         35                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 21585985                       # DTB accesses
system.cpu.itb.fetch_hits                    58581724                       # ITB hits
system.cpu.itb.fetch_misses                        50                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                58581774                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99164                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    102034569500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        204069183                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           61967282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104173141                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14070600                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8884591                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     139689668                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1759196                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           735                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  58581724                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                221427                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          202537330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.514340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.740395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                128581785     63.49%     63.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 43737949     21.60%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 30217596     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            202537330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.068950                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.510480                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12316560                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             139746064                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3464726                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              46299389                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 710591                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              6890129                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                174360                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               98063926                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 17648                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 710591                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13167998                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               107358156                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       10190807                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8182971                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              62926807                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               96966788                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              21599057                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     10                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3739                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            73955054                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             135117802                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        131471637                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3286154                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              72681306                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1273748                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1202888                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         819175                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  88502689                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13730082                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7862520                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            720024                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   91303970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1539189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  92607452                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            194282                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          835735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       367493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     202537330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.457236                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.548371                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           115250466     56.90%     56.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            81966276     40.47%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5320588      2.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       202537330                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9601550     99.54%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 12296      0.13%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  3845      0.04%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12528      0.13%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  253      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                 15179      0.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                51      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              68048773     73.48%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.42%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1185234      1.28%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              408014      0.44%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               91915      0.10%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158340      0.17%     75.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.01%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               5067      0.01%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14182476     15.31%     91.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7768258      8.39%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          267615      0.29%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          94261      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               92607452                       # Type of FU issued
system.cpu.iq.rate                           0.453804                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9645651                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.104156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          393100988                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          91425819                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     90014974                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4491179                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2253077                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2202879                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               99985412                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2267640                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8483                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          122                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 710591                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  364457                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   208                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            96260974                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            227717                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13730082                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7862520                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             819176                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   204                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         381669                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       331837                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               713506                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              92217990                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13723477                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            389462                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3417815                       # number of nop insts executed
system.cpu.iew.exec_refs                     21585985                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12758676                       # Number of branches executed
system.cpu.iew.exec_stores                    7862508                       # Number of stores executed
system.cpu.iew.exec_rate                     0.451896                       # Inst execution rate
system.cpu.iew.wb_sent                       92217933                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      92217853                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  21116082                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21585511                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.451895                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.978253                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          848128                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1539189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            710532                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    201814794                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.472774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.569141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    113936013     56.46%     56.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     80344777     39.81%     96.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7534004      3.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    201814794                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             95412785                       # Number of instructions committed
system.cpu.commit.committedOps               95412785                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21583997                       # Number of memory references committed
system.cpu.commit.loads                      13721599                       # Number of loads committed
system.cpu.commit.membars                      720012                       # Number of memory barriers committed
system.cpu.commit.branches                   12743794                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2194657                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88273466                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1379257                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      3405368      3.57%      3.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67484108     70.73%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.40%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1173751      1.23%     75.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         403955      0.42%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.09%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.17%     76.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.01%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          5067      0.01%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        14176061     14.86%     91.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7768236      8.14%     99.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       265550      0.28%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        94163      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          95412785                       # Class of committed instruction
system.cpu.commit.bw_lim_events               7534004                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    290540975                       # The number of ROB reads
system.cpu.rob.rob_writes                   193244362                       # The number of ROB writes
system.cpu.timesIdled                           59269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1531853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    92007423                       # Number of Instructions Simulated
system.cpu.committedOps                      92007423                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.217964                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.217964                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.450864                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.450864                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                130419329                       # number of integer regfile reads
system.cpu.int_regfile_writes                71422651                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3258486                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1654965                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2203137                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1440028                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 102034569500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           946.576975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              360389                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            432.639856                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   946.576975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.924392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.924392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          980                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43173521                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43173521                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 102034569500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     13001273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13001273                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7141681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7141681                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       720009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       720009                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       720012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       720012                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     20142954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20142954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20142954                       # number of overall hits
system.cpu.dcache.overall_hits::total        20142954                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2162                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          705                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          705                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2867                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2867                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2867                       # number of overall misses
system.cpu.dcache.overall_misses::total          2867                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    549561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    549561000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     59129500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     59129500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    608690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    608690500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    608690500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    608690500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13003435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13003435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7142386                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7142386                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20145821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20145821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20145821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20145821                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 254191.026827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 254191.026827                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83871.631206                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83871.631206                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 212309.208232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 212309.208232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 212309.208232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 212309.208232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          156                       # number of writebacks
system.cpu.dcache.writebacks::total               156                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          435                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1038                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1038                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1559                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1829                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    386967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    386967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       126000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    423148500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    423148500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    423148500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    423148500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 248214.881334                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 248214.881334                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 134005.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 134005.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 231355.112083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 231355.112083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 231355.112083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 231355.112083                       # average overall mshr miss latency
system.cpu.dcache.replacements                    833                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 102034569500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.486230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4009163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             92040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.558920                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.486230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         117255961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        117255961                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 102034569500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     58484396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        58484396                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     58484396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         58484396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     58484396                       # number of overall hits
system.cpu.icache.overall_hits::total        58484396                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        97328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         97328                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        97328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          97328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        97328                       # number of overall misses
system.cpu.icache.overall_misses::total         97328                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2550273000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2550273000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   2550273000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2550273000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2550273000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2550273000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     58581724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     58581724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     58581724                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     58581724                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     58581724                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     58581724                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001661                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001661                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26202.870705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26202.870705                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26202.870705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26202.870705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26202.870705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26202.870705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        92040                       # number of writebacks
system.cpu.icache.writebacks::total             92040                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4814                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4814                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         4814                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4814                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4814                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4814                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        92514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        92514                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        92514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        92514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        92514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        92514                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2355765500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2355765500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2355765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2355765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2355765500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2355765500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001579                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001579                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001579                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001579                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25463.881142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25463.881142                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25463.881142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25463.881142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25463.881142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25463.881142                       # average overall mshr miss latency
system.cpu.icache.replacements                  92040                       # number of replacements
system.membus.snoop_filter.tot_requests        187218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        92873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 102034569500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              94074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          156                       # Transaction distribution
system.membus.trans_dist::WritebackClean        92040                       # Transaction distribution
system.membus.trans_dist::CleanEvict              677                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          92514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1561                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       277067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 281562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11811392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       127168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11938560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             94345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   94345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               94345                       # Request fanout histogram
system.membus.reqLayer0.occupancy           571220500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          464009000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9811250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------