<profile>

<section name = "Vitis HLS Report for 'Loop_loop_height_proc1719'" level="0">
<item name = "Date">Fri Oct 30 16:39:11 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">overlaystream</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.707 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">?, ?, ?, -, -, 1080, no</column>
<column name=" + loop_width">?, ?, 2, 1, 1, ?, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 171, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 269, -</column>
<column name="Register">-, -, 126, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_291_p2">+, 0, 0, 18, 11, 1</column>
<column name="j_1_fu_339_p2">+, 0, 0, 39, 32, 2</column>
<column name="j_3_fu_346_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state3_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln119_fu_285_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln122_fu_301_p2">icmp, 0, 0, 20, 32, 11</column>
<column name="icmp_ln131_fu_315_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op128_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="or_ln131_fu_327_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln134_fu_333_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln131_fu_321_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_j_2_phi_fu_259_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_start_2_phi_fu_238_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_start_3_phi_fu_248_p4">15, 3, 32, 96</column>
<column name="eol_2_reg_266">9, 2, 1, 2</column>
<column name="eol_reg_212">9, 2, 1, 2</column>
<column name="i_reg_201">9, 2, 11, 22</column>
<column name="img_in_data_blk_n">9, 2, 1, 2</column>
<column name="j_reg_224">9, 2, 32, 64</column>
<column name="overly_alpha_blk_n">9, 2, 1, 2</column>
<column name="overly_alpha_out_blk_n">9, 2, 1, 2</column>
<column name="overly_h_blk_n">9, 2, 1, 2</column>
<column name="overly_h_out_blk_n">9, 2, 1, 2</column>
<column name="overly_w_blk_n">9, 2, 1, 2</column>
<column name="overly_w_out_blk_n">9, 2, 1, 2</column>
<column name="overly_x_blk_n">9, 2, 1, 2</column>
<column name="overly_x_out_blk_n">9, 2, 1, 2</column>
<column name="overly_y_blk_n">9, 2, 1, 2</column>
<column name="overly_y_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="start_fu_102">9, 2, 32, 64</column>
<column name="video_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="axi_data_V_reg_377">24, 0, 24, 0</column>
<column name="axi_last_V_1_reg_382">1, 0, 1, 0</column>
<column name="eol_2_reg_266">1, 0, 1, 0</column>
<column name="eol_reg_212">1, 0, 1, 0</column>
<column name="i_1_reg_368">11, 0, 11, 0</column>
<column name="i_reg_201">11, 0, 11, 0</column>
<column name="icmp_ln122_reg_373">1, 0, 1, 0</column>
<column name="j_reg_224">32, 0, 32, 0</column>
<column name="or_ln131_reg_387">1, 0, 1, 0</column>
<column name="or_ln134_reg_391">1, 0, 1, 0</column>
<column name="start_fu_102">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_loop_height_proc1719, return value</column>
<column name="video_in_TDATA">in, 24, axis, video_in_V_data_V, pointer</column>
<column name="video_in_TVALID">in, 1, axis, video_in_V_dest_V, pointer</column>
<column name="video_in_TREADY">out, 1, axis, video_in_V_dest_V, pointer</column>
<column name="video_in_TDEST">in, 1, axis, video_in_V_dest_V, pointer</column>
<column name="video_in_TKEEP">in, 3, axis, video_in_V_keep_V, pointer</column>
<column name="video_in_TSTRB">in, 3, axis, video_in_V_strb_V, pointer</column>
<column name="video_in_TUSER">in, 1, axis, video_in_V_user_V, pointer</column>
<column name="video_in_TLAST">in, 1, axis, video_in_V_last_V, pointer</column>
<column name="video_in_TID">in, 1, axis, video_in_V_id_V, pointer</column>
<column name="img_in_data_din">out, 24, ap_fifo, img_in_data, pointer</column>
<column name="img_in_data_full_n">in, 1, ap_fifo, img_in_data, pointer</column>
<column name="img_in_data_write">out, 1, ap_fifo, img_in_data, pointer</column>
<column name="overly_alpha">in, 8, ap_vld, overly_alpha, scalar</column>
<column name="overly_alpha_ap_vld">in, 1, ap_vld, overly_alpha, scalar</column>
<column name="overly_x">in, 32, ap_vld, overly_x, scalar</column>
<column name="overly_x_ap_vld">in, 1, ap_vld, overly_x, scalar</column>
<column name="overly_y">in, 32, ap_vld, overly_y, scalar</column>
<column name="overly_y_ap_vld">in, 1, ap_vld, overly_y, scalar</column>
<column name="overly_h">in, 32, ap_vld, overly_h, scalar</column>
<column name="overly_h_ap_vld">in, 1, ap_vld, overly_h, scalar</column>
<column name="overly_w">in, 32, ap_vld, overly_w, scalar</column>
<column name="overly_w_ap_vld">in, 1, ap_vld, overly_w, scalar</column>
<column name="overly_alpha_out_din">out, 8, ap_fifo, overly_alpha_out, pointer</column>
<column name="overly_alpha_out_full_n">in, 1, ap_fifo, overly_alpha_out, pointer</column>
<column name="overly_alpha_out_write">out, 1, ap_fifo, overly_alpha_out, pointer</column>
<column name="overly_x_out_din">out, 32, ap_fifo, overly_x_out, pointer</column>
<column name="overly_x_out_full_n">in, 1, ap_fifo, overly_x_out, pointer</column>
<column name="overly_x_out_write">out, 1, ap_fifo, overly_x_out, pointer</column>
<column name="overly_y_out_din">out, 32, ap_fifo, overly_y_out, pointer</column>
<column name="overly_y_out_full_n">in, 1, ap_fifo, overly_y_out, pointer</column>
<column name="overly_y_out_write">out, 1, ap_fifo, overly_y_out, pointer</column>
<column name="overly_h_out_din">out, 32, ap_fifo, overly_h_out, pointer</column>
<column name="overly_h_out_full_n">in, 1, ap_fifo, overly_h_out, pointer</column>
<column name="overly_h_out_write">out, 1, ap_fifo, overly_h_out, pointer</column>
<column name="overly_w_out_din">out, 32, ap_fifo, overly_w_out, pointer</column>
<column name="overly_w_out_full_n">in, 1, ap_fifo, overly_w_out, pointer</column>
<column name="overly_w_out_write">out, 1, ap_fifo, overly_w_out, pointer</column>
</table>
</item>
</section>
</profile>
