// Implement the Verilog module based on the following description.
// Assume that signals are positive clock/clk triggered unless otherwise stated.

synthesis verilog_input_version verilog_2001

module top_module (
    input do_sub,
    input [7:0] a,
    input [7:0] b,
    output reg [7:0] out,
    output reg result_is_zero
);

    always @(*) begin
        case (do_sub)
            0: out = a + b;
            1: out = a - b;
            default: out = a; // or any other desired value when do_sub is not provided
        endcase

        if (~out)
            result_is_zero = 1;
    end

endmodule