.device LFE5U-45F

.comment Part: LFE5U-45F-6CABGA381

.tile CIB_R10C10:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 JF7
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 JF6
arc: JC0 H02W0401
arc: JC1 W1_H02E0401
arc: JC2 S1_V02N0601
arc: JC3 W1_H02E0601
arc: JD6 V02S0401
arc: JD7 H02W0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 JF7
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02N0701
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C11:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF0
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 JF4
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: JA1 H02E0701
arc: JA3 V02N0501
arc: JA7 H02W0701
arc: JB1 V00T0000
arc: JB3 H00R0000
arc: JB5 H02W0101
arc: JC0 H02E0401
arc: JC2 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 V00T0100
arc: JD2 H02W0001
arc: JD4 H02W0201
arc: JLSR1 H02E0301
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 JF4
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 JF5
arc: S1_V02S0301 H02W0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 V02N0401
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C12:CIB_EBR
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: JA5 W1_H02E0501
arc: JA7 N1_V01S0100
arc: JC4 H02E0401
arc: JC6 W1_H02E0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 S3_V06N0103
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02N0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C13:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF4
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 JF5
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 JF3
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: H01W0000 JF2
arc: JA1 E1_H02W0701
arc: JA3 S1_V02N0701
arc: JA7 W1_H02E0701
arc: JB1 V00B0000
arc: JB3 S1_V02N0301
arc: JB5 H00R0000
arc: JB7 N1_V01S0000
arc: JC0 V02N0401
arc: JC2 E1_H02W0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 H02E0201
arc: JD4 N1_V02S0401
arc: JD6 H00L0100
arc: JLSR1 V00T0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF7
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00T0100 V02S0701
arc: W3_H06W0303 V06S0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C14:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 V06S0303
arc: JA5 V00T0000
arc: JA7 W1_H02E0701
arc: JC4 V00T0100
arc: JC6 V00B0100
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C15:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0303 V06S0303
arc: H00R0000 V02S0401
arc: H01W0000 JF6
arc: H01W0100 JF2
arc: JA1 V02N0701
arc: JA3 W1_H02E0701
arc: JA7 V02N0301
arc: JB3 H00R0000
arc: JB5 H02E0101
arc: JB7 N1_V02S0501
arc: JC0 W1_H02E0401
arc: JC2 E1_H02W0401
arc: JCLK0 G_HPBX0100
arc: JD2 V00B0100
arc: JD4 V00B0000
arc: JD6 H02E0201
arc: JLSR1 V00T0100
arc: N1_V01N0001 JF2
arc: N1_V01N0101 JF4
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 JF4
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V00T0100 V02S0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C16:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 JF1
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 V06S0303
arc: H01W0100 JF0
arc: JA5 W1_H02E0501
arc: JA7 E1_H02W0701
arc: JB1 H02E0101
arc: JC4 V00B0100
arc: JC6 V00T0100
arc: JD0 H02E0001
arc: N1_V01N0001 JF0
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 JF1
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C17:CIB_EBR
arc: E1_H01E0001 JF5
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 V06S0203
arc: H00R0100 V02S0701
arc: H01W0000 JF4
arc: H01W0100 W3_H06E0303
arc: JB5 H02E0301
arc: JB7 V00B0100
arc: JD4 H00R0100
arc: JD6 H02E0201
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JF4
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 JF7
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 JF7
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C18:CIB_EBR
arc: E1_H01E0101 JF2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: H00L0100 H02W0101
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: H01W0100 JF3
arc: JA1 W1_H02E0701
arc: JA3 H02W0501
arc: JA7 H00R0000
arc: JB1 W1_H02E0101
arc: JB3 S1_V02N0301
arc: JC0 H00R0100
arc: JC2 H00L0100
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 W1_H02E0001
arc: JLSR1 H02E0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 JF1
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C19:CIB_EBR
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: JC0 H00L0100
arc: JC1 E1_H01W0000
arc: JC2 H00L0000
arc: JC3 V02N0401
arc: JD6 N1_V02S0601
arc: JD7 V00B0000
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C20:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 JF4
arc: JA1 H00L0000
arc: JA3 H02E0501
arc: JA7 V02N0301
arc: JB1 V00T0000
arc: JB3 H00R0000
arc: JB5 W1_H02E0301
arc: JC0 N1_V02S0601
arc: JC2 H00L0100
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 H02E0201
arc: JD4 H00R0100
arc: JLSR1 H02E0301
arc: N1_V01N0001 JF3
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF1
arc: N3_V06N0303 JF5
arc: S1_V02S0101 H02W0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C21:CIB_EBR
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: JA5 V00T0000
arc: JA7 H02E0701
arc: JC4 W1_H02E0601
arc: JC6 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C22:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0101 V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 W1_H02E0601
arc: H01W0000 JF0
arc: H01W0100 JF2
arc: JA1 H00R0000
arc: JA3 V02N0701
arc: JA7 H02W0501
arc: JC0 H00L0100
arc: JC2 H00L0000
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF6
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 JF3
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF4
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C23:CIB_EBR
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0401
arc: H01W0100 JF0
arc: JA1 W1_H02E0501
arc: JA5 V00T0100
arc: JA7 H00R0000
arc: JC0 H02E0401
arc: JC4 W1_H02E0401
arc: JC6 H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 E1_H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C24:CIB_EBR
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V01N0101
arc: H00L0100 W1_H02E0101
arc: H01W0000 E3_H06W0103
arc: JA1 H02W0701
arc: JA3 W1_H02E0701
arc: JA7 H02E0501
arc: JC0 H02W0401
arc: JC2 H00L0100
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF2
arc: N1_V01N0101 JF6
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 JF3
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 JF5
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C25:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H01W0000 JF0
arc: H01W0100 JF2
arc: JA1 H00L0000
arc: JA5 N1_V01S0100
arc: JA7 V00T0100
arc: JC0 S1_V02N0401
arc: JC4 V01N0101
arc: JC6 H02W0401
arc: N1_V01N0001 JF1
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C26:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 JF4
arc: N1_V01N0001 JF5
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 JF6
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 N3_V06S0003
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C27:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 JF4
arc: H00L0100 W1_H02E0301
arc: H01W0000 JF0
arc: H01W0100 JF2
arc: JA1 W1_H02E0701
arc: JA3 H02E0701
arc: JA7 W1_H02E0501
arc: JC0 H00L0100
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF3
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C28:CIB_EBR
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0501
arc: H01W0000 JF7
arc: JC0 H02E0401
arc: JC1 V02S0601
arc: JC2 W1_H02E0401
arc: JC3 H00R0100
arc: JC4 V02N0001
arc: JC5 V00T0100
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 JF6
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C29:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF4
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 JF6
arc: H01W0100 JF1
arc: JA1 E1_H02W0501
arc: JA3 H02W0701
arc: JA7 V00T0100
arc: JC0 W1_H02E0601
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0101 JF5
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 JF2
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C30:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0401
arc: JA1 H00R0000
arc: JA5 V00T0100
arc: JA7 W1_H02E0501
arc: JC0 H00L0100
arc: JC4 H02W0601
arc: JC6 V00B0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C31:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 JF7
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02W0101
arc: H01W0000 JF3
arc: H01W0100 JF4
arc: JA1 V02N0501
arc: JA3 H02W0701
arc: JA7 V00T0100
arc: JC0 H00L0100
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0101 JF6
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 JF1
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 JF5
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C32:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: JA1 H02W0701
arc: JA5 W1_H02E0501
arc: JA7 V00T0100
arc: JC0 W1_H02E0601
arc: JC4 H02E0601
arc: JC6 H02W0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C33:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H01W0000 JF3
arc: H01W0100 JF4
arc: JA1 V02N0501
arc: JA3 H02W0701
arc: JA7 V00T0100
arc: JC0 W1_H02E0401
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF7
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 JF2
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 JF5
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C34:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF1
arc: E1_H02E0001 JF2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: JA1 H02E0701
arc: JA5 S1_V02N0301
arc: JA7 W1_H02E0701
arc: JC0 H00L0000
arc: JC4 H02E0401
arc: JC6 V00B0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C35:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W1_H02E0401
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JF7
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C36:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF4
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 JF3
arc: E3_H06E0103 JF1
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 V06S0303
arc: JA1 H02E0501
arc: JA3 W1_H02E0701
arc: JA7 V02N0301
arc: JC0 H02W0601
arc: JC2 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF0
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C37:CIB_EBR
arc: E1_H01E0101 JF6
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0001
arc: H01W0000 JF7
arc: JC0 W1_H02E0601
arc: JC1 V02N0601
arc: JC2 H00L0000
arc: JC3 W1_H02E0401
arc: JC4 V02N0201
arc: JC5 V00B0100
arc: JD6 V02S0601
arc: JD7 N1_V02S0601
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JF7
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 V06N0103
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C38:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF0
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 JF1
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: H01W0000 JF2
arc: H01W0100 JF4
arc: JA1 E1_H02W0501
arc: JA3 H00L0100
arc: JA7 V02N0301
arc: JB1 H02E0101
arc: JB3 H00L0000
arc: JB5 V02S0501
arc: JC0 W1_H02E0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: JD0 V00T0100
arc: JD2 H02E0001
arc: JD4 H02E0201
arc: JLSR1 V00B0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 JF0
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 JF5
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0701
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C39:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: JA5 V02N0101
arc: JA7 V00T0100
arc: JC4 V02N0201
arc: JC6 V00B0100
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C40:CIB_EBR
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R10C41:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R10C42:CIB_EBR
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0100 N1_V02S0701
arc: H01W0000 JF0
arc: H01W0100 JF2
arc: JA1 W1_H02E0501
arc: JA3 V02N0701
arc: JA7 V02N0101
arc: JB1 H00R0100
arc: JB3 W1_H02E0101
arc: JB5 V00B0100
arc: JB7 E1_H02W0301
arc: JC0 S1_V02N0401
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 H02E0001
arc: JD4 H02W0201
arc: JD6 W1_H02E0001
arc: JLSR1 V00T0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 JF3
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C43:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H01W0000 E3_H06W0103
arc: JA5 V00B0000
arc: JA7 H02E0501
arc: JC4 H02W0601
arc: JC6 V00T0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02N0401
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C44:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 E1_H02W0701
arc: H01W0000 JF7
arc: H01W0100 JF6
arc: JA1 E1_H02W0501
arc: JA3 H02E0501
arc: JA7 V02N0301
arc: JB3 W1_H02E0301
arc: JB5 H02E0301
arc: JB7 V00T0000
arc: JC0 S1_V02N0401
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: JD2 N1_V02S0201
arc: JD4 V02S0401
arc: JD6 H02E0201
arc: JLSR1 V00B0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C45:CIB_EBR
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H01W0100 JF0
arc: JA5 V00T0000
arc: JA7 S1_V02N0301
arc: JB1 H02E0101
arc: JC4 H02E0601
arc: JC6 W1_H02E0401
arc: JD0 H01E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 JF1
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 V02N0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C46:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 V02S0701
arc: JB5 N1_V02S0501
arc: JB7 V00B0100
arc: JD4 H00R0100
arc: JD6 N1_V02S0401
arc: N1_V01N0001 JF4
arc: N1_V01N0101 JF5
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 JF6
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H01E0101
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C47:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF1
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JA1 H02E0501
arc: JA3 V02N0501
arc: JA7 V02N0101
arc: JB1 H00R0100
arc: JB3 H00R0000
arc: JC0 E1_H02W0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 H02E0001
arc: JLSR1 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JF0
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 JF3
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C48:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF7
arc: JC0 E1_H02W0601
arc: JC1 V02N0601
arc: JC2 W1_H02E0601
arc: JC3 S1_V02N0601
arc: JD6 H00L0100
arc: JD7 H00R0100
arc: N1_V01N0001 JF7
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 JF6
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C49:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: H01W0000 JF4
arc: H01W0100 JF3
arc: JA1 H00R0000
arc: JA3 W1_H02E0501
arc: JA7 V00T0100
arc: JB1 H00R0100
arc: JB3 W1_H02E0101
arc: JB5 H00L0000
arc: JC0 V02N0401
arc: JC2 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0001
arc: JD2 H02E0201
arc: JD4 H02E0001
arc: JLSR1 V00B0100
arc: N1_V01N0001 JF1
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 V01N0101
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 JF5
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C4:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF2
arc: E1_H02E0501 JF5
arc: E1_H02E0601 JF4
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 JF3
arc: E3_H06E0103 JF1
arc: H00L0000 E1_H02W0001
arc: JA1 V02N0701
arc: JA3 V02N0501
arc: JA7 V02N0301
arc: JC0 H00L0000
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C50:CIB_EBR
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: JA5 V02N0301
arc: JA7 S1_V02N0301
arc: JC4 V02N0001
arc: JC6 V00B0100
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C51:CIB_EBR
arc: E1_H01E0101 JF6
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 W1_H02E0201
arc: H01W0000 JF0
arc: H01W0100 JF2
arc: JA1 H02E0701
arc: JA3 H02E0501
arc: JA7 E1_H02W0701
arc: JC0 H00L0000
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF1
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 JF3
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 JF4
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 H06E0303
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 JF7
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C52:CIB_EBR
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: H00R0000 V02N0401
arc: JA1 S1_V02N0701
arc: JA5 V02N0101
arc: JA7 H00R0000
arc: JC0 E1_H02W0601
arc: JC4 H02W0601
arc: JC6 W1_H02E0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 JF0
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C53:CIB_EBR
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 W1_H02E0301
arc: H01W0000 JF2
arc: JA1 H02E0501
arc: JA3 V02N0501
arc: JA7 V00T0100
arc: JC0 H00L0100
arc: JC2 H02E0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF4
arc: N1_V02N0101 JF3
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 JF6
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: V00T0100 V02N0701
arc: V01S0000 JF7
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C54:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 S1_V02N0201
arc: H01W0100 JF2
arc: JA1 H00L0000
arc: JA5 H02W0501
arc: JA7 V02N0101
arc: JC0 V02N0601
arc: JC4 H02E0401
arc: JC6 H02E0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H02E0701
arc: V01S0100 JF1
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C55:CIB_EBR
arc: E1_H02E0501 V06S0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JF5
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JF4
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C56:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02W0101
arc: H01W0000 JF3
arc: H01W0100 JF1
arc: JA1 V02N0501
arc: JA3 V00B0000
arc: JA7 W1_H02E0701
arc: JC0 H00L0100
arc: JC2 E1_H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 JF2
arc: N1_V02N0401 JF4
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C57:CIB_EBR
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0101
arc: H01W0000 JF7
arc: JC0 E1_H02W0401
arc: JC1 E1_H02W0601
arc: JC2 H02E0601
arc: JC3 H00L0100
arc: JC4 V02N0001
arc: JC5 V00T0100
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 JF6
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C58:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF2
arc: H00L0000 H02E0201
arc: H01W0000 JF1
arc: H01W0100 JF4
arc: JA1 W1_H02E0501
arc: JA3 H02W0501
arc: JA7 H02W0701
arc: JC0 H00L0000
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JF5
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C59:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W3_H06E0203
arc: JA1 W1_H02E0701
arc: JA5 V00T0000
arc: JA7 V00T0100
arc: JC0 V02N0401
arc: JC4 E1_H01E0101
arc: JC6 V00B0100
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C5:CIB_EBR
arc: E1_H01E0001 JF0
arc: E3_H06E0303 H01E0101
arc: JA1 H02W0501
arc: JA5 V02N0301
arc: JA7 H02W0701
arc: JC0 S1_V02N0601
arc: JC4 E1_H02W0601
arc: JC6 H02W0401
arc: N1_V02N0201 H01E0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C60:CIB_EBR
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: H01W0100 JF6
arc: JA1 V02N0501
arc: JA3 V00B0000
arc: JA7 V02N0301
arc: JB1 E1_H02W0101
arc: JB3 H00R0000
arc: JB5 S1_V02N0701
arc: JB7 H02E0101
arc: JC0 E1_H02W0601
arc: JC2 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0201
arc: JD2 S1_V02N0001
arc: JD4 V02S0401
arc: JD6 H00R0100
arc: JLSR1 V00B0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF0
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF1
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: W3_H06W0003 JF3
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C61:CIB_EBR
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: JA5 V02N0101
arc: JA7 S1_V02N0301
arc: JC4 V02N0001
arc: JC6 V02N0201
arc: N1_V02N0501 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C62:CIB_EBR
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0000 V02N0401
arc: H01W0000 JF2
arc: H01W0100 JF3
arc: JA1 H00L0000
arc: JA3 H02E0501
arc: JA7 H00R0000
arc: JC0 H02W0401
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF7
arc: N1_V02N0401 JF6
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 JF4
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C63:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF2
arc: JA1 S1_V02N0501
arc: JA5 V00B0000
arc: JA7 V02N0301
arc: JC0 V02N0601
arc: JC4 W1_H02E0401
arc: JC6 V02N0201
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF1
arc: V00B0000 E1_H02W0601
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C64:CIB_EBR
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 W1_H02E0301
arc: H00R0100 H02E0501
arc: H01W0000 JF7
arc: H01W0100 JF4
arc: JB5 E1_H02W0301
arc: JB7 V00B0100
arc: JD4 H00R0100
arc: JD6 V00B0000
arc: N1_V01N0101 JF5
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0203 JF4
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF6
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C65:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF2
arc: JA1 V02N0501
arc: JA3 V00T0000
arc: JA7 V02N0101
arc: JB1 S1_V02N0101
arc: JB3 N1_V02S0301
arc: JC0 E1_H02W0601
arc: JC2 E1_H01W0000
arc: JCLK0 G_HPBX0100
arc: JD0 H02W0201
arc: JD2 W1_H02E0001
arc: JLSR1 H02E0301
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF1
arc: N1_V02N0301 JF3
arc: N3_V06N0203 E3_H06W0203
arc: V00T0000 V02N0601
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C66:CIB_EBR
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 JF7
arc: JC0 W1_H02E0601
arc: JC1 V02N0401
arc: JC2 V02N0601
arc: JC3 S1_V02N0601
arc: JD6 E1_H01W0100
arc: JD7 V00B0000
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0303 JF6
arc: V00B0000 H02E0601
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C67:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: H01W0000 JF4
arc: H01W0100 W3_H06E0303
arc: JA1 V02N0501
arc: JA3 H02W0501
arc: JA7 H02W0701
arc: JB1 W1_H02E0101
arc: JB3 S1_V02N0101
arc: JB5 H02W0101
arc: JC0 V02N0601
arc: JC2 W1_H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0201
arc: JD2 V02S0201
arc: JD4 V02N0401
arc: JLSR1 W1_H02E0501
arc: N1_V01N0101 JF2
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF3
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF1
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 JF5
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C68:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 V06S0203
arc: JA5 W1_H02E0701
arc: JA7 V00T0100
arc: JC4 V02N0001
arc: JC6 W1_H02E0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C69:CIB_EBR
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: H01W0000 JF3
arc: H01W0100 JF0
arc: JA1 V02N0501
arc: JA3 E1_H02W0501
arc: JA7 V02N0101
arc: JB1 H02W0301
arc: JB3 H00R0000
arc: JB5 V00B0100
arc: JB7 S1_V02N0701
arc: JC0 V02N0601
arc: JC2 E1_H02W0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0201
arc: JD2 V00T0100
arc: JD4 W1_H02E0001
arc: JD6 H02E0201
arc: JLSR1 H02W0501
arc: N1_V02N0201 JF2
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0501 JF5
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C6:CIB_EBR
arc: E1_H01E0101 JF7
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02N0001
arc: JA1 W1_H02E0701
arc: JA3 H02W0501
arc: JA7 V02N0301
arc: JC0 H00L0000
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0100
arc: N1_V01N0001 JF6
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF4
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C70:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: JA5 V02N0301
arc: JA7 H02E0501
arc: JC4 V02N0001
arc: JC6 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C71:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: H01W0000 JF7
arc: H01W0100 JF4
arc: JA1 H02E0501
arc: JA3 V02N0501
arc: JA7 W1_H02E0701
arc: JB3 H02E0101
arc: JB5 H00R0000
arc: JB7 S1_V02N0701
arc: JC0 V02N0601
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: JD2 H02E0001
arc: JD4 V00B0000
arc: JD6 H02E0201
arc: JLSR1 V00B0100
arc: N1_V01N0101 JF5
arc: N3_V06N0303 JF6
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF4
arc: W3_H06W0303 E1_H02W0501
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C72:CIB_EBR
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: JA5 V00T0000
arc: JA7 S1_V02N0301
arc: JB1 W1_H02E0301
arc: JC4 V02N0001
arc: JC6 V00B0100
arc: JD0 H02E0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0

.tile CIB_R10C73:CIB_EBR
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: H01W0000 JF4
arc: H01W0100 JF6
arc: W1_H02W0501 JF5
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JF7
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C74:CIB_EBR
arc: H01W0100 JF1
arc: JA1 V02N0501
arc: JA3 W1_H02E0501
arc: JA7 W1_H02E0701
arc: JC0 H02W0601
arc: JC2 V02N0401
arc: JCLK0 G_HPBX0100
arc: N3_V06N0003 JF0
arc: W3_H06W0103 JF2
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C75:CIB_EBR
arc: JC0 W1_H02E0401
arc: JC1 W1_H02E0601
arc: JC2 V02N0401
arc: JC3 V02N0601
arc: JC4 V02N0001
arc: JC5 S1_V02N0001
arc: W1_H02W0601 W3_H06E0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C7:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF1
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 H01E0101
arc: JA1 H02E0501
arc: JA5 V02N0301
arc: JA7 H02W0701
arc: JC0 S1_V02N0601
arc: JC4 V00T0000
arc: JC6 H02E0401
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 JF0
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 V02N0601
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C8:CIB_EBR
arc: E1_H01E0101 JF6
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 JF4
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0401
arc: JB5 H00R0000
arc: JB7 V00B0100
arc: JD4 E1_H02W0001
arc: JD6 H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0701 V02N0701
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C9:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF2
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 JF0
arc: E3_H06E0103 H01E0101
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: JA1 H02W0701
arc: JA3 H00L0100
arc: JA7 H00R0000
arc: JB1 V02S0301
arc: JB3 H00R0100
arc: JC0 H02W0401
arc: JC2 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 H02W0201
arc: JD2 N1_V02S0201
arc: JLSR1 H02E0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0003 JF3
arc: W1_H02W0201 N1_V01S0000
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R11C1:CIB_LR
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 S3_V06N0203
arc: JA3 V00T0000
arc: JB3 H02W0301
arc: JCE1 V02N0201
arc: JCLK1 G_HPBX0100
arc: JLSR1 V00T0100
arc: N3_V06N0203 JQ4
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101

.tile CIB_R12C1:CIB_LR
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0201 E1_H02W0201

.tile CIB_R13C1:CIB_LR
arc: E3_H06E0203 JF4
arc: JA0 N1_V02S0501
arc: JA3 N1_V02S0701
arc: JB0 N1_V02S0301
arc: JB3 N1_V02S0301
arc: JCE0 V02S0201
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0100
arc: JCLK1 G_HPBX0100
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V02N0601 JQ4
arc: N3_V06N0203 JQ4
arc: V00B0100 S1_V02N0101

.tile CIB_R15C1:CIB_LR
arc: N1_V02N0101 S1_V02N0101

.tile CIB_R17C1:CIB_LR
arc: E1_H01E0101 E3_H06W0203
arc: JA3 H02W0501
arc: JB3 H02W0301
arc: JCE1 V02N0201
arc: JCLK1 G_HPBX0100
arc: JLSR1 V00T0100
arc: N1_V02N0101 H02W0101
arc: N3_V06N0203 JQ4
arc: V00T0100 H02W0101

.tile CIB_R18C1:CIB_LR
arc: N1_V02N0201 E1_H02W0201

.tile CIB_R1C10:CIB
arc: E1_H01E0001 JF2
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 S1_V02N0501
arc: JA0 S1_V02N0701
arc: JB0 H00R0100
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: S3_V06S0203 H01E0001

.tile CIB_R1C11:CIB
arc: E1_H01E0101 JF2
arc: E1_H02E0301 E3_H06W0003
arc: H00R0100 H02W0501
arc: JA0 S1_V02N0701
arc: JB0 H00R0100
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R1C12:CIB
arc: E1_H02E0501 W1_H02E0501
arc: H00R0100 E1_H02W0501
arc: H01W0000 JF2
arc: JA0 H02W0701
arc: JB0 H00R0100
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 H06W0203
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E1_H02W0001

.tile CIB_R1C13:CIB
arc: E1_H02E0101 E3_H06W0103
arc: H00R0100 H02W0501
arc: H01W0000 JF2
arc: JA0 S1_V02N0501
arc: JB0 H00R0100
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 E1_H01W0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C14:CIB
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 S1_V02N0501
arc: H01W0000 JF2
arc: JA0 V02N0501
arc: JB0 H00R0100
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R1C15:CIB
arc: E1_H02E0101 W1_H02E0101
arc: JA0 V02N0501
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: H00R0100 E1_H02W0701
arc: H01W0000 JF2
arc: JA0 W1_H02E0701
arc: JB0 H00R0100
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0501
arc: V01S0100 S3_V06N0303
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R1C17:CIB
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 E3_H06W0303
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R1C18:CIB
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 JF2
arc: JA0 H00R0000
arc: JB0 H00R0100
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 H01E0001
arc: W1_H02W0701 E1_H02W0701

.tile CIB_R1C19:CIB
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 H02W0701
arc: H01W0000 JF2
arc: JA0 S1_V02N0701
arc: JB0 H00R0100
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 H02W0601
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C20:CIB
arc: E1_H01E0001 JF2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 V06N0303
arc: H00R0100 S1_V02N0701
arc: JA0 V02N0501
arc: JB0 H00R0100
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R1C21:CIB
arc: E1_H02E0301 W1_H02E0201
arc: H01W0000 JF2
arc: JA0 H02E0501
arc: JB0 S1_V02N0301
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H01E0001

.tile CIB_R1C22:CIB
arc: E1_H02E0101 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H06W0203

.tile CIB_R1C23:CIB
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501

.tile CIB_R1C24:CIB
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H06W0303
arc: W1_H02W0101 E3_H06W0103

.tile CIB_R1C25:CIB
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000

.tile CIB_R1C26:CIB
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: W1_H02W0001 S3_V06N0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R1C27:CIB
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 V06N0303

.tile CIB_R1C28:CIB
arc: S1_V02S0101 E1_H02W0101
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R1C29:CIB
arc: S1_V02S0601 H06W0303
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R1C30:CIB
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0701 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R1C31:CIB
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: JA0 H02E0701
arc: JC0 S1_V02N0401
arc: JCLK0 G_HPBX0000
arc: S1_V02S0001 H02W0001
arc: S3_V06S0203 H01E0001
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JB0MUX 0

.tile CIB_R1C32:CIB
arc: E3_H06E0103 JF2
arc: H00R0100 S1_V02N0501
arc: JA0 V02N0701
arc: JB0 H00R0100
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E3_H06W0003
arc: V00B0000 H02E0401
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 V06N0303

.tile CIB_R1C33:CIB
arc: E1_H02E0501 W1_H02E0401
arc: JA0 V02N0701
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 W1_H02E0401
enum: CIB.JB0MUX 0

.tile CIB_R1C34:CIB
arc: JA0 H02W0501
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R1C35:CIB
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R1C36:CIB
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V06N0203
arc: JA0 V02N0701
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 S1_V02N0201
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JB0MUX 0

.tile CIB_R1C37:CIB
arc: E1_H02E0101 E3_H06W0103
arc: H00R0000 H02E0401
arc: H01W0000 E3_H06W0103
arc: JA0 H02E0701
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JB0MUX 0

.tile CIB_R1C38:CIB
arc: E3_H06E0203 W3_H06E0103
arc: JA0 E1_H02W0501
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 S1_V02N0101
arc: W3_H06W0003 S3_V06N0003
enum: CIB.JB0MUX 0

.tile CIB_R1C39:CIB
arc: E1_H01E0001 JF2
arc: E1_H02E0101 W1_H02E0101
arc: JA0 S1_V02N0501
arc: JB0 S1_V02N0101
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: V00T0100 H02W0101

.tile CIB_R1C3:CIB
arc: E1_H02E0301 E3_H06W0003

.tile CIB_R1C40:CIB
arc: S1_V02S0601 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02N0501

.tile CIB_R1C41:CIB
arc: E1_H02E0101 W1_H02E0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H06W0303

.tile CIB_R1C42:CIB
arc: E1_H01E0001 JF2
arc: JA0 V02N0701
arc: JB0 E1_H02W0301
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0100
arc: S1_V02S0201 E1_H01W0000
arc: V00T0100 E1_H02W0101
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R1C43:CIB
arc: E1_H02E0101 V06N0103
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V06N0103
arc: H01W0000 JF2
arc: JA0 S1_V02N0501
arc: JB0 H02W0301
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: S1_V02S0001 JF2
arc: S1_V02S0101 S3_V06N0103
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V06N0103
arc: W3_H06W0103 V06N0103

.tile CIB_R1C44:CIB
arc: E1_H02E0301 S1_V02N0301
arc: JA0 S1_V02N0701
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R1C45:CIB
arc: E1_H02E0101 W1_H02E0101
arc: E3_H06E0103 W1_H02E0101
arc: H01W0000 JF2
arc: JA0 W1_H02E0701
arc: JB0 H02E0301
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 S1_V02N0101

.tile CIB_R1C46:CIB
arc: S1_V02S0301 H06E0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E3_H06W0103

.tile CIB_R1C47:CIB
arc: E1_H01E0101 JF2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 S3_V06N0203
arc: JA0 S1_V02N0701
arc: JB0 S1_V02N0101
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0301
arc: S3_V06S0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C48:CIB
arc: E1_H01E0001 JF2
arc: E3_H06E0303 S3_V06N0303
arc: JA0 H02E0701
arc: JB0 H02E0101
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 JF2
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H01E0101
arc: V01S0000 S3_V06N0103

.tile CIB_R1C49:CIB
arc: E1_H02E0301 S1_V02N0301
arc: H00R0100 E1_H02W0701
arc: JA0 V02N0701
arc: JCE0 H00R0100
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 H06W0003
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
enum: CIB.JB0MUX 0

.tile CIB_R1C4:CIB
arc: E1_H01E0101 JF2
arc: JA0 S1_V02N0501
arc: JB0 H02W0301
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0501

.tile CIB_R1C50:CIB
arc: JA0 S1_V02N0701
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 H06W0303
enum: CIB.JB0MUX 0

.tile CIB_R1C51:CIB
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 E1_H02W0701
arc: JA0 S1_V02N0701
arc: JCE0 H00R0100
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0701 E1_H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R1C52:CIB
arc: E1_H02E0301 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R1C53:CIB
arc: H00R0000 E1_H02W0601
arc: H01W0000 E3_H06W0103
arc: JA0 W1_H02E0501
arc: JB0 S1_V02N0301
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 V02N0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 JF2
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R1C54:CIB
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0601
arc: H01W0100 JF2
arc: JA0 V02N0501
arc: JB0 E1_H02W0101
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0301
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C55:CIB
arc: E1_H02E0601 S1_V02N0601
arc: S1_V02S0501 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601

.tile CIB_R1C56:CIB
arc: E1_H02E0101 S1_V02N0101
arc: JA0 V02N0701
arc: JCE0 H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 V02N0101
arc: W1_H02W0101 S1_V02N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C57:CIB
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0601
arc: JA0 E1_H01E0001
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 V02N0101
arc: W1_H02W0101 V06N0103
enum: CIB.JB0MUX 0

.tile CIB_R1C58:CIB
arc: JA0 V02N0701
arc: JB0 W1_H02E0101
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 S1_V02N0201
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R1C59:CIB
arc: H00R0000 W1_H02E0601
arc: H01W0100 JF2
arc: JA0 H02W0501
arc: JB0 S1_V02N0101
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C5:CIB
arc: E1_H01E0101 JF2
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0303 H01E0101
arc: JA0 E1_H02W0701
arc: JB0 S1_V02N0301
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E3_H06W0303

.tile CIB_R1C60:CIB
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C61:CIB
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R1C63:CIB
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R1C64:CIB
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C65:CIB
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C66:CIB
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C68:CIB
arc: E1_H02E0701 E1_H01W0100

.tile CIB_R1C69:CIB
arc: E3_H06E0003 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: JA0 H02E0701
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00T0100
arc: V00T0100 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C6:CIB
arc: S3_V06S0303 H01E0101

.tile CIB_R1C70:CIB
arc: E1_H02E0501 S3_V06N0303
arc: JA0 S1_V02N0501
arc: JB0 H02W0301
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 V02N0101
arc: W3_H06W0103 JF2

.tile CIB_R1C71:CIB
arc: JA0 S1_V02N0701
arc: JB0 S1_V02N0301
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 JF2

.tile CIB_R1C72:CIB
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R1C73:CIB
arc: E1_H02E0501 V02N0501

.tile CIB_R1C74:CIB
arc: JA0 H02E0501
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0100
arc: V00B0100 S1_V02N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C75:CIB
arc: E1_H02E0301 W3_H06E0003
arc: JA0 V02N0501
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C76:CIB
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R1C77:CIB
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 W1_H02E0301

.tile CIB_R1C78:CIB
arc: H00R0000 H02E0601
arc: JA0 H00R0000
arc: JB0 H02E0101
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02W0301
arc: W3_H06W0103 JF2

.tile CIB_R1C79:CIB
arc: E1_H02E0301 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003

.tile CIB_R1C7:CIB
arc: E1_H01E0001 JF2
arc: JA0 H02W0501
arc: JB0 S1_V02N0101
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 W1_H02E0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0701 V06N0203

.tile CIB_R1C80:CIB
arc: JA0 S1_V02N0501
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C8:CIB
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: W1_H02W0501 V06N0303

.tile CIB_R1C9:CIB
arc: E1_H01E0001 JF2
arc: H00R0100 E1_H02W0501
arc: JA0 V02N0701
arc: JB0 H00R0100
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0100
arc: JLSR0 E1_H02W0301
arc: S1_V02S0001 H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W3_H06W0003 E1_H02W0301

.tile CIB_R20C1:CIB_LR
arc: S3_V06S0003 E3_H06W0003

.tile CIB_R20C89:CIB_LR
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 JF5

.tile CIB_R21C89:CIB_LR
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R22C10:CIB_DSP
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701

.tile CIB_R22C11:CIB_DSP
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100

.tile CIB_R22C12:CIB_DSP
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0701 H02W0701
arc: W1_H02W0201 E1_H02W0701

.tile CIB_R22C13:CIB_DSP
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0701 V06N0203

.tile CIB_R22C14:CIB_DSP
arc: E1_H02E0001 V01N0001
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V01N0101

.tile CIB_R22C15:CIB_DSP
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R22C16:CIB_DSP
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401

.tile CIB_R22C17:CIB_DSP
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R22C18:CIB_DSP
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R22C19:CIB_DSP
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0401 N1_V01S0000

.tile CIB_R22C20:CIB_DSP
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N1_V01S0000

.tile CIB_R22C21:CIB_DSP
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N1_V01S0100

.tile CIB_R22C22:CIB_DSP
arc: E3_H06E0003 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C23:CIB_DSP
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 V01N0101

.tile CIB_R22C24:CIB_DSP
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100

.tile CIB_R22C25:CIB_DSP
arc: E1_H02E0701 V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 V01N0101
arc: W1_H02W0201 V02N0201
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R22C26:CIB_DSP
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R22C27:CIB_DSP
arc: E1_H02E0701 V02S0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0201 V02N0201

.tile CIB_R22C28:CIB_DSP
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R22C29:CIB_DSP
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R22C30:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0203 V01N0001

.tile CIB_R22C31:CIB_DSP
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0103 V01N0101

.tile CIB_R22C32:CIB_DSP
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 V01N0001
arc: W3_H06W0103 E1_H01W0100

.tile CIB_R22C33:CIB_DSP
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 V01N0001
arc: S1_V02S0501 V01N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R22C34:CIB_DSP
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V02S0601
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R22C36:CIB_DSP
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: W1_H02W0401 N3_V06S0203

.tile CIB_R22C37:CIB_DSP
arc: N1_V02N0101 E1_H02W0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R22C38:CIB_DSP
arc: N1_V02N0101 H02W0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0601

.tile CIB_R22C39:CIB_DSP
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0501 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0003 N1_V02S0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R22C40:CIB_DSP
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 N1_V01S0100

.tile CIB_R22C41:CIB_DSP
arc: E1_H02E0301 V02S0301
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0501 N3_V06S0303

.tile CIB_R22C42:CIB_DSP
arc: N1_V02N0301 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H02E0301

.tile CIB_R22C43:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 V01N0101
arc: S1_V02S0401 H06W0203

.tile CIB_R22C44:CIB_DSP
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02W0601

.tile CIB_R22C45:CIB_DSP
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 V06S0303
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 V06S0303

.tile CIB_R22C46:CIB_DSP
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0203 V06S0203

.tile CIB_R22C47:CIB_DSP
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile CIB_R22C48:CIB_DSP
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R22C49:CIB_DSP
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R22C50:CIB_DSP
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R22C51:CIB_DSP
arc: N1_V02N0601 E1_H02W0601

.tile CIB_R22C52:CIB_DSP
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R22C53:CIB_DSP
arc: N1_V02N0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303

.tile CIB_R22C54:CIB_DSP
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: W3_H06W0103 N3_V06S0103

.tile CIB_R22C55:CIB_DSP
arc: N1_V02N0301 N1_V01S0100

.tile CIB_R22C56:CIB_DSP
arc: E1_H02E0501 N1_V01S0100

.tile CIB_R22C57:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0501 H02E0501
arc: S1_V02S0401 N1_V02S0401

.tile CIB_R22C88:CIB_DSP
arc: E1_H02E0501 V02N0501

.tile CIB_R22C89:CIB_LR_S
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R22C9:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501

.tile CIB_R26C1:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R26C89:CIB_LR
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R27C89:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R28C89:CIB_LR
arc: JA3 N1_V02S0701
arc: S3_V06S0103 N1_V02S0101
enum: CIB.JB3MUX 0

.tile CIB_R31C89:CIB_LR
arc: W3_H06W0303 JQ5

.tile CIB_R32C1:CIB_LR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R32C89:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R33C89:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R34C11:CIB_EBR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R34C12:CIB_EBR
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02N0501

.tile CIB_R34C13:CIB_EBR
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02N0701
arc: JA1 N1_V02S0501
arc: JA3 V02N0501
arc: JA7 V02N0101
arc: JB1 H02E0301
arc: JB3 V02S0301
arc: JB5 N1_V01S0000
arc: JB7 V00B0100
arc: JC0 H00L0100
arc: JC2 V02N0401
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0001
arc: JD2 S1_V02N0201
arc: JD4 H02W0201
arc: JD6 H00R0100
arc: JLSR1 V00T0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF3
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JF7
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C14:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02N0601
arc: JA1 W1_H02E0501
arc: JA5 H02E0501
arc: JA7 V02N0301
arc: JC0 V02S0601
arc: JC4 V02S0001
arc: JC6 V00T0100
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0103 E1_H01W0100
arc: V00T0100 V02N0501
arc: W1_H02W0201 V06S0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C15:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: H01W0100 JF6
arc: JA1 V02N0701
arc: JA3 H02W0501
arc: JA7 V02N0101
arc: JB3 H02W0101
arc: JB5 H02W0301
arc: JB7 E1_H02W0301
arc: JC0 S1_V02N0401
arc: JC2 V02N0401
arc: JCLK0 G_HPBX0100
arc: JD2 E1_H02W0201
arc: JD4 V00B0000
arc: JD6 V02S0401
arc: JLSR1 V00T0100
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 JF7
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02S0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C16:CIB_EBR
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: H00R0100 V02S0701
arc: JA1 H02E0501
arc: JA5 H02E0701
arc: JA7 V02N0301
arc: JB1 H00R0100
arc: JC0 S1_V02N0601
arc: JC4 W1_H02E0401
arc: JC6 W1_H02E0601
arc: JD0 H02E0201
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02N0501
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C17:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 JF4
arc: N1_V02N0401 JF6
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C18:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 H02E0601
arc: H01W0000 JF3
arc: H01W0100 JF1
arc: JA1 H00R0000
arc: JA3 W1_H02E0501
arc: JA7 H02E0501
arc: JC0 H02W0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0001 JF2
arc: N1_V02N0201 JF0
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 JF4
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C19:CIB_EBR
arc: JC0 V02N0401
arc: JC1 H02E0601
arc: JC2 H02W0601
arc: JC3 W1_H02E0401
arc: JC4 S1_V02N0001
arc: JC5 H02E0401
arc: N3_V06N0103 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R34C20:CIB_EBR
arc: W1_H02W0601 V02N0601

.tile CIB_R34C23:CIB_EBR
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R34C24:CIB_EBR
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R34C25:CIB_EBR
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R34C26:CIB_EBR
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303

.tile CIB_R34C27:CIB_EBR
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203

.tile CIB_R34C28:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 V06S0303
arc: JB6 E1_H02W0301
arc: JB7 V02S0701
arc: JD6 S1_V02N0401
arc: JD7 V02S0401
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C29:CIB_EBR
arc: E1_H01E0101 JF3
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 JQ4
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: H01W0000 JQ3
arc: H01W0100 JF2
arc: JA0 H02W0701
arc: JA1 E1_H02W0501
arc: JA2 V02N0501
arc: JA3 V00T0000
arc: JA5 V00B0000
arc: JA7 H00R0000
arc: JB0 H02W0101
arc: JB1 H02E0101
arc: JB2 V02S0301
arc: JB3 W1_H02E0301
arc: JB4 V02S0701
arc: JB5 H00L0000
arc: JB6 N1_V02S0701
arc: JB7 V02S0501
arc: JC2 S1_V02N0401
arc: JC3 N1_V01N0001
arc: JC4 E1_H02W0401
arc: JC6 E1_H02W0401
arc: JCLK0 G_HPBX0100
arc: JD0 S1_V02N0001
arc: JD1 E1_H02W0001
arc: JD2 H02E0001
arc: JD3 V00B0100
arc: JD4 V02N0401
arc: JD5 H00R0100
arc: JD6 S1_V02N0601
arc: JD7 H02W0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JF7
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ5
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 JF5
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C30:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF6
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: H01W0000 JF2
arc: H01W0100 JF3
arc: JA4 W1_H02E0501
arc: JA5 H02E0501
arc: JB0 W1_H02E0301
arc: JB1 H02E0101
arc: JB2 V02N0101
arc: JB3 H00R0100
arc: JB5 H02W0101
arc: JB7 V02N0701
arc: JC4 W1_H02E0601
arc: JC5 W1_H02E0401
arc: JC6 V02S0001
arc: JCLK0 G_HPBX0100
arc: JD0 V02S0201
arc: JD1 V02N0001
arc: JD2 V00T0100
arc: JD3 H00R0000
arc: JD4 H02E0201
arc: JD6 W1_H02E0201
arc: N1_V01N0101 JQ1
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 JF0
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JF7
arc: N3_V06N0303 E3_H06W0303
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 JF5
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R34C31:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: H01W0000 JF3
arc: H01W0100 JF2
arc: JA0 H00R0000
arc: JA1 H02W0701
arc: JA2 H02W0501
arc: JA3 H00L0100
arc: JA5 V02S0101
arc: JA7 V02S0101
arc: JB0 V00T0000
arc: JB1 E1_H02W0101
arc: JB2 E1_H02W0301
arc: JB3 H00R0100
arc: JB4 W1_H02E0301
arc: JB5 H02E0101
arc: JB6 H02W0101
arc: JB7 H02W0301
arc: JC2 S1_V02N0401
arc: JC3 N1_V01N0001
arc: JC4 V02S0201
arc: JC6 V02S0201
arc: JCLK0 G_HPBX0100
arc: JD0 H02W0001
arc: JD1 V00B0100
arc: JD2 S1_V02N0001
arc: JD3 V02S0001
arc: JD4 V00B0000
arc: JD5 V02S0601
arc: JD6 V02N0401
arc: JD7 H02W0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JF5
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 JQ3
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C32:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: H00L0000 H02W0201
arc: H00R0000 H02E0401
arc: H01W0000 JF1
arc: H01W0100 W3_H06E0303
arc: JA0 H02E0701
arc: JA5 V02S0301
arc: JB0 V00B0000
arc: JB1 E1_H02W0101
arc: JB2 V02N0301
arc: JB3 H02E0101
arc: JB4 V01S0000
arc: JB5 W1_H02E0301
arc: JB7 H02E0301
arc: JC1 H00L0000
arc: JC4 S1_V02N0201
arc: JC5 H02W0401
arc: JC6 W1_H02E0601
arc: JCLK0 G_HPBX0100
arc: JD0 V00B0100
arc: JD1 W1_H02E0001
arc: JD2 H00R0000
arc: JD3 V02N0201
arc: JD4 N1_V02S0601
arc: JD5 V02N0401
arc: JD6 H02E0201
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 JQ2
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R34C33:CIB_EBR
arc: JB1 H02E0101
arc: JD0 V00B0100
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C34:CIB_EBR
arc: H01W0100 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103

.tile CIB_R34C35:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 JF6
arc: N1_V02N0701 JF7
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: W1_H02W0701 W3_H06E0203
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C36:CIB_EBR
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V02N0601
arc: JA1 H02W0501
arc: JA3 H02E0501
arc: JA7 V02N0301
arc: JC0 H02W0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C37:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: JC0 V02N0601
arc: JC1 S1_V02N0601
arc: JC2 W1_H02E0401
arc: JC3 W1_H02E0601
arc: JC4 V02N0001
arc: JC5 H02E0601
arc: JD6 E1_H02W0001
arc: JD7 V00B0000
arc: N3_V06N0203 JF7
arc: N3_V06N0303 E1_H01W0100
arc: V00B0000 H02W0601
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 JF6
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R34C38:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: H00R0100 H02E0701
arc: H01W0100 JF0
arc: JA1 H02E0501
arc: JA3 V02N0701
arc: JA7 V02N0301
arc: JB1 W1_H02E0301
arc: JB3 V02S0101
arc: JB5 H02E0101
arc: JC0 H02E0401
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 E1_H02W0001
arc: JD4 H02E0201
arc: JLSR1 H02E0301
arc: N1_V02N0101 JF1
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: W1_H02W0601 V06S0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C39:CIB_EBR
arc: JA1 V02N0501
arc: JA5 V02N0101
arc: JA7 V02N0301
arc: JC0 W1_H02E0601
arc: JC4 V02S0001
arc: JC6 H02E0401
arc: W1_H02W0001 V02N0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C40:CIB_EBR
arc: W1_H02W0001 V06S0003

.tile CIB_R34C41:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303

.tile CIB_R34C42:CIB_EBR
arc: E1_H02E0701 V01N0101
arc: JA1 H02W0501
arc: JA3 V02N0701
arc: JA7 H02E0501
arc: JC0 V02S0401
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0100
arc: N1_V02N0201 JF2
arc: N1_V02N0301 JF3
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C43:CIB_EBR
arc: JA1 H02E0701
arc: JA5 V02N0101
arc: JA7 V02N0301
arc: JC0 V02N0601
arc: JC4 S1_V02N0201
arc: JC6 W1_H02E0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 JF0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C44:CIB_EBR
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C45:CIB_EBR
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303

.tile CIB_R34C46:CIB_EBR
arc: E1_H02E0301 V01N0101

.tile CIB_R34C47:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101

.tile CIB_R34C48:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: JB6 N1_V02S0501
arc: JD6 V02S0601
arc: JD7 V02S0401
arc: N1_V02N0401 JF6
arc: N1_V02N0501 JF7
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
enum: CIB.JB7MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C49:CIB_EBR
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: H01W0000 JF3
arc: H01W0100 JF6
arc: JA0 V02N0501
arc: JA1 V02N0501
arc: JA2 H02E0501
arc: JA3 H02E0501
arc: JA5 H02E0701
arc: JB0 W1_H02E0301
arc: JB1 W1_H02E0101
arc: JB3 V02S0101
arc: JB5 V02S0701
arc: JB7 H02E0301
arc: JC2 V02N0601
arc: JC3 V02N0601
arc: JC4 H02E0401
arc: JC6 H02E0401
arc: JCLK0 G_HPBX0100
arc: JD0 H00R0000
arc: JD2 V00B0100
arc: JD4 V00B0000
arc: JD6 V02S0601
arc: N1_V02N0001 JF2
arc: N1_V02N0201 JF0
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 JQ1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R34C50:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V01N0101
arc: H00L0100 W1_H02E0101
arc: H00R0100 H02E0701
arc: JA0 V02N0501
arc: JA1 V02N0501
arc: JA4 V02N0101
arc: JA5 V02N0101
arc: JA6 V02N0301
arc: JA7 V02N0301
arc: JB1 H00R0100
arc: JB3 S1_V02N0301
arc: JB5 H02E0301
arc: JB7 V02S0501
arc: JC0 V02S0601
arc: JC1 V02S0601
arc: JC4 W1_H02E0601
arc: JC5 W1_H02E0601
arc: JC6 V01N0101
arc: JC7 V01N0101
arc: JCLK0 G_HPBX0100
arc: JD0 W1_H02E0201
arc: JD2 W1_H02E0001
arc: JD4 V00B0000
arc: JD6 H00L0100
arc: N1_V02N0101 JF3
arc: N1_V02N0301 JF1
arc: N1_V02N0601 JF6
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0000 V02N0001
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R34C51:CIB_EBR
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0501
arc: JA1 H00R0000
arc: JA3 V02N0501
arc: JA7 V02N0101
arc: JB1 H02E0101
arc: JB3 H02E0301
arc: JB5 H00L0000
arc: JB7 V00B0000
arc: JC0 W1_H02E0601
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0100
arc: JD0 H02E0001
arc: JD2 V00T0100
arc: JD4 H00L0100
arc: JD6 N1_V02S0601
arc: JLSR1 H02W0301
arc: N3_V06N0003 JF3
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF5
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02S0701
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C52:CIB_EBR
arc: JA1 V02N0501
arc: JA5 H02E0701
arc: JA7 V02N0301
arc: JC0 S1_V02N0601
arc: JC4 V02N0201
arc: JC6 V00B0100
arc: V00B0100 W1_H02E0501
arc: W1_H02W0301 N3_V06S0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C53:CIB_EBR
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C89:CIB_LR_S
arc: S1_V02S0101 N3_V06S0103

.tile CIB_R35C89:CIB_LR
arc: H00L0100 V02S0101
arc: JA0 H00L0100
enum: CIB.JB0MUX 0

.tile CIB_R38C1:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R38C89:CIB_LR
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R39C89:CIB_LR
arc: S1_V02S0701 N3_V06S0203

.tile CIB_R40C89:CIB_LR
arc: H00L0000 N1_V02S0201
arc: JA0 H00L0000
arc: JA3 H02E0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R41C89:CIB_LR
arc: S1_V02S0701 N1_V02S0701

.tile CIB_R43C89:CIB_LR
arc: JA0 V02N0701
arc: JA3 N1_V02S0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R44C1:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R44C89:CIB_LR
arc: JA0 W1_H02E0501
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
enum: CIB.JB0MUX 0

.tile CIB_R46C11:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R46C14:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R50C1:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R50C89:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R56C1:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R56C89:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R58C11:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R58C14:CIB_EBR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C89:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R61C89:CIB_LR
arc: JA3 V02N0701
enum: CIB.JB3MUX 0

.tile CIB_R62C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R62C89:CIB_LR
arc: N1_V02N0701 N3_V06S0203

.tile CIB_R68C1:CIB_LR
arc: E1_H02E0301 N3_V06S0003

.tile CIB_R70C11:CIB
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: JCE0 V02S0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: N3_V06N0103 JF2
arc: V00B0000 V02S0001

.tile CIB_R70C12:CIB
arc: JA0 H02E0701
arc: JCE0 V02S0201
arc: JCLK0 G_HPBX0100
arc: JLSR0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R70C14:CIB
arc: E1_H02E0401 V06S0203

.tile CIB_R70C15:CIB
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: JA0 H00R0000
arc: JCE0 H00R0100
arc: JCLK0 G_HPBX0100
arc: JLSR0 V00B0000
arc: V00B0000 H02E0401
enum: CIB.JB0MUX 0

.tile CIB_R70C2:CIB_PLL2
arc: JB1 N1_V02S0301
arc: JLSR0 H02W0501
arc: N3_V06N0103 JQ2
arc: PLLCSOUT_PLLREFCS CLK1_PLLREFCS

.tile CIB_R70C3:CIB_PLL3
arc: E1_H02E0701 V06S0203
arc: W1_H02W0501 E1_H02W0501
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C5:CIB
arc: JA4 W1_H02E0701
arc: JB4 N1_V02S0501
arc: W1_H02W0501 N1_V02S0501

.tile CIB_R70C69:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C70:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C71:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C72:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C73:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C74:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C75:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C76:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C77:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C78:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C79:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R70C80:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C87:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R7C1:CIB_LR
arc: E3_H06E0203 S3_V06N0203

.tile CIB_R8C1:CIB_LR
arc: E3_H06E0203 V06N0203

.tile MIB_R0C10:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C13:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C14:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C20:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C21:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C31:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C32:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C33:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C34:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C36:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C37:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C38:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C39:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C42:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C43:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C44:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C45:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C47:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C48:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C49:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C4:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C50:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C51:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C53:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C54:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C56:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C57:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C69:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C70:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C71:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C74:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C75:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C78:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C7:PIOT1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R0C80:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.SLEWRATE FAST

.tile MIB_R0C87:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R0C9:PIOT0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.SLEWRATE FAST

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C12:EBR_SPINE_UL1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C30:EBR_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C40:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0600
arc: G_ULPCLK1 G_HPFE0300

.tile MIB_R10C41:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0600
arc: G_URPCLK1 G_HPFE0300

.tile MIB_R10C50:EBR_SPINE_UR0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C77:EBR_SPINE_UR1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C90:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R11C0:PICL0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R12C0:PICL1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.SLEWRATE FAST
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.SLEWRATE FAST
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R13C0:PICL2
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.FF.REGSET SET
enum: IOLOGICC.FF.INREGMODE FF
enum: IOLOGICC.CEIMUX CEMUX
enum: IOLOGICC.OUTREG.REGSET SET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE ASYNC
enum: IOLOGICC.TSREG.REGSET SET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX LSRMUX
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.FF.REGSET SET
enum: IOLOGICD.FF.INREGMODE FF
enum: IOLOGICD.CEIMUX CEMUX
enum: IOLOGICD.OUTREG.REGSET SET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE ASYNC
enum: IOLOGICD.TSREG.REGSET SET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX LSRMUX
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO

.tile MIB_R17C0:PICL0_DQS2
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R18C0:PICL1_DQS3
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.SLEWRATE FAST

.tile MIB_R1C10:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C11:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C12:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C13:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C14:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C15:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C16:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C18:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C19:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C20:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C21:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C31:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX 0
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR DISABLED
enum: IOLOGICA.MODE IDDRX1_ODDRX1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_ODDR IOLDO

.tile MIB_R1C32:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C33:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C34:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C36:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C37:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C38:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C39:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C42:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C43:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C44:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C45:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C47:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C48:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C49:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C4:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C50:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C51:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C53:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C54:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C56:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C57:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C58:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C59:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C5:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C69:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C70:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C71:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C74:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C75:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C78:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R1C7:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.FF.REGSET SET
enum: IOLOGICB.FF.INREGMODE FF
enum: IOLOGICB.CEIMUX CEMUX
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.TSREG.REGSET SET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX LSRMUX
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R1C80:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C9:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.TSREG.REGSET SET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R20C90:PICR0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R21C90:PICR1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R22C90:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C90:PICR1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C90:PICR2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R30C90:PICR1_DQS3
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R31C90:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R34C3:LMID_0
arc: G_LDCC3CLKI G_JLLCPLL0CLKOP
arc: G_LDCC6CLKI G_JLLCPLL0CLKOS

.tile MIB_R35C90:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R36C90:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R39C90:PICR1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R40C90:PICR2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R42C90:PICR1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R43C90:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R44C90:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R45C90:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R58C12:EBR_SPINE_LL1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R58C30:EBR_SPINE_LL0
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R58C40:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0600
arc: G_LLPCLK1 G_HPFE0300

.tile MIB_R58C41:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0600
arc: G_LRPCLK1 G_HPFE0300

.tile MIB_R60C90:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R61C90:PICR2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R69C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R70C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R71C11:PICB0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.FF.REGSET SET
enum: IOLOGICA.FF.INREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEIMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX 0
enum: IOLOGICA.LSRIMUX LSRMUX
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R71C12:PICB1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE ASYNC
enum: IOLOGICB.OUTREG.REGSET SET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R71C15:PICB0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE ASYNC
enum: IOLOGICA.OUTREG.REGSET SET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R71C2:PLL0_LL
arc: N1_REFCLK1 N1_JREFCLK1_3

.tile MIB_R71C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R71C4:EFB0_PICB0
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R71C7:EFB3_PICB1
enum: CCLK.MODE USRMCLK

.tile MIB_R71C89:BANKREF3
enum: BANK.VCCIO 3V3

.tile R11C10:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S3_V06S0103 H06W0103
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A2 N1_V02S0501
arc: A4 V02S0101
arc: B4 V01S0000
arc: C0 N1_V02S0601
arc: C2 F4
arc: C4 H02E0401
arc: CE0 H00R0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 Q2
arc: D4 V01N0001
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 Q2
arc: N3_V06N0103 Q2
arc: S1_V02S0601 Q4
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1010111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R11C11:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02E0701
arc: A4 N1_V02S0301
arc: B0 V02S0301
arc: B4 S1_V02N0701
arc: C0 E1_H02W0601
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D4 H01W0000
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 V01N0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 V01N0101
arc: A1 V02N0701
arc: A3 V02N0501
arc: B0 S1_V02N0101
arc: B1 V02N0301
arc: B3 H00R0000
arc: C0 H02W0601
arc: C1 V02N0401
arc: C3 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D3 V02S0201
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C13:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 V02N0601
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 H06W0103
arc: V00B0100 N1_V02S0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: A4 W1_H02E0701
arc: A6 H00L0000
arc: A7 H02W0701
arc: B1 V02N0101
arc: B4 H02W0101
arc: B6 V02N0501
arc: B7 E1_H02W0101
arc: C1 V02N0401
arc: C4 V02N0001
arc: C6 V01N0101
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D4 H00R0100
arc: D6 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M0 H01E0001
arc: M1 H02W0001
arc: M2 V00B0100
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0501 F7
arc: S1_V02S0301 Q1
arc: V01S0000 Q2
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 0101000111110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C14:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 V01N0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: A3 V01N0101
arc: A6 F7
arc: A7 E1_H02W0501
arc: B3 S1_V02N0301
arc: B6 V00T0000
arc: B7 H01E0101
arc: C3 V02N0401
arc: C6 S1_V02N0001
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 S1_V02N0201
arc: D6 H02W0001
arc: D7 H00L0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F6
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0601 F6
arc: V01S0000 F6
arc: V01S0100 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0000000001111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C15:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02N0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A3 V01N0101
arc: B0 H02W0301
arc: B3 V01N0001
arc: C0 E1_H02W0601
arc: C3 V02N0401
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 V00B0100
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1100110011011000
word: SLICEB.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C16:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 H00L0100
arc: A3 H02W0501
arc: A6 V02S0301
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H02W0301
arc: B3 E1_H02W0101
arc: B4 N1_V02S0501
arc: B7 V02S0701
arc: C0 H00R0100
arc: C1 N1_V02S0601
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 W1_H02E0601
arc: C6 V00T0100
arc: C7 H02E0401
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 V02S0401
arc: D6 V02N0401
arc: D7 F0
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0401 F6
arc: S3_V06S0003 Q3
arc: V00B0000 F4
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1110110010101100
word: SLICEB.K1.INIT 1111111000000100
word: SLICEC.K0.INIT 0000110000111111
word: SLICED.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 0100000001001100
word: SLICEA.K1.INIT 0100111101111111
word: SLICED.K1.INIT 1000000011010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V06S0103
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 H01E0001
arc: S1_V02S0401 E3_H06W0203
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E1_H02W0501
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 W1_H02E0701
arc: A3 V02S0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 H00R0000
arc: B5 H02E0101
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 H02W0401
arc: C7 V00T0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 V02S0601
arc: D5 N1_V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F0
arc: N1_V02N0701 F7
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F4
arc: V00B0100 F5
arc: V01S0100 F4
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1111111000000010
word: SLICEB.K1.INIT 1111111000000010
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000001010100010
word: SLICEA.K1.INIT 0101011111110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C18:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 H02W0701
arc: A3 E1_H02W0701
arc: A4 S1_V02N0301
arc: A5 F7
arc: A6 F5
arc: B0 V02S0101
arc: B1 V02N0101
arc: B2 H00L0000
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 V02N0501
arc: C2 V02S0601
arc: C3 H00L0000
arc: C4 H01E0001
arc: C5 H02W0601
arc: C6 F4
arc: C7 V00T0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 N1_V02S0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0000
arc: M2 V00B0000
arc: V01S0000 F7
word: SLICEC.K0.INIT 1101000010000000
word: SLICEC.K1.INIT 0100010101000000
word: SLICED.K0.INIT 0000010000000101
word: SLICED.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1010101011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R11C19:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A1 E1_H01E0001
arc: A2 S1_V02N0701
arc: A3 V00T0000
arc: A5 S1_V02N0301
arc: A6 F5
arc: A7 W1_H02E0501
arc: B0 H02W0301
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 Q3
arc: B4 V02S0501
arc: B5 H02E0301
arc: B6 E1_H02W0301
arc: B7 V02N0701
arc: C0 E1_H01W0000
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C4 H02W0401
arc: C5 W1_H02E0601
arc: C6 S1_V02N0201
arc: C7 F4
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 V02S0201
arc: D4 V02N0401
arc: D5 V02S0601
arc: D6 F2
arc: D7 H02W0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q4
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N3_V06N0003 F3
arc: S1_V02S0401 F6
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: W1_H02W0001 Q0
word: SLICEA.K1.INIT 1010110000000000
word: SLICEB.K1.INIT 1100101000000000
word: SLICEA.K0.INIT 1101010111110101
word: SLICED.K1.INIT 0000000001110000
word: SLICEC.K0.INIT 0000000000111111
word: SLICEC.K1.INIT 1110000001000000
word: SLICEB.K0.INIT 0000000010111000
word: SLICED.K0.INIT 0000000001000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C20:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02E0201
arc: H00L0100 V02S0101
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 W1_H02E0701
arc: A2 V02N0501
arc: A3 H02E0701
arc: A4 V02S0101
arc: A5 H02E0701
arc: A6 V00T0100
arc: A7 F5
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B6 E1_H02W0301
arc: B7 V02S0701
arc: C0 H00L0100
arc: C1 H02E0601
arc: C2 S1_V02N0601
arc: C3 H00L0100
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 H02W0001
arc: D2 N1_V02S0201
arc: D3 E1_H02W0201
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F4
arc: N3_V06N0103 F1
arc: S1_V02S0601 F4
arc: V00T0100 F3
arc: V01S0000 Q0
arc: V01S0100 F4
word: SLICEC.K1.INIT 1010000010100000
word: SLICED.K1.INIT 0001000101010101
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000100010101010
word: SLICEA.K1.INIT 1101000011110000
word: SLICEB.K0.INIT 0101000100000000
word: SLICEA.K0.INIT 1100000011111111
word: SLICEC.K0.INIT 0100010001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R11C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 V02N0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A2 V02S0501
arc: A3 H02W0501
arc: A4 N1_V02S0101
arc: A5 N1_V02S0301
arc: A6 V00T0100
arc: A7 S1_V02N0101
arc: B0 E1_H02W0301
arc: B2 S1_V02N0101
arc: B3 H02E0301
arc: B6 S1_V02N0501
arc: B7 N1_V02S0501
arc: C0 N1_V02S0601
arc: C2 H02W0601
arc: C3 S1_V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 H01E0001
arc: C7 W1_H02E0401
arc: D0 H00R0000
arc: D2 W1_H02E0001
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 W1_H02E0001
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 V00T0000
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: N1_V02N0601 F6
arc: V01S0000 F7
arc: V01S0100 F2
word: SLICED.K0.INIT 0111000001010000
word: SLICEA.K0.INIT 0000100000001100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 0011101100000000
word: SLICED.K1.INIT 1011101100001111
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R11C22:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 V01N0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0701
arc: A2 H00L0100
arc: A3 V02S0701
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 H02W0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V02N0301
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 H02W0101
arc: B6 V00B0100
arc: C1 W1_H02E0601
arc: C2 S1_V02N0401
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V01S0100
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 F4
word: SLICED.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0100010111001111
word: SLICEA.K0.INIT 0100010011111111
word: SLICEC.K1.INIT 1011101100011011
word: SLICEC.K0.INIT 1010111100100111
word: SLICEA.K1.INIT 0000111111001111
word: SLICEB.K0.INIT 1100010011110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C23:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 F7
arc: A3 W1_H02E0501
arc: A4 V02N0101
arc: A5 V02S0101
arc: A6 H02W0501
arc: A7 H02E0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 H02E0101
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 S1_V02N0701
arc: B7 H02E0301
arc: C1 F4
arc: C2 W1_H02E0401
arc: C3 E1_H02W0401
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 V00T0000
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q1
arc: N3_V06N0003 F3
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0010000000100010
word: SLICEB.K1.INIT 1100110010001100
word: SLICED.K1.INIT 1100010011110111
word: SLICEA.K0.INIT 0100010011111111
word: SLICEC.K1.INIT 1100010011110111
word: SLICEB.K0.INIT 0000111111001111
word: SLICEC.K0.INIT 1010001111110011
word: SLICEA.K1.INIT 0000110011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R11C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 H00R0000
arc: A2 H02W0501
arc: A3 V02N0701
arc: A4 F7
arc: A5 V00B0000
arc: A6 H02E0501
arc: A7 H00L0000
arc: B0 H00R0100
arc: B1 S1_V02N0301
arc: B2 N1_V02S0101
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 V02N0701
arc: B7 V02S0501
arc: C0 W1_H02E0601
arc: C1 N1_V01N0001
arc: C3 E1_H01W0000
arc: C4 V02S0001
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 W1_H02E0201
arc: D3 V02N0001
arc: D4 H02W0001
arc: D5 E1_H02W0001
arc: D6 V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q6
arc: S3_V06S0103 Q2
arc: S3_V06S0303 Q6
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111111110001111
word: SLICEB.K0.INIT 1010101011001100
word: SLICED.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0010000000110000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000100000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C25:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0003 H06W0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 V02S0101
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 N1_V02S0301
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 E1_H02W0101
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 H00R0100
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 E1_H02W0601
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 V01N0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0401 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 0011001000000010
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111100010001000
word: SLICED.K0.INIT 1010001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0101
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A3 V00B0000
arc: A5 S1_V02N0301
arc: B0 H01W0100
arc: B3 V01N0001
arc: B5 E1_H02W0301
arc: B7 F3
arc: C3 V02N0601
arc: C5 V02N0201
arc: C7 W1_H02E0601
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 E1_H02W0001
arc: D5 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 1100000011001100
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1000101111001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C27:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A3 W1_H02E0701
arc: A6 H02W0501
arc: A7 H00L0000
arc: B2 H00R0000
arc: C0 S1_V02N0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 H02E0001
arc: D3 V02N0001
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: D7 H00R0100
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R11C28:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A2 V01N0101
arc: A5 H02E0701
arc: B2 S1_V02N0101
arc: B5 N1_V02S0701
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 H02W0601
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 V00T0100
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00T0100
arc: D2 V02N0201
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F7
arc: N3_V06N0303 F6
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000101100001000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1100010010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C29:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0601
arc: A0 F5
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 H02W0701
arc: A7 H02W0701
arc: B1 E1_H01W0100
arc: B2 H02E0101
arc: B4 H02E0301
arc: B5 S1_V02N0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C4 H02E0401
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V02S0201
arc: D2 Q2
arc: D4 H02W0001
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR1 H02W0301
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q2
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0301 Q1
word: SLICEC.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 1111101010101010
word: SLICEA.K1.INIT 1111110011001100
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1100110000000000
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R11C2:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003

.tile R11C30:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A3 H00L0100
arc: A5 W1_H02E0501
arc: A6 V02N0101
arc: A7 V02N0101
arc: B3 N1_V02S0301
arc: B5 H00L0000
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 V02S0401
arc: C1 N1_V01N0001
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 V02S0201
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02N0201
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F1
arc: V00B0000 Q4
arc: V01S0100 Q4
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1010000011000000
word: SLICEC.K1.INIT 1110000000100000
word: SLICEA.K0.INIT 1111101010101010
word: SLICED.K0.INIT 1010000011000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R11C31:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 H02E0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 E1_H02W0501
arc: A2 H02W0501
arc: A6 N1_V02S0101
arc: A7 V02S0101
arc: B1 V00B0000
arc: B4 H02W0301
arc: B7 V01S0000
arc: C0 H02W0601
arc: C1 H00L0100
arc: C3 S1_V02N0601
arc: C5 V00T0100
arc: C7 S1_V02N0201
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: V00T0100 Q3
arc: W1_H02W0101 F1
arc: W1_H02W0401 F4
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000010101010
word: SLICED.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 1010100000100000
word: SLICED.K1.INIT 1100000010100000
word: SLICEA.K0.INIT 1111101010101010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R11C32:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 E1_H02W0501
arc: A7 W1_H02E0501
arc: B0 H02W0101
arc: B1 F3
arc: B2 V02S0301
arc: B3 H01W0100
arc: B6 H02W0301
arc: B7 V02S0501
arc: C0 N1_V01S0100
arc: C1 H02W0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 E1_H02W0401
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 Q2
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 W1_H02E0301
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q0
arc: V01S0000 Q2
arc: V01S0100 F4
word: SLICED.K1.INIT 0100010000000100
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 0000001100110011
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111111111101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C33:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 V06S0303
arc: A0 F7
arc: A5 V00B0000
arc: A7 V02S0101
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 W1_H02E0301
arc: B7 V01S0000
arc: C0 H02W0601
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C5 V00B0100
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H02E0201
arc: D5 H02E0201
arc: D7 V02N0601
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 1000101010000000
word: SLICEA.K0.INIT 1111101010101010
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R11C34:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A1 S1_V02N0501
arc: A3 H02W0701
arc: A4 F5
arc: A5 H02E0701
arc: A7 V02N0101
arc: B1 N1_V02S0301
arc: B2 V02S0301
arc: B4 V02S0701
arc: B5 H02W0301
arc: B7 H01E0101
arc: C0 H02W0601
arc: C1 H02E0601
arc: C2 H02W0401
arc: C3 E1_H02W0601
arc: C4 S1_V02N0201
arc: C5 V02S0201
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 H02E0001
arc: D7 S1_V02N0601
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0301 F1
arc: S1_V02S0001 Q0
arc: S3_V06S0103 F2
arc: V01S0100 Q4
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 1011000010000000
word: SLICEC.K1.INIT 1000000011001100
word: SLICEC.K0.INIT 1110111110101111
word: SLICED.K1.INIT 1010001011110111
word: SLICEA.K0.INIT 0101111100001111
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111101001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R11C35:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: B0 V02N0301
arc: B4 H00R0000
arc: C0 H02E0601
arc: C4 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D4 H00R0100
arc: E1_H01E0001 F4
arc: E1_H02E0001 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 F0
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000111111001100
word: SLICEA.K0.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C36:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A5 N1_V01N0101
arc: B0 H00R0100
arc: B3 V02N0101
arc: B5 V02N0501
arc: C0 H02E0401
arc: C3 V02N0401
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 H00R0000
arc: D5 V00B0000
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: H01W0100 F0
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F3
arc: S3_V06S0003 Q0
arc: V01S0000 F3
word: SLICEB.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 1111111111010101
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C37:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A2 W1_H02E0501
arc: A3 N1_V02S0501
arc: A4 F5
arc: A5 F7
arc: A7 V02N0101
arc: B0 F3
arc: B3 H02W0301
arc: B4 F3
arc: C0 V02S0601
arc: C2 H02E0601
arc: C3 H00L0000
arc: C5 V02N0201
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 H01E0101
arc: D3 F2
arc: D5 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0701 F5
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: V01S0000 Q0
word: SLICEB.K1.INIT 0101011100000000
word: SLICEC.K0.INIT 1000100010001000
word: SLICEC.K1.INIT 0000010101010101
word: SLICEA.K0.INIT 0100000011111111
word: SLICEB.K0.INIT 0000111100001010
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R11C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 H06W0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0501
arc: A4 F7
arc: A7 H02W0501
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H02W0101
arc: B4 V02S0501
arc: B7 H02W0301
arc: C0 N1_V01N0001
arc: C2 H00L0000
arc: C4 V00T0100
arc: C7 V02S0201
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 Q2
arc: D4 V02N0401
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F4
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 1010101010001000
word: SLICEB.K0.INIT 1111110011110000
word: SLICED.K1.INIT 1100100000001000
word: SLICEC.K0.INIT 1000110010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C39:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 S1_V02N0701
arc: A2 E1_H02W0501
arc: A4 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 H02W0301
arc: B3 E1_H02W0301
arc: B4 N1_V02S0701
arc: B5 W1_H02E0101
arc: B6 F3
arc: C0 H02E0401
arc: C1 H02W0401
arc: C4 H02E0601
arc: C5 V00T0000
arc: C7 V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 F2
arc: D2 V02N0001
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 V02N0601
arc: D6 H02W0201
arc: D7 V02S0601
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0401 F6
arc: V00B0100 F7
arc: V01S0000 F3
arc: W1_H02W0101 F1
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 1111111111001100
word: SLICEC.K1.INIT 0000001100001111
word: SLICEA.K0.INIT 1111111101110101
word: SLICEC.K0.INIT 1111000011101110
word: SLICEB.K0.INIT 0001000100000000
word: SLICEA.K1.INIT 1110010000000000
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000000010100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R11C3:PLC2
arc: E3_H06E0303 W1_H02E0601

.tile R11C40:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 F5
arc: A4 H02W0501
arc: A5 V02N0101
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 V00T0000
arc: B1 Q1
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: B5 W1_H02E0101
arc: B7 V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 H02W0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 H02W0201
arc: D5 F2
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: M2 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: N1_V02N0401 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S3_V06S0203 F4
arc: V00T0000 F2
arc: V01S0000 F3
arc: V01S0100 Q7
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000010100000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICEA.K0.INIT 0000000011101010
word: SLICEA.K1.INIT 1111111110101110
word: SLICEC.K1.INIT 0000111000000000
word: SLICEC.K0.INIT 0000000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R11C41:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A4 H02E0501
arc: A6 F5
arc: B3 V02S0301
arc: B4 V02S0701
arc: B5 H02E0101
arc: B6 V00B0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C4 V00T0000
arc: C5 H02W0601
arc: C6 E1_H02W0601
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D3 N1_V02S0201
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F3
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0301 F3
arc: N3_V06N0003 F3
arc: N3_V06N0203 F7
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: V01S0100 F3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0000000011001100
word: SLICEC.K1.INIT 0000000000000011
word: SLICED.K0.INIT 0000000010000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1010000010100000
word: SLICEC.K0.INIT 0010001000101110
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C42:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 S3_V06N0303
arc: H00R0000 H02W0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 S1_V02N0501
arc: A7 H02E0701
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 S1_V02N0101
arc: B6 V02S0501
arc: B7 H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C6 V00T0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D6 V02S0601
arc: D7 F2
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 F0
arc: N3_V06N0203 Q4
arc: V00B0000 F6
word: SLICEB.K0.INIT 1110000011000000
word: SLICED.K1.INIT 0000000000010001
word: SLICEA.K0.INIT 0011001000010000
word: SLICEA.K1.INIT 1111111011011100
word: SLICED.K0.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R11C43:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 S3_V06N0303
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 F0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R11C44:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02N0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W3_H06W0003 V06N0003
arc: A0 E1_H02W0701
arc: A5 V00T0100
arc: A6 V02N0301
arc: B0 E1_H02W0301
arc: B5 H02W0301
arc: B6 H02W0301
arc: C0 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 E1_H02W0401
arc: D0 E1_H02W0201
arc: D2 E1_H02W0201
arc: D5 V02N0601
arc: D6 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: N3_V06N0303 F5
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0111111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C45:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0303 E3_H06W0303

.tile R11C46:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02W0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: A2 V00B0000
arc: B2 E1_H01W0100
arc: C2 S1_V02N0601
arc: D2 H02E0001
arc: F2 F5B_SLICE
arc: H01W0100 F2
arc: M2 H02W0601
word: SLICEB.K0.INIT 0101010001000100
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R11C47:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 H06E0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 S1_V02N0701
arc: A6 V02N0301
arc: B1 V01N0001
arc: B4 H02E0301
arc: B6 V02N0701
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C6 V01N0101
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D4 V00B0000
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0701 F7
arc: V00B0000 Q4
arc: V01S0100 F7
arc: W1_H02W0301 F1
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111001111110000
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C48:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02S0301
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02E0201
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02S0301
arc: W1_H02W0701 H01E0101
arc: A3 V02N0501
arc: A4 V02S0301
arc: B3 V01N0001
arc: B4 H02E0301
arc: C0 E1_H01W0000
arc: C2 N1_V02S0601
arc: C3 V02N0401
arc: C5 V00B0100
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0201
arc: D3 V02N0201
arc: D5 H02E0001
arc: E1_H01E0001 F4
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0203 F4
arc: S3_V06S0103 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1000100010001000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C49:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 N1_V01S0100
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 V00T0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 Q3
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 V00T0100
arc: C6 Q6
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V02N0001
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D6 H02W0201
arc: E1_H01E0001 Q1
arc: E1_H02E0101 Q1
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M1 V01S0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 F0
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 1010101010101001
word: SLICEA.K1.INIT 0110101010101010
word: SLICEB.K0.INIT 0101101010100101
word: SLICEB.K1.INIT 0110110011001001
word: SLICEC.K0.INIT 0101010110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C4:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701

.tile R11C50:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 E1_H02W0101
arc: V00B0100 H02E0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H01E0001
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B4 W1_H02E0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 V02N0601
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 Q2
arc: D3 H02W0001
arc: D4 W1_H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F7
arc: N1_V02N0501 Q7
arc: N3_V06N0003 F3
arc: N3_V06N0203 F7
arc: V01S0000 F3
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R11C51:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A3 V00B0000
arc: A4 F7
arc: A6 E1_H02W0501
arc: A7 H00L0000
arc: B0 E1_H02W0101
arc: B3 H00R0000
arc: B4 F3
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: C0 H02E0401
arc: C2 E1_H02W0601
arc: C3 N1_V02S0601
arc: C4 V01N0101
arc: C6 V02N0001
arc: C7 H01E0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 W1_H02E0201
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F7
arc: N3_V06N0003 F0
arc: N3_V06N0203 F7
arc: S1_V02S0101 F3
arc: V00B0000 F6
arc: W1_H02W0001 Q2
arc: W1_H02W0701 F7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0001000000000000
word: SLICEB.K1.INIT 0000000000001000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1111111000000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0010111101111111
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C52:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 H01E0101
arc: S1_V02S0701 H02E0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02N0501
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 W1_H02E0701
arc: A6 H02E0701
arc: A7 H02E0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 S1_V02N0501
arc: B5 W1_H02E0101
arc: B6 H02E0301
arc: B7 V00T0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 W1_H02E0601
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q2
arc: V01S0000 Q1
word: SLICED.K1.INIT 1101000010000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C53:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 N1_V01S0000
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 V02S0101
arc: A6 N1_V01N0101
arc: A7 W1_H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: B6 H02W0301
arc: B7 V01S0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02E0001
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: D7 V00B0000
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 H02E0301
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F6
arc: V01S0000 Q2
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 1100000010100000
word: SLICED.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C54:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02W0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0301
arc: A5 H02W0701
arc: A6 H00L0000
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0501
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: B7 H02E0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 W1_H02E0001
arc: D5 V02N0601
arc: D6 V01N0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V01S0000 Q2
arc: V01S0100 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 1110000000100000
word: SLICED.K1.INIT 1011101100110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R11C55:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 W3_H06E0203
arc: A2 V00T0000
arc: B0 H01W0100
arc: B2 V02S0101
arc: C2 N1_V01N0001
arc: C4 Q4
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 Q2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0401 Q4
arc: V01S0100 Q4
word: SLICEB.K0.INIT 1000001001000001
word: SLICEA.K0.INIT 0011001111001100
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C56:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: A3 F5
arc: A4 N1_V02S0101
arc: A5 Q5
arc: A7 V02N0101
arc: B3 N1_V02S0301
arc: B4 H00L0000
arc: B5 H02E0301
arc: B7 H02W0101
arc: C3 F4
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D3 H01E0101
arc: D4 H02W0201
arc: D5 W1_H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V01S0000 F7
word: SLICEC.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 1001000000001001
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C57:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0001 H06E0003
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02S0501
arc: A1 N1_V02S0501
arc: A2 V00T0000
arc: A3 F5
arc: A6 N1_V01N0101
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 H00R0100
arc: B3 W1_H02E0101
arc: B4 N1_V02S0701
arc: B5 N1_V02S0501
arc: B6 V02S0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0601
arc: C4 S1_V02N0001
arc: C6 H01E0001
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 Q2
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 H02E0601
arc: M6 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q6
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V00B0100 F7
arc: W1_H02W0501 F5
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1001000000001001
word: SLICED.K0.INIT 1001000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 1000100000000000
word: SLICEA.K0.INIT 1111101110101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R11C58:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0701
arc: V00T0100 H02E0301
arc: W1_H02W0501 S1_V02N0501
arc: B2 H02E0101
arc: C2 S1_V02N0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: F2 F2_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00T0000 F2
arc: W1_H02W0401 Q4
word: SLICEB.K0.INIT 1111111111111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C59:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0201 V02N0201

.tile R11C5:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: N1_V02N0301 E1_H02W0301
arc: W1_H02W0301 E3_H06W0003

.tile R11C60:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 W1_H02E0501

.tile R11C61:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003

.tile R11C62:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0601
arc: W1_H02W0001 W3_H06E0003

.tile R11C63:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103

.tile R11C64:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R11C65:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303

.tile R11C66:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203

.tile R11C67:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301

.tile R11C68:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W3_H06E0203

.tile R11C69:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101

.tile R11C6:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: V00B0100 H02W0701
arc: W1_H02W0701 E3_H06W0203
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q2
arc: M2 V00B0100
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C70:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W3_H06E0303

.tile R11C71:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301

.tile R11C72:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101

.tile R11C73:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0601 W1_H02E0601

.tile R11C74:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003

.tile R11C75:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W3_H06E0303

.tile R11C76:PLC2
arc: N1_V02N0601 H06E0303

.tile R11C79:PLC2
arc: N1_V02N0501 W3_H06E0303

.tile R11C7:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 H01E0101
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 E3_H06W0203
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A4 S1_V02N0101
arc: B4 S1_V02N0501
arc: C0 S1_V02N0401
arc: C4 H02W0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D4 V02S0601
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0203 F4
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0100010011100100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C8:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: H00L0000 H02E0201
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: A0 H00L0000
arc: A5 N1_V02S0301
arc: B0 N1_V02S0301
arc: B5 N1_V01S0000
arc: C0 V02N0401
arc: C5 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D5 N1_V02S0601
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F5
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 0011101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C9:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0501 S1_V02N0501
arc: A0 W1_H02E0501
arc: A5 W1_H02E0501
arc: B0 E1_H01W0100
arc: B5 H02E0101
arc: C0 E1_H02W0601
arc: C5 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 0011000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C10:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 H01E0001
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 V02S0601
arc: W1_H02W0601 S1_V02N0601
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 V00T0000
arc: A6 H00L0000
arc: B0 H02W0101
arc: B1 H02W0301
arc: B2 H00R0000
arc: B6 H02E0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C6 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEB.K0.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R12C11:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0203 H01E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B2 V02S0301
arc: B3 Q3
arc: B6 V01S0000
arc: CE0 S1_V02N0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q7
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C12:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 H01E0101
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q7
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C13:PLC2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0401
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C14:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 V02S0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H02W0701
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0401 Q4
arc: N3_V06N0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C15:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 V06S0303
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 Q1
arc: B7 S1_V02N0701
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F7
arc: V00T0000 Q0
word: SLICED.K1.INIT 0010101000111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R12C16:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101

.tile R12C17:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A3 V02N0501
arc: A4 H02W0701
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: C0 N1_V01N0001
arc: C3 F4
arc: C4 S1_V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1101110100001101
word: SLICEC.K0.INIT 1000110010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0201
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: A1 H00L0000
arc: A2 H02W0701
arc: A3 H02E0701
arc: A5 V00T0100
arc: A6 F5
arc: A7 H02W0501
arc: B0 N1_V02S0301
arc: B2 W1_H02E0101
arc: B3 V02N0101
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 F3
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 F4
arc: C7 H02W0401
arc: D0 E1_H02W0201
arc: D1 V02S0001
arc: D2 N1_V01S0000
arc: D3 W1_H02E0001
arc: D4 N1_V02S0401
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H02E0401 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: S1_V02S0001 F0
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0101010100010000
word: SLICEC.K1.INIT 0101000000110000
word: SLICEB.K1.INIT 1010100000001000
word: SLICEB.K0.INIT 0000000011001010
word: SLICED.K1.INIT 0000000000100011
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R12C19:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 V02S0701
arc: A2 V02S0501
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 F5
arc: B0 V02N0101
arc: B1 H02W0301
arc: B2 V02S0301
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 S1_V02N0701
arc: B7 E1_H02W0301
arc: C0 H00L0000
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02S0601
arc: C4 W1_H02E0401
arc: C5 V00T0100
arc: C6 F4
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 V02N0401
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 F1
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEB.K1.INIT 1011000010000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 0010001000110000
word: SLICEA.K1.INIT 0100010101000000
word: SLICEC.K1.INIT 0011001000010000
word: SLICEB.K0.INIT 1100101000000000
word: SLICED.K0.INIT 0000001000000011
word: SLICED.K1.INIT 0000000001000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C20:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 H02E0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V00T0100
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: A7 H02W0501
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02E0101
arc: B5 H01E0101
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 N1_V01N0001
arc: C1 F4
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02E0601
arc: C5 W1_H02E0601
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 F2
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000010000000
word: SLICEB.K1.INIT 0011000010110000
word: SLICEC.K1.INIT 0000000000100011
word: SLICEA.K0.INIT 0010111100001111
word: SLICED.K0.INIT 0011001000000010
word: SLICEC.K0.INIT 1010110000000000
word: SLICED.K1.INIT 0011001000000010
word: SLICEA.K1.INIT 0000000000001011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C21:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02W0701
arc: A2 W1_H02E0501
arc: A3 N1_V02S0701
arc: A4 F5
arc: A5 H02W0501
arc: A6 W1_H02E0501
arc: A7 V00T0100
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 F3
arc: B7 V02N0701
arc: C0 W1_H02E0401
arc: C1 H00R0100
arc: C2 N1_V01S0100
arc: C3 V02S0401
arc: C4 H02E0401
arc: C5 V02N0001
arc: C6 H01E0001
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 W1_H02E0001
arc: D3 V02N0201
arc: D4 N1_V02S0601
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S1_V02S0201 Q2
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEB.K1.INIT 1110000000100000
word: SLICED.K0.INIT 0000001000000011
word: SLICEA.K0.INIT 0000111111001111
word: SLICED.K1.INIT 1010110000000000
word: SLICEC.K1.INIT 0010001100100000
word: SLICEC.K0.INIT 0001000100000001
word: SLICEA.K1.INIT 0100111101001111
word: SLICEB.K0.INIT 1111111111110100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R12C22:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 S1_V02N0301
arc: A5 N1_V02S0101
arc: A6 H02W0701
arc: A7 E1_H02W0501
arc: B0 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 H02W0101
arc: B7 V00T0000
arc: C0 S1_V02N0401
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 F4
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 V00T0100
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 N1_V02S0201
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D6 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F7
arc: S3_V06S0003 Q3
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0010000000100010
word: SLICED.K0.INIT 0000000010110000
word: SLICEB.K0.INIT 0000111111001111
word: SLICEA.K0.INIT 0100111101001111
word: SLICEA.K1.INIT 0000111110101111
word: SLICEC.K0.INIT 1101000011011111
word: SLICEB.K1.INIT 0011101100111011
word: SLICEC.K1.INIT 1101000011011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0501
arc: A1 F5
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 H02E0501
arc: A6 V02N0101
arc: A7 H00L0000
arc: B0 V00B0000
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 W1_H02E0301
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: C2 E1_H01W0000
arc: C3 V02S0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C6 V02N0001
arc: C7 E1_H02W0601
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 F0
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 E1_H01W0100
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 E1_H01W0100
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 Q4
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F1
arc: N1_V02N0401 F6
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: S3_V06S0203 Q4
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 F0
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0111111100000000
word: SLICEA.K0.INIT 0101000101000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0010000000100010
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0010000000100010
word: SLICEC.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1110101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C24:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 N1_V02S0701
arc: A2 V01N0101
arc: A4 V00T0000
arc: A5 N1_V02S0101
arc: A6 V02N0101
arc: A7 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 S1_V02N0301
arc: B2 V01N0001
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: B7 V02S0501
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02N0401
arc: C4 S1_V02N0201
arc: C5 V02N0001
arc: C6 V02S0001
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q0
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F1
arc: LSR0 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q5
arc: N3_V06N0003 Q0
arc: S1_V02S0401 Q4
arc: V01S0000 F6
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0000101000001100
word: SLICEA.K1.INIT 0000101000001100
word: SLICED.K1.INIT 0001000100110011
word: SLICEB.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 1111100010001000
word: SLICED.K0.INIT 1011000010111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C25:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A1 H00R0000
arc: A2 H01E0001
arc: A3 F5
arc: A4 E1_H02W0501
arc: A5 W1_H02E0501
arc: A6 V02S0101
arc: A7 H02W0701
arc: B0 H02E0301
arc: B2 V01N0001
arc: B3 H00R0000
arc: B4 W1_H02E0101
arc: B5 N1_V02S0701
arc: B6 W1_H02E0301
arc: B7 S1_V02N0701
arc: C0 H00L0100
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 F4
arc: C4 H02E0401
arc: C5 W1_H02E0601
arc: C6 V02S0201
arc: C7 H02W0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000010
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0101111100001111
word: SLICEC.K1.INIT 1100000010100000
word: SLICEC.K0.INIT 0000110100001000
word: SLICEB.K1.INIT 0000010000000101
word: SLICEA.K0.INIT 0100111101001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1

.tile R12C26:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 H02E0501
arc: A4 W1_H02E0501
arc: A5 N1_V02S0301
arc: A6 W1_H02E0701
arc: A7 H02W0701
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 H01W0100
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: B6 F3
arc: B7 H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 N1_V01N0001
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: C6 V02S0001
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 V02N0401
arc: E1_H02E0101 Q1
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q4
arc: V01S0000 F7
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
word: SLICEC.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000010000000000
word: SLICEC.K1.INIT 1111010100110011
word: SLICED.K1.INIT 1000101111001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C27:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: A0 E1_H01E0001
arc: A2 H02W0701
arc: A3 W1_H02E0501
arc: A4 F7
arc: A5 V02N0101
arc: A6 H02E0701
arc: B0 V02N0301
arc: B2 W1_H02E0101
arc: B3 H00L0000
arc: B5 S1_V02N0701
arc: B6 N1_V01S0000
arc: C0 W1_H02E0601
arc: C2 E1_H02W0601
arc: C3 H02W0601
arc: C4 V01N0101
arc: C5 W1_H02E0401
arc: C6 V02N0201
arc: C7 V02S0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 S1_V02N0401
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 F0
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q2
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 0000110000001010
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000010101010101
word: SLICEA.K0.INIT 0010000000100010
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000100000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C28:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 N1_V02S0301
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A2 W1_H02E0501
arc: A3 F5
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: B1 Q1
arc: B2 S1_V02N0301
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 H00R0000
arc: B6 V00T0000
arc: C0 E1_H01W0000
arc: C2 F4
arc: C3 F4
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 H02W0401
arc: C7 V00T0100
arc: CE0 H02E0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 S1_V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H02E0101 Q1
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0601 Q4
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000110000001100
word: SLICEC.K0.INIT 0000000011011000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000010001010
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C29:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 W1_H02E0701
arc: A3 F5
arc: A5 V00B0000
arc: A6 H02W0501
arc: A7 W1_H02E0701
arc: B0 V02S0301
arc: B1 N1_V02S0301
arc: B2 H02E0101
arc: B3 H00L0000
arc: B5 S1_V02N0501
arc: B6 E1_H02W0101
arc: B7 W1_H02E0301
arc: C0 V02S0601
arc: C1 E1_H02W0601
arc: C2 N1_V01S0100
arc: C3 F6
arc: C5 H02E0601
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D2 H02E0201
arc: D3 V00B0100
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F0
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q0
arc: V00B0000 Q6
arc: V01S0000 F1
arc: V01S0100 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q6
word: SLICED.K0.INIT 0011001000010000
word: SLICEA.K0.INIT 0000110100001000
word: SLICEA.K1.INIT 0000000011011000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0010001000000010
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R12C30:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A2 F5
arc: A3 N1_V02S0501
arc: A4 N1_V02S0101
arc: A5 V02N0301
arc: A6 H00L0000
arc: A7 N1_V02S0301
arc: B0 V01N0001
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 W1_H02E0101
arc: B7 E1_H02W0101
arc: C0 H00L0100
arc: C1 F4
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 E1_H02W0401
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 W1_H02E0001
arc: D6 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M5 H02W0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: N1_V02N0601 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F6
arc: S3_V06S0103 Q2
arc: V00T0100 F3
arc: V01S0000 Q1
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 1000101111001111
word: SLICEB.K0.INIT 0100010011111111
word: SLICED.K1.INIT 1100111101000111
word: SLICEC.K0.INIT 1100010011110111
word: SLICEA.K1.INIT 0000110011111111
word: SLICEB.K1.INIT 1100010011110111
word: SLICEA.K0.INIT 0011001111110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R12C31:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02E0701
arc: A1 W1_H02E0701
arc: A2 N1_V02S0501
arc: A3 H02W0701
arc: A6 V02N0301
arc: B0 W1_H02E0101
arc: B1 S1_V02N0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: B6 W1_H02E0301
arc: C0 S1_V02N0601
arc: C1 N1_V02S0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C5 V02N0001
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 N1_V02S0001
arc: D3 N1_V02S0201
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: D6 W1_H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q3
arc: S3_V06S0003 F3
arc: V00B0000 Q4
arc: V00T0100 F3
arc: V01S0000 Q1
arc: V01S0100 F3
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000111000000010
word: SLICEB.K1.INIT 0000111000000010
word: SLICED.K0.INIT 0101110100000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C32:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 V02N0501
arc: A2 F7
arc: A3 E1_H01E0001
arc: A4 S1_V02N0301
arc: A5 W1_H02E0501
arc: A6 F5
arc: B1 V02S0301
arc: B2 S1_V02N0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 F3
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 E1_H01E0101
arc: C6 F4
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 E1_H02W0001
arc: D2 N1_V02S0001
arc: D3 W1_H02E0201
arc: D4 W1_H02E0001
arc: D5 W1_H02E0201
arc: D6 V02N0601
arc: D7 H00R0100
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: M3 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 F1
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000110011001100
word: SLICEB.K0.INIT 1111111101110101
word: SLICEA.K1.INIT 0111000000110000
word: SLICEA.K0.INIT 0101111100001111
word: SLICEC.K0.INIT 1110000000100000
word: SLICEC.K1.INIT 0000110100001000
word: SLICED.K0.INIT 0000010000000101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C33:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0100 V02S0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 H02E0701
arc: A2 V00T0000
arc: A5 N1_V02S0101
arc: A7 H00L0000
arc: B0 V02N0101
arc: B1 V02N0301
arc: B5 V02N0701
arc: B7 N1_V02S0701
arc: C1 H02E0601
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 W1_H02E0001
arc: D2 W1_H02E0201
arc: D3 V00T0100
arc: D4 S1_V02N0401
arc: D5 H02W0201
arc: D6 W1_H02E0201
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N3_V06N0003 F0
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0100 Q2
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1010000010001000
word: SLICEA.K0.INIT 1110111010101010
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1101000011011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C34:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E1_H02W0601
arc: A1 H00L0000
arc: A3 V00T0000
arc: A5 H02W0701
arc: A6 H02E0501
arc: A7 H02W0701
arc: B0 E1_H01W0100
arc: B1 H02E0101
arc: B3 V01N0001
arc: B4 H02E0101
arc: B5 F3
arc: B6 V02N0701
arc: C0 S1_V02N0601
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 V02S0401
arc: C6 V02N0001
arc: C7 F4
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 W1_H02E0001
arc: D5 E1_H02W0201
arc: D6 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: S1_V02S0701 F5
arc: V00T0000 Q2
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111110011001100
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000010100001111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0100010011001100
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C35:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06W0003
arc: V00B0000 H02E0401
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 E1_H02W0701
arc: A4 V00T0100
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 V00T0100
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 N1_V02S0501
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 N1_V02S0501
arc: C0 V02N0401
arc: C1 F4
arc: C2 V02S0401
arc: C3 H02E0601
arc: C4 N1_V02S0001
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 W1_H02E0001
arc: D3 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 W1_H02E0201
arc: D7 S1_V02N0401
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: N3_V06N0303 F5
arc: S3_V06S0103 F2
arc: V00B0100 F7
arc: V01S0000 Q1
word: SLICEC.K1.INIT 1011100000000000
word: SLICED.K0.INIT 1011100000000000
word: SLICED.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 1111111110110011
word: SLICEC.K0.INIT 1000000011001100
word: SLICEA.K1.INIT 1111100011111111
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R12C36:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A1 H02E0701
arc: A3 F7
arc: A4 W1_H02E0501
arc: A6 V02N0301
arc: A7 H02W0701
arc: B0 E1_H02W0301
arc: B1 H02E0101
arc: B3 H00L0000
arc: B4 H02E0301
arc: B6 W1_H02E0101
arc: B7 H02W0301
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C3 V02N0401
arc: C4 V00T0000
arc: C6 S1_V02N0001
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 S1_V02N0201
arc: D3 H00R0000
arc: D4 W1_H02E0201
arc: D6 H02E0001
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F3
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1010100000001000
word: SLICED.K0.INIT 1010001010000000
word: SLICEB.K1.INIT 0000000001000101
word: SLICEA.K0.INIT 0000111111001111
word: SLICED.K1.INIT 1010000011000000
word: SLICEC.K0.INIT 0100010101000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C37:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A3 H02E0701
arc: A4 F5
arc: A5 V00T0000
arc: A7 V02N0101
arc: B0 V00B0000
arc: B1 E1_H01W0100
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B7 N1_V02S0501
arc: C0 F4
arc: C1 S1_V02N0401
arc: C3 H02E0401
arc: C4 V01N0101
arc: C5 H02E0601
arc: C7 H02W0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V01S0100
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 H02W0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 1011101000000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICED.K1.INIT 0010001000000010
word: SLICEB.K1.INIT 1100100000001000
word: SLICEA.K1.INIT 1111111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R12C38:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N1_V02S0301
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0501
arc: A1 F7
arc: A2 H01E0001
arc: A3 H00L0100
arc: A5 W1_H02E0701
arc: A7 V02S0301
arc: B0 N1_V02S0101
arc: B1 F3
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 H00L0000
arc: B7 N1_V02S0501
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V02N0201
arc: C5 V02N0201
arc: C7 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D7 N1_V02S0401
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0301 Q1
word: SLICEA.K1.INIT 1111111011101110
word: SLICED.K1.INIT 0010000000110000
word: SLICEB.K1.INIT 1101000011000000
word: SLICEB.K0.INIT 0000100000001010
word: SLICEA.K0.INIT 1111111111101100
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R12C39:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 H02W0301
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: A0 F5
arc: A3 V02S0501
arc: B0 H00R0100
arc: B2 V02N0301
arc: C0 H02E0401
arc: C2 W1_H02E0401
arc: C3 E1_H02W0401
arc: C5 V02N0201
arc: C7 E1_H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 V02N0001
arc: D3 V00B0100
arc: D5 V00B0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q2
arc: M0 H02E0601
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0301 F3
arc: N3_V06N0203 Q4
arc: S3_V06S0103 F2
arc: V00B0100 F5
arc: V01S0000 F7
arc: V01S0100 Q4
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000001000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 0000010100000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1111111111111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C3:PLC2
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103

.tile R12C40:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A5 W1_H02E0701
arc: A6 H02E0701
arc: A7 V02S0301
arc: B0 V02N0301
arc: B2 H00L0000
arc: B3 W1_H02E0101
arc: B5 N1_V01S0000
arc: B7 H02E0101
arc: C0 V02N0601
arc: C1 F4
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 V01N0101
arc: C6 H02W0401
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 H02E0001
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
arc: S1_V02S0601 F6
arc: V00B0000 F4
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111111111000000
word: SLICED.K0.INIT 0000000000001010
word: SLICEC.K1.INIT 1100110011110101
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000010000000
word: SLICEA.K0.INIT 1000111110101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R12C41:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 N1_V01S0000
arc: A0 S1_V02N0701
arc: A3 W1_H02E0701
arc: A4 F5
arc: A5 V00T0100
arc: A7 H02E0501
arc: B0 V02S0101
arc: B2 S1_V02N0101
arc: B4 W1_H02E0101
arc: B5 V02S0501
arc: C0 V02S0601
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C5 H02W0601
arc: C7 H02W0601
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q2
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F3
arc: V00T0100 F3
arc: W1_H02W0601 F4
arc: W3_H06W0103 Q2
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 1010101000100010
word: SLICEB.K0.INIT 0000110000001100
word: SLICED.K1.INIT 0000111100001010
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R12C42:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02W0701
arc: A2 V00B0000
arc: A3 S1_V02N0701
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: B0 F3
arc: B1 F3
arc: B2 H02E0101
arc: B3 E1_H02W0101
arc: B5 H02W0301
arc: B7 N1_V01S0000
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 N1_V01S0100
arc: C3 F4
arc: C4 V02S0001
arc: C5 F4
arc: C6 F4
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 H02W0201
arc: D4 H02E0201
arc: D5 W1_H02E0201
arc: D6 V02S0601
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F4
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: N3_V06N0303 F6
arc: V00B0100 F7
arc: V01S0100 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1111110011111111
word: SLICEA.K1.INIT 1110110011111111
word: SLICED.K0.INIT 1111111111111010
word: SLICEC.K1.INIT 0000001000000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000000001000
word: SLICEB.K0.INIT 0000000000000010
word: SLICED.K1.INIT 0000001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R12C43:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 V06N0303
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 N3_V06S0103
arc: A0 H00L0100
arc: A1 V01N0101
arc: A2 F5
arc: A3 F5
arc: A5 S1_V02N0301
arc: A6 N1_V01S0100
arc: A7 V02N0101
arc: B1 Q1
arc: B2 H00R0000
arc: B4 H02E0301
arc: B5 H02W0101
arc: B6 V00B0000
arc: B7 N1_V01S0000
arc: C0 F4
arc: C1 F4
arc: C2 F6
arc: C3 W1_H02E0401
arc: C4 V02N0201
arc: C5 H02E0401
arc: C6 E1_H02W0401
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02S0201
arc: D4 H02E0001
arc: D5 W1_H02E0001
arc: D6 V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0100 F0
word: SLICEC.K1.INIT 0111010011111100
word: SLICED.K0.INIT 0100000011100000
word: SLICEA.K0.INIT 1111111111111010
word: SLICEA.K1.INIT 1111111111111000
word: SLICED.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000001000001010
word: SLICEB.K1.INIT 0000101000001010
word: SLICEC.K0.INIT 1111110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R12C44:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 H06E0203
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: A0 F5
arc: A1 F5
arc: A5 H02E0701
arc: B1 V02N0301
arc: B5 V02N0501
arc: B7 S1_V02N0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 H02W0601
arc: C5 E1_H01E0101
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H00R0000
arc: D5 H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 F3
arc: M0 H01E0001
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: V00B0100 F7
arc: V01S0100 F0
arc: W1_H02W0101 F3
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111111111111010
word: SLICEA.K1.INIT 1111111111101010
word: SLICEC.K1.INIT 0000000001000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1111110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R12C45:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0701 V06S0203
arc: H00R0100 V02S0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02W0701
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 V06N0003
arc: A3 V00T0000
arc: A5 H02W0501
arc: B3 H02W0301
arc: B5 E1_H02W0101
arc: C3 E1_H01W0000
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 V00B0100
arc: D5 E1_H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR1 E1_H02W0301
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C46:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W3_H06W0203 E3_H06W0103
arc: A2 H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C47:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 H02E0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00T0100 V02S0701
arc: W1_H02W0301 N1_V01S0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C48:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 V06S0303
arc: A2 V00T0000
arc: A5 Q5
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C49:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0203 H01E0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00T0100 E1_H02W0301
arc: A0 V01N0101
arc: A1 V02N0701
arc: A4 V02N0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B6 S1_V02N0701
arc: C1 H00L0100
arc: C2 W1_H02E0601
arc: C3 V02N0601
arc: C5 S1_V02N0001
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q1
arc: N1_V02N0501 F5
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1101110101010101
word: SLICEA.K1.INIT 1111110111110101
word: SLICED.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C50:PLC2
arc: E1_H02E0201 V06S0103
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: V00B0100 H02W0501
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 F7
arc: A6 H02W0501
arc: A7 Q7
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 Q3
arc: B4 V02N0701
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: C7 V01N0101
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D6 E1_H02W0001
arc: D7 H01W0000
arc: E1_H01E0001 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 F6
arc: H01W0000 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0601 F6
arc: V00T0000 Q2
arc: V01S0100 Q7
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 0000000001000000
word: SLICEA.K0.INIT 1111111000000001
word: SLICEA.K1.INIT 0111111110000000
word: SLICEB.K0.INIT 0101101010100101
word: SLICEB.K1.INIT 0110110011001001
word: SLICED.K0.INIT 0101010110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R12C51:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V02S0601
arc: A2 H02E0501
arc: A3 H02W0501
arc: A4 F7
arc: A5 E1_H02W0501
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 V02S0101
arc: B2 H02E0301
arc: B3 E1_H02W0101
arc: B5 F3
arc: B6 V00B0100
arc: B7 F3
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 V02N0601
arc: C3 H02W0401
arc: C5 H01E0001
arc: C6 V02N0001
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 N1_V02S0601
arc: D5 E1_H02W0001
arc: D6 E1_H01W0100
arc: D7 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q1
arc: V01S0000 F2
arc: V01S0100 Q2
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 0000000000001000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0011110011000011
word: SLICEA.K1.INIT 0000111100001111
word: SLICEC.K1.INIT 0000000001000000
word: SLICEB.K0.INIT 1111111111111110
word: SLICED.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R12C52:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0103 E1_H02W0201
arc: A0 H00R0000
arc: A1 H00R0000
arc: A3 V02S0701
arc: A4 E1_H02W0501
arc: A5 V02S0101
arc: A6 H00R0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 V02N0101
arc: B4 V02S0701
arc: B6 H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 H00L0000
arc: C4 N1_V02S0001
arc: C5 E1_H01E0101
arc: C6 V02N0001
arc: C7 E1_H02W0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D3 N1_V01S0000
arc: D4 H00L0100
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N3_V06N0203 F4
arc: S1_V02S0701 F5
arc: V00T0000 F0
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0000000000000010
word: SLICEA.K0.INIT 1010101010101001
word: SLICEA.K1.INIT 0110101010101010
word: SLICEC.K0.INIT 1011000010000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0101101001011010
word: SLICEB.K1.INIT 1101000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C53:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 V02N0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: A0 H01E0001
arc: A2 V01N0101
arc: B0 W1_H02E0101
arc: B2 V01N0001
arc: C0 V02N0401
arc: C2 S1_V02N0401
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 V02N0001
arc: E1_H01E0001 F0
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F0
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: V01S0000 F2
arc: V01S0100 Q2
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 1111111111111110
word: SLICEB.K0.INIT 1111111111111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C54:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0501
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V02S0101
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: A7 N1_V01N0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 E1_H02W0301
arc: B6 F3
arc: B7 S1_V02N0501
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02E0601
arc: C5 V00B0100
arc: C6 V01N0101
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 W1_H02E0201
arc: D5 E1_H02W0201
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q1
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F0
arc: V00T0100 F1
arc: V01S0000 Q2
word: SLICED.K0.INIT 1000010000100001
word: SLICED.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R12C55:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 H06E0103
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 V01N0101
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A5 W1_H02E0501
arc: A6 F5
arc: A7 H02E0701
arc: B0 V02N0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H02E0101
arc: B5 H01E0101
arc: B6 V00B0100
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 V02S0001
arc: C6 H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 V02N0401
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q3
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V01S0000 Q0
word: SLICEB.K1.INIT 1100111101000101
word: SLICEC.K1.INIT 1000000001000000
word: SLICEB.K0.INIT 1010001011110011
word: SLICED.K1.INIT 1000000000100000
word: SLICED.K0.INIT 0111000011110000
word: SLICEC.K0.INIT 1000010000100001
word: SLICEA.K0.INIT 0011111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C56:PLC2
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 H01E0001
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: A2 V00T0000
arc: A3 H02E0501
arc: A4 F7
arc: A6 F5
arc: A7 Q7
arc: B1 Q1
arc: B2 H00R0000
arc: B3 V02N0101
arc: B4 F3
arc: B6 H02E0301
arc: B7 W1_H02E0301
arc: C0 H02E0601
arc: C2 H00L0000
arc: C3 H00R0100
arc: C4 H02E0401
arc: C5 H02W0601
arc: C6 V00B0100
arc: C7 W1_H02E0401
arc: CE0 H02W0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: D3 H02W0001
arc: D4 F2
arc: D5 N1_V02S0601
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 W1_H02E0401
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1000001001000001
word: SLICEB.K1.INIT 1001000000001001
word: SLICED.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K0.INIT 1011001100000000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0011001100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C57:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 H02W0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 H02E0701
arc: A2 H02E0501
arc: A5 Q5
arc: A6 F5
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: C0 V02S0401
arc: C2 V02S0401
arc: C5 V02N0201
arc: C6 H01E0001
arc: CE1 H00L0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 Q2
arc: D5 H00R0100
arc: D6 V00B0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: S1_V02S0201 F0
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1010000011111111
word: SLICEA.K0.INIT 1010000011111111
word: SLICEC.K1.INIT 1000010000100001
word: SLICED.K0.INIT 1000000000100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C58:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V02N0501
arc: W3_H06W0303 V06S0303
arc: A4 V00T0100
arc: A5 V00T0000
arc: B0 E1_H01W0100
arc: B1 Q1
arc: B7 V02S0501
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C3 H02E0601
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0001
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 F3
arc: S1_V02S0301 Q1
arc: S1_V02S0501 F7
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICED.K1.INIT 1111111111000000
word: SLICEA.K0.INIT 1111001111110000
word: SLICEC.K1.INIT 1111010101010101
word: SLICEA.K1.INIT 1100111111001100
word: SLICEC.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R12C59:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 H01E0001
arc: W1_H02W0201 E1_H01W0000
arc: A1 H00L0100
arc: A2 H01E0001
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H02E0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111100110011001
word: SLICEB.K0.INIT 1110110010110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C5:PLC2
arc: N1_V02N0601 E1_H02W0601

.tile R12C60:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203

.tile R12C61:PLC2
arc: N1_V02N0301 H01E0101

.tile R12C63:PLC2
arc: N1_V02N0501 H06E0303

.tile R12C64:PLC2
arc: E3_H06E0103 N3_V06S0103

.tile R12C65:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R12C66:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303

.tile R12C67:PLC2
arc: N1_V02N0101 H06E0103

.tile R12C68:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501

.tile R12C69:PLC2
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H02E0701

.tile R12C70:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R12C71:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R12C72:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003

.tile R12C75:PLC2
arc: N1_V02N0001 H06E0003

.tile R12C7:PLC2
arc: H00R0100 S1_V02N0501
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E3_H06W0303
arc: V00T0100 V02S0701
arc: W1_H02W0601 E3_H06W0303
arc: C0 V02S0401
arc: CE0 V02S0201
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00T0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C8:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0401 H06W0203
arc: V00B0000 S1_V02N0201
arc: A0 H02E0701
arc: A7 V02N0301
arc: B0 V01N0001
arc: B7 E1_H02W0101
arc: C0 E1_H02W0601
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D7 H01W0000
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1110101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C9:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 W1_H02E0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0701
arc: A2 V00T0000
arc: B0 V00B0000
arc: B2 E1_H01W0100
arc: C0 V02N0601
arc: C2 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 N1_V01S0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C10:PLC2
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02W0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S3_V06N0303
arc: A0 V02N0701
arc: A1 V02S0701
arc: A7 N1_V02S0301
arc: B0 V00B0000
arc: B1 H02E0101
arc: B7 V00T0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 W1_H02E0001
arc: D7 H00L0100
arc: E1_H02E0201 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1110101011000000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C11:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E1_H01W0000
arc: A0 H02W0701
arc: B0 V02N0101
arc: C0 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R13C12:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02N0501
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0401
arc: V00T0100 H02W0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103
arc: A5 V02N0101
arc: B5 S1_V02N0701
arc: C5 N1_V02S0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D5 W1_H02E0201
arc: E1_H02E0701 F5
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: M3 H00R0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q6
arc: W1_H02W0701 Q5
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R13C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: H00R0000 H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A3 H02E0701
arc: B0 H02E0301
arc: B3 S1_V02N0101
arc: C0 E1_H02W0601
arc: C3 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 V00B0100
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 F3
arc: V01S0000 Q0
word: SLICEB.K1.INIT 0000101110111011
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R13C14:PLC2
arc: E1_H02E0501 V06S0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 S1_V02N0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0601 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: LSR0 V00T0100
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W1_H02W0401 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N1_V02S0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003

.tile R13C16:PLC2
arc: E1_H02E0501 V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 H01E0001
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R13C17:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 V02S0201
arc: V00T0100 W1_H02E0101
arc: W3_H06W0003 E3_H06W0303
arc: A1 F5
arc: A5 H02W0701
arc: A7 H02E0501
arc: B1 H00R0100
arc: B5 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 V02S0401
arc: C1 E1_H02W0601
arc: C5 V00T0100
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 E1_H02W0001
arc: D5 N1_V02S0601
arc: D7 V00B0000
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000011011111
word: SLICED.K1.INIT 0001000011010000
word: SLICEA.K1.INIT 1110000011101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C18:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02N0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 V01N0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 V00B0000
arc: A3 V02S0701
arc: A4 H02W0501
arc: A5 E1_H02W0701
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 V02N0301
arc: B2 V02S0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 V00B0100
arc: E1_H01E0001 F4
arc: E3_H06E0003 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: N1_V01N0001 F5
arc: N1_V02N0701 F7
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C19:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0501
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 H02E0701
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 S1_V02N0101
arc: A7 N1_V02S0101
arc: B0 E1_H01W0100
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 V02S0501
arc: B7 N1_V02S0501
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M1 H02E0001
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: N3_V06N0303 Q5
arc: S1_V02S0101 F1
arc: S3_V06S0103 Q1
arc: V01S0000 F7
arc: V01S0100 F2
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C20:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A4 V00B0000
arc: A5 E1_H02W0501
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 H00R0100
arc: B1 H02E0301
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: E1_H01E0001 F4
arc: E1_H01E0101 F5
arc: E1_H02E0201 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: N1_V02N0101 F1
arc: V01S0000 F2
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 V02S0101
arc: A5 W1_H02E0501
arc: A6 W1_H02E0701
arc: A7 V02N0301
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 E1_H02W0301
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 H02E0301
arc: B7 V02S0501
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: N1_V01N0101 F1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C22:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V06S0303
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 H00L0100
arc: A4 H02W0701
arc: A5 N1_V01S0100
arc: A6 H00L0000
arc: A7 F5
arc: B0 S1_V02N0301
arc: B1 E1_H02W0101
arc: B4 H00R0000
arc: B5 N1_V02S0501
arc: B6 S1_V02N0701
arc: B7 V00B0000
arc: C4 N1_V02S0001
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 V00T0000
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V00B0000 F4
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0010001100000000
word: SLICEC.K1.INIT 1100000010100000
word: SLICEC.K0.INIT 0011000000100010
word: SLICED.K1.INIT 0001000100000001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R13C23:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0701
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 V02S0301
arc: A7 S1_V02N0101
arc: B1 E1_H01W0100
arc: B4 E1_H02W0101
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: B7 S1_V02N0701
arc: C0 V02S0601
arc: C1 H02W0601
arc: C2 W1_H02E0601
arc: C3 E1_H02W0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0201
arc: C6 V02N0001
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 H01E0101
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 N1_V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0701 F7
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: S3_V06S0103 Q1
arc: V01S0000 Q3
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1010001100100011
word: SLICEC.K0.INIT 1010001100100011
word: SLICEC.K1.INIT 1000101000001111
word: SLICEA.K0.INIT 0101000011111111
word: SLICEB.K0.INIT 0000111110101111
word: SLICEB.K1.INIT 0000101011111111
word: SLICEA.K1.INIT 0011111100110011
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C24:PLC2
arc: E1_H02E0001 V02S0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V01N0101
arc: H00R0000 V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 H01E0001
arc: V00T0000 H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A2 V00T0000
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 H02W0501
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0401 F4
arc: V01S0000 F4
arc: V01S0100 F5
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C25:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02W0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A2 V02S0701
arc: A3 V00T0000
arc: A6 H00R0000
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B4 V02S0501
arc: B5 H00L0000
arc: E1_H01E0101 F6
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0501 F5
arc: N3_V06N0003 F0
arc: S1_V02S0301 F3
arc: V01S0000 F0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C26:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A4 E1_H02W0501
arc: B1 V01N0001
arc: B2 E1_H02W0101
arc: B3 V02S0101
arc: B5 V02N0701
arc: B6 V00T0000
arc: B7 V00B0000
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: S1_V02S0201 F0
arc: S1_V02S0701 F5
arc: V01S0000 F1
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C27:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02W0701
arc: A5 V02S0101
arc: A6 V02N0301
arc: B0 V00T0000
arc: B2 H00L0000
arc: B3 H00R0000
arc: B4 H02W0301
arc: B7 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F3
arc: M7 H02W0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N3_V06N0203 Q7
arc: V01S0000 F7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C28:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 F7
arc: A7 N1_V01N0101
arc: B0 H02W0301
arc: B1 V02N0101
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 E1_H02W0301
arc: B7 N1_V01S0000
arc: C4 E1_H02W0601
arc: C5 W1_H02E0401
arc: C6 V01N0101
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D4 E1_H02W0001
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: V00B0000 F4
arc: V01S0000 F1
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000100000000
word: SLICED.K0.INIT 0000000000100000
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R13C29:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02W0701
arc: A1 F5
arc: A2 H02W0701
arc: A3 N1_V02S0701
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A7 H00R0000
arc: B0 W1_H02E0101
arc: B1 F3
arc: B2 W1_H02E0101
arc: B3 V02S0101
arc: B4 H02W0101
arc: B5 V02S0701
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 W1_H02E0601
arc: C7 H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: D4 N1_V02S0601
arc: D5 S1_V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0501 F7
arc: S1_V02S0601 Q4
arc: V01S0000 Q2
arc: V01S0100 F1
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q4
word: SLICEC.K0.INIT 0000000010111000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 0010001000110000
word: SLICEB.K1.INIT 1000101010000000
word: SLICEA.K1.INIT 0001000000010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C30:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: A4 W1_H02E0701
arc: A5 E1_H02W0501
arc: A6 F5
arc: A7 H00R0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H02E0101
arc: B3 V02S0101
arc: B4 V02N0701
arc: B5 N1_V01S0000
arc: B6 V00B0100
arc: B7 V02S0701
arc: C0 W1_H02E0401
arc: C1 E1_H02W0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 E1_H02W0201
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 E1_H02W0201
arc: D5 H00L0100
arc: D6 H02E0001
arc: D7 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: S1_V02S0601 Q4
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 1110101011000000
word: SLICED.K1.INIT 0000000011011000
word: SLICEC.K1.INIT 1010100000001000
word: SLICED.K0.INIT 0000010000000101
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R13C31:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02W0101
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A1 E1_H02W0701
arc: A2 W1_H02E0701
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 H02W0501
arc: A6 V02N0301
arc: A7 F5
arc: B1 H02W0301
arc: B2 V02N0301
arc: B3 W1_H02E0301
arc: B4 V02N0701
arc: B5 H02E0301
arc: B6 V00T0000
arc: B7 F3
arc: C0 N1_V01N0001
arc: C1 F4
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 H02W0601
arc: C6 V00T0100
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 F2
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D4 W1_H02E0201
arc: D5 H00L0100
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0101 F1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K1.INIT 1000110011001100
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0100110001011111
word: SLICEC.K1.INIT 1000101010000000
word: SLICEB.K1.INIT 0000110100001000
word: SLICED.K1.INIT 0001000000010001
word: SLICEA.K0.INIT 0101111100001111
word: SLICEB.K0.INIT 0000000001110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R13C32:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 N1_V02S0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 E1_H02W0701
arc: A4 H02W0501
arc: A5 H02E0701
arc: A6 S1_V02N0301
arc: A7 F5
arc: B0 V02S0301
arc: B1 W1_H02E0101
arc: B2 N1_V02S0101
arc: B3 V02S0101
arc: B4 H02W0101
arc: B5 V02N0701
arc: B6 V02N0501
arc: B7 S1_V02N0501
arc: C0 F4
arc: C1 S1_V02N0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 V00B0100
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V02N0401
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: V01S0100 F7
word: SLICEA.K1.INIT 0000001100001111
word: SLICEC.K1.INIT 0010000000110000
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 1000000011110000
word: SLICED.K1.INIT 0010000011110000
word: SLICEA.K0.INIT 1111100011111111
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R13C33:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A0 V02S0501
arc: A1 F7
arc: A2 V02N0701
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 H02E0501
arc: A6 F5
arc: A7 W1_H02E0701
arc: B0 F3
arc: B1 H02E0301
arc: B2 E1_H02W0301
arc: B3 E1_H01W0100
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 V02N0501
arc: C1 H00L0100
arc: C2 V02S0601
arc: C3 H02W0601
arc: C4 V02S0201
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 S1_V02N0201
arc: D2 H00R0000
arc: D3 H02W0001
arc: D4 V02N0601
arc: D5 H02E0001
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: S1_V02S0201 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICED.K1.INIT 0010001110101111
word: SLICEA.K1.INIT 1100110001001100
word: SLICEB.K1.INIT 0000001000000011
word: SLICEB.K0.INIT 1100010111110101
word: SLICEA.K0.INIT 0011001110111011
word: SLICEC.K0.INIT 0101000101000000
word: SLICEC.K1.INIT 1010100000100000
word: SLICED.K0.INIT 0000010000000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 E1_H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A1 S1_V02N0501
arc: A2 F5
arc: A3 H02E0501
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A6 E1_H02W0701
arc: A7 H00L0000
arc: B0 F3
arc: B1 E1_H01W0100
arc: B2 H00R0100
arc: B3 H02W0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 V01S0000
arc: B7 H02W0301
arc: C1 H02W0601
arc: C2 F4
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V02S0001
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 F7
word: SLICEB.K1.INIT 1101000011011111
word: SLICEA.K0.INIT 0010001011111111
word: SLICEB.K0.INIT 0000010000000101
word: SLICEC.K0.INIT 1011000010000000
word: SLICEC.K1.INIT 0101000101000000
word: SLICEA.K1.INIT 1110000001000000
word: SLICED.K1.INIT 1101110100001111
word: SLICED.K0.INIT 1000110010101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C35:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 V06N0303
arc: A1 F7
arc: A2 H00L0100
arc: A3 E1_H01E0001
arc: A4 H02W0701
arc: A5 V00T0100
arc: A6 H02W0501
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 F3
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 H02W0101
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 E1_H02W0301
arc: C0 F4
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 E1_H02W0601
arc: C4 H02E0601
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 N1_V02S0601
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0001 Q0
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0000000000100011
word: SLICEB.K0.INIT 1000110110101111
word: SLICEA.K0.INIT 0000111111001111
word: SLICED.K1.INIT 1000101011011111
word: SLICEC.K1.INIT 1100101000000000
word: SLICEB.K1.INIT 0000000011001010
word: SLICEA.K1.INIT 0000001000000011
word: SLICED.K0.INIT 0000000011101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C36:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A2 H00L0100
arc: A3 V02N0501
arc: A4 F5
arc: A5 E1_H02W0701
arc: A6 S1_V02N0301
arc: A7 H00R0000
arc: B0 V02S0301
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 W1_H02E0101
arc: B5 S1_V02N0701
arc: B6 H02E0301
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 W1_H02E0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 Q2
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q6
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 H02E0601
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N3_V06N0303 F6
arc: V00B0000 Q6
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1010100000100000
word: SLICED.K0.INIT 1110000000100000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000010100000001
word: SLICED.K1.INIT 0000000011101100
word: SLICEC.K1.INIT 1100100000001000
word: SLICEB.K1.INIT 0000111000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C37:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A1 F7
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V02N0101
arc: A7 V02N0101
arc: B0 H02E0301
arc: B4 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 V02N0401
arc: C2 V02S0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0401
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 V02N0601
arc: D7 H02E0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F1
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N3_V06N0103 Q1
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
arc: W3_H06W0103 F1
word: SLICED.K1.INIT 1010100000100000
word: SLICEA.K1.INIT 1111101010101010
word: SLICEC.K0.INIT 1010100000100000
word: SLICEA.K0.INIT 1111110011110000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C38:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 H01E0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A5 V00B0000
arc: B0 W1_H02E0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B5 H02E0301
arc: C2 S1_V02N0401
arc: C3 W1_H02E0601
arc: C5 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D5 W1_H02E0001
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR1 W1_H02E0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 F0
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1011000010000000
word: SLICEA.K0.INIT 1110111010101010
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R13C39:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: A0 V02N0701
arc: A1 F7
arc: A4 V02N0101
arc: A5 E1_H01W0000
arc: A6 H02E0701
arc: A7 F5
arc: B0 V02N0101
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B5 F3
arc: C0 N1_V02S0401
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C5 F4
arc: C6 E1_H01E0101
arc: C7 N1_V02S0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H02W0201
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: V01S0100 F1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100111110001111
word: SLICED.K0.INIT 0101000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 0000000010101010
word: SLICEB.K1.INIT 0000001100000000
word: SLICEC.K0.INIT 0000000000100000
word: SLICEC.K1.INIT 0000000001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R13C40:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0501
arc: A2 V02S0701
arc: A4 N1_V01S0100
arc: A6 H00R0000
arc: B0 V00T0000
arc: B2 S1_V02N0301
arc: B4 V02S0501
arc: C0 W1_H02E0601
arc: C1 S1_V02N0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02S0001
arc: C6 V01N0101
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H00R0100
arc: D6 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F1
arc: N3_V06N0003 Q0
word: SLICEA.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0111001111111011
word: SLICEB.K0.INIT 0111000001110111
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 0000000010000000
word: SLICED.K0.INIT 0000101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R13C41:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: A0 V01N0101
arc: A1 V01N0101
arc: A3 H02W0501
arc: A5 N1_V01N0101
arc: B0 V02S0301
arc: B1 V01N0001
arc: B3 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V02N0501
arc: C0 H00R0100
arc: C1 N1_V01S0100
arc: C3 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 V00T0100
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V01S0100
arc: D3 H00R0000
arc: D5 N1_V02S0401
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M2 V00B0000
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S3_V06S0203 F7
arc: V00B0000 F6
arc: V00T0000 Q0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0011000100110011
word: SLICED.K0.INIT 0000000000000011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C42:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: A1 H00L0000
arc: A6 H00R0000
arc: B1 W1_H02E0301
arc: C1 H02E0601
arc: C2 W1_H02E0401
arc: C6 H02W0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 V02N0001
arc: D6 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q2
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0101010100000000
word: SLICED.K0.INIT 0000000000000101
word: SLICEA.K1.INIT 0000000000001000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C43:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A2 V01N0101
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A5 F7
arc: A7 Q7
arc: B0 H02E0101
arc: B2 V02N0101
arc: B3 V02S0101
arc: B4 H00L0000
arc: B5 S1_V02N0501
arc: B7 V01S0000
arc: C0 H02W0601
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 N1_V02S0001
arc: C7 V00T0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 S1_V02N0001
arc: D3 F0
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 V00B0100
arc: M1 H02E0001
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000010000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000010001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000001000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C44:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H01E0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 V06N0103
arc: A1 H02E0501
arc: A5 V02S0101
arc: B1 H02E0101
arc: B5 W1_H02E0301
arc: C1 H02E0601
arc: C5 V02S0001
arc: D1 V02S0201
arc: D5 N1_V02S0401
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: M0 V00B0100
arc: V00B0100 F5
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C45:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003

.tile R13C46:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0103
arc: B1 V02S0301
arc: C1 W1_H02E0601
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: F1 F1_SLICE
arc: M3 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 F1
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
arc: V01S0100 Q7
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICEA.K1.INIT 0000110000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R13C47:PLC2
arc: E1_H02E0001 V06N0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: A2 H01E0001
arc: A6 F5
arc: B0 V00B0000
arc: B2 V02N0101
arc: B6 H02E0101
arc: C0 E1_H02W0601
arc: C2 V02N0401
arc: C5 V02S0001
arc: C6 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D5 V01N0001
arc: D6 V02N0401
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 0100011111111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0010000000101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R13C48:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H02W0501
arc: A6 V02N0301
arc: B1 H01W0100
arc: B6 W1_H02E0301
arc: C1 H00R0100
arc: C5 V02N0001
arc: C6 Q6
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D5 V02S0601
arc: D6 V02N0401
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0000
arc: M1 H02E0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: S1_V02S0001 F0
arc: V00B0000 F6
word: SLICED.K0.INIT 1100011010010011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001110010010011
word: SLICEC.K1.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R13C49:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 V06N0303
arc: A0 H00L0100
arc: A1 H02E0701
arc: A2 H00L0100
arc: B0 V00T0000
arc: B1 H02E0301
arc: B2 V02N0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02N0401
arc: CE0 N1_V02S0201
arc: CE1 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 S1_V02N0201
arc: D2 N1_V02S0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q1
arc: N3_V06N0203 Q7
arc: S1_V02S0701 Q7
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1101000010000000
word: SLICEB.K0.INIT 1101100000000000
word: SLICEA.K1.INIT 1011000010000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C4:PLC2
arc: N1_V02N0601 H06W0303

.tile R13C50:PLC2
arc: E1_H02E0101 V06S0103
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V02N0701
arc: A0 H00L0100
arc: A1 H02E0501
arc: A4 V00T0100
arc: B0 N1_V02S0101
arc: B1 W1_H02E0301
arc: B3 H01W0100
arc: B4 E1_H02W0301
arc: B5 H00L0000
arc: C0 V02S0401
arc: C1 W1_H02E0401
arc: C3 W1_H02E0601
arc: C4 Q4
arc: C5 W1_H02E0601
arc: C6 V01N0101
arc: C7 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02S0001
arc: D2 Q2
arc: D4 V02N0401
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F5
arc: V01S0000 F6
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011000000
word: SLICEC.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 1101000010000000
word: SLICEA.K1.INIT 1011100000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C51:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 H01W0100
arc: C0 E1_H02W0601
arc: C1 N1_V02S0601
arc: C3 H00L0100
arc: C5 V02N0201
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D3 V00B0100
arc: D5 V02S0601
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F3
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N3_V06N0303 F5
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICEA.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 1100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C52:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0103 E1_H02W0201
arc: A0 E1_H01E0001
arc: A5 Q5
arc: B0 H02E0101
arc: B2 H02W0301
arc: B4 E1_H02W0301
arc: C0 H00L0000
arc: C2 H00L0100
arc: C4 Q4
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 Q2
arc: D4 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0110101010101001
word: SLICEC.K0.INIT 0011110011110000
word: SLICEC.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0011110011000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C53:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0001
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 H06E0303
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A7 H00L0000
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 V02S0301
arc: B5 V02S0501
arc: B7 V01S0000
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 H00L0000
arc: C7 V00B0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 Q2
arc: D3 V01S0100
arc: D5 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0101 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0100 F5
arc: H01W0000 F0
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: V00B0100 Q7
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0000000000010000
word: SLICEA.K0.INIT 1100110011001001
word: SLICEA.K1.INIT 0110110011001100
word: SLICEB.K0.INIT 0111111010000001
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0011001111001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R13C54:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00T0000 H02W0201
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V06N0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 N1_V02S0101
arc: A5 H02E0501
arc: A6 F7
arc: A7 V00T0100
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 V01S0000
arc: B7 F3
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 W1_H02E0401
arc: C5 H02E0601
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02S0601
arc: D5 H02E0001
arc: D6 F0
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F1
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICED.K1.INIT 1001000000001001
word: SLICED.K0.INIT 1000100000100010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C55:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: B0 H01W0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0011001111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C56:PLC2
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100

.tile R13C57:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: V00T0000 N1_V02S0401
arc: A1 V01N0101
arc: A2 H02E0701
arc: A6 H02E0701
arc: B0 V01N0001
arc: B2 H00L0000
arc: B4 E1_H02W0301
arc: B6 V00B0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 N1_V02S0401
arc: C4 V00T0000
arc: C6 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 N1_V01S0000
arc: D4 H00R0100
arc: D6 E1_H02W0201
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1110110010110011
word: SLICED.K0.INIT 1110110010110011
word: SLICEC.K0.INIT 1111001100110011
word: SLICEA.K0.INIT 1111110011111100
word: SLICEA.K1.INIT 1111101011111010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C58:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00T0100 V02S0501
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: A2 V01N0101
arc: A4 W1_H02E0701
arc: B2 H02E0101
arc: C2 H00L0000
arc: C4 H02E0401
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 S1_V02N0001
arc: D4 H00R0100
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N3_V06N0103 F2
arc: S1_V02S0701 F7
arc: V00T0000 F2
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 1111111110100000
word: SLICED.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R13C59:PLC2
arc: H00L0000 W1_H02E0201
arc: S1_V02S0601 H02E0601
arc: V00B0000 H02E0401
arc: W1_H02W0101 H01E0101
arc: A0 W1_H02E0701
arc: A1 H00L0100
arc: C0 H00L0000
arc: C1 W1_H02E0601
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q1
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111111100001010
word: SLICEA.K1.INIT 1010111110101010
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C60:PLC2
arc: S1_V02S0601 W1_H02E0601

.tile R13C61:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile R13C62:PLC2
arc: N1_V02N0601 H01E0001

.tile R13C67:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003

.tile R13C69:PLC2
arc: N1_V02N0301 W1_H02E0301

.tile R13C6:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R13C71:PLC2
arc: N1_V02N0301 E1_H02W0301

.tile R13C73:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003

.tile R13C74:PLC2
arc: N1_V02N0401 H01E0001

.tile R13C7:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 V01N0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0701 N1_V02S0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: B0 H02W0301
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C8:PLC2
arc: E1_H02E0501 V02N0501
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0301 E1_H02W0301
arc: A5 V02N0101
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 S1_V02N0401
arc: C4 V01N0101
arc: C6 N1_V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: V01S0000 Q3
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R13C9:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02E0701
arc: B0 H02W0101
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C10:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: A4 V02N0301
arc: B0 S1_V02N0101
arc: B1 V02N0101
arc: B2 V01N0001
arc: B4 S1_V02N0701
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D4 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1100111100001111
word: SLICEC.K0.INIT 1011101100110011
word: SLICEB.K0.INIT 1111001100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R14C11:PLC2
arc: H00L0000 H02W0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H06W0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: A0 V02N0701
arc: B1 V01N0001
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1010000011111111
word: SLICEA.K1.INIT 1111001100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C12:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: B2 V02N0101
arc: C2 V02N0401
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0201
arc: F2 F2_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
word: SLICEB.K0.INIT 1100111100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R14C13:PLC2
arc: H00R0000 H02W0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0103 E1_H01W0100
arc: A2 V01N0101
arc: A4 V02N0301
arc: A7 H00R0000
arc: B0 E1_H02W0101
arc: B2 V01N0001
arc: B4 N1_V01S0000
arc: B7 V02N0701
arc: C0 V02N0401
arc: C4 V02N0201
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 H02E0001
arc: D4 H02W0001
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q2
arc: N3_V06N0203 F7
word: SLICEA.K0.INIT 1100111100001111
word: SLICEB.K0.INIT 1011101100110011
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0101000111110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C14:PLC2
arc: E1_H02E0601 V02N0601
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E1_H01W0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: H01W0100 Q4
arc: M4 V00B0000
arc: M6 H02W0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: V01S0100 Q6
arc: W3_H06W0303 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C15:PLC2
arc: H00L0000 H02W0201
arc: H00R0000 H02E0601
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q5
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q5
arc: V01S0000 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C16:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: W1_H02W0201 N1_V02S0201

.tile R14C17:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0501
arc: B0 E1_H02W0301
arc: C0 H02W0401
arc: D0 V00B0100
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 1011100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R14C18:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 V06S0203
arc: A0 F7
arc: A2 H01E0001
arc: A3 H00L0100
arc: A4 W1_H02E0501
arc: A5 V02S0101
arc: A6 F5
arc: A7 W1_H02E0501
arc: B0 H00R0100
arc: B2 N1_V02S0301
arc: B3 H02W0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 V02N0501
arc: C0 V02N0601
arc: C2 N1_V01S0100
arc: C3 V02S0401
arc: C4 H02W0401
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 V02N0001
arc: D0 H00R0000
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: N1_V01N0101 F0
arc: V00B0000 F4
arc: V00T0100 F3
word: SLICED.K1.INIT 1100010011011101
word: SLICEA.K0.INIT 0101011101011101
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0000000010111000
word: SLICEC.K0.INIT 0000000010111000
word: SLICEC.K1.INIT 1011000010000000
word: SLICED.K0.INIT 0000000001010001
word: SLICEB.K0.INIT 0000000001000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C19:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 V06S0303
arc: A0 H02W0701
arc: A2 F5
arc: A3 V02S0701
arc: A4 E1_H02W0701
arc: A5 W1_H02E0701
arc: A6 N1_V02S0101
arc: A7 W1_H02E0701
arc: B0 F3
arc: B2 H00R0100
arc: B3 W1_H02E0301
arc: B4 H00L0000
arc: B5 S1_V02N0501
arc: B6 N1_V01S0000
arc: B7 E1_H02W0101
arc: C0 S1_V02N0601
arc: C2 N1_V01S0100
arc: C3 V02S0601
arc: C4 W1_H02E0401
arc: C5 V00B0100
arc: C6 S1_V02N0001
arc: C7 V00B0100
arc: D0 H02W0001
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 V02S0401
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V02N0001 F0
arc: N1_V02N0701 F7
arc: V00B0000 F4
arc: V01S0000 F6
word: SLICEB.K1.INIT 1100110010000000
word: SLICEA.K0.INIT 0011001010110010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1000101010000000
word: SLICED.K1.INIT 1010100000001000
word: SLICEC.K0.INIT 1110000000100000
word: SLICEB.K0.INIT 0001000100000001
word: SLICED.K0.INIT 0000000001010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C20:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: A0 V02S0701
arc: A1 F5
arc: A2 V02N0501
arc: A3 E1_H02W0701
arc: A4 V02N0301
arc: A5 N1_V02S0101
arc: B1 V02S0301
arc: B2 S1_V02N0301
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B5 N1_V02S0701
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 F4
arc: C2 E1_H01W0000
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 W1_H02E0401
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 E1_H02W0001
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 N1_V02S0401
arc: E1_H01E0001 F1
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q0
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F6
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
word: SLICEB.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 1110000001000000
word: SLICEC.K1.INIT 1100000010100000
word: SLICEC.K0.INIT 0000110100001000
word: SLICEA.K0.INIT 0000101011111111
word: SLICEA.K1.INIT 0000010000000101
word: SLICED.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R14C21:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A2 N1_V02S0701
arc: A3 V00B0000
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 V00T0100
arc: B2 H00R0000
arc: B3 V02N0301
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 H02E0101
arc: B7 V02N0501
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F6
arc: V01S0100 F7
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C22:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0701
arc: A1 N1_V02S0501
arc: A2 H00L0100
arc: A3 V02S0701
arc: A4 V02S0101
arc: A5 V00T0000
arc: A6 N1_V02S0301
arc: A7 E1_H02W0501
arc: B0 H02E0301
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 H00R0000
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 N1_V02S0701
arc: B7 H02W0101
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F1
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
arc: V01S0100 F3
arc: W1_H02W0201 F0
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEA.K0.INIT 1001100110011100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C23:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 H02W0701
arc: A3 N1_V02S0701
arc: A4 V00B0000
arc: A5 V00T0100
arc: A6 V02S0101
arc: A7 W1_H02E0501
arc: B0 E1_H02W0101
arc: B1 N1_V02S0101
arc: B2 H00L0000
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 H02E0301
arc: B7 V00T0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0101 F3
arc: V01S0000 F1
word: SLICED.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C24:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 V01N0001
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00T0000 V02N0601
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 V06S0303
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 E1_H02W0501
arc: A4 N1_V02S0301
arc: A5 V00B0000
arc: A6 V02S0101
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 N1_V02S0101
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: B6 S1_V02N0501
arc: B7 H02E0101
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: V01S0000 F0
word: SLICED.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEA.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C25:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H01E0001
arc: A2 V02S0701
arc: A3 V00T0000
arc: A6 H02E0701
arc: A7 V00T0100
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B6 W1_H02E0301
arc: B7 V00B0000
arc: C6 V00B0100
arc: C7 V02S0001
arc: D6 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0401 F6
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0203 F7
arc: V01S0000 F3
word: SLICEC.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0100110001000100
word: SLICED.K0.INIT 1010110000000000
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C26:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A1 H02E0501
arc: A2 E1_H02W0501
arc: A3 W1_H02E0501
arc: A4 E1_H01W0000
arc: A5 V02N0301
arc: A6 V00T0100
arc: A7 F5
arc: B0 H02E0301
arc: B1 E1_H01W0100
arc: B2 H01W0100
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 V01S0000
arc: C0 E1_H01W0000
arc: C1 W1_H02E0601
arc: C2 V02S0601
arc: C3 H02W0401
arc: C4 W1_H02E0601
arc: C5 S1_V02N0001
arc: C6 V02N0201
arc: C7 H02E0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 N1_V01S0000
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 H01W0000
arc: D5 H02E0201
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F6
arc: S1_V02S0101 F3
arc: V00T0100 Q1
arc: V01S0000 F2
arc: V01S0100 Q3
word: SLICEB.K1.INIT 0000000011011000
word: SLICEC.K1.INIT 1011000100110001
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0100000001000100
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 1111100010001000
word: SLICED.K0.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A2 W1_H02E0701
arc: A3 N1_V02S0701
arc: A5 V02S0301
arc: A6 E1_H02W0701
arc: B0 E1_H02W0101
arc: B2 V01N0001
arc: B4 V02S0501
arc: B5 H00L0000
arc: B6 V02N0701
arc: C1 N1_V01S0100
arc: C2 N1_V02S0601
arc: C3 H02E0601
arc: C4 V02S0001
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 H00R0000
arc: D4 N1_V02S0401
arc: D5 V02S0401
arc: D6 H00R0100
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M2 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0101 F3
arc: N3_V06N0103 Q2
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0100000011110000
word: SLICEA.K1.INIT 1111000000001111
word: SLICEB.K1.INIT 0000010100001111
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K0.INIT 0011000000010000
word: SLICED.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1000101111001111
word: SLICEA.K0.INIT 0111011100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R14C28:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02N0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 F5
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 E1_H02W0701
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: B3 S1_V02N0301
arc: B4 N1_V02S0501
arc: B5 V02S0701
arc: B6 F3
arc: C0 W1_H02E0601
arc: C1 H00R0100
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 E1_H02W0601
arc: C6 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V02S0001
arc: D3 H00R0000
arc: D4 E1_H02W0001
arc: D5 H02W0001
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F1
arc: V00T0000 Q0
arc: V01S0000 F6
word: SLICEA.K0.INIT 1101010111000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0111000000000000
word: SLICED.K0.INIT 0000010011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C29:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0701
arc: A1 H02W0501
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 E1_H02W0701
arc: A6 F5
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 W1_H02E0101
arc: B3 H01W0100
arc: B4 V02S0701
arc: B5 H00R0000
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C1 F4
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 V00T0100
arc: D3 N1_V02S0201
arc: D4 S1_V02N0601
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0601 F6
arc: W1_H02W0401 Q4
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0011001000010000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000101010101010
word: SLICED.K1.INIT 0010000010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C30:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H01E0001
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 F7
arc: A6 E1_H02W0501
arc: A7 H00R0000
arc: B1 H02E0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B4 V02S0501
arc: B6 H02W0101
arc: B7 H01E0101
arc: C1 H00L0000
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 E1_H02W0601
arc: C6 W1_H02E0601
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 H02E0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 N1_V02S0401
arc: D6 V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0101 Q3
arc: N3_V06N0303 Q5
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICED.K1.INIT 0000100000001100
word: SLICEC.K0.INIT 0010111100000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111010111010
word: SLICEB.K0.INIT 0111111111001100
word: SLICEB.K1.INIT 0100111100001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C31:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02E0501
arc: A2 V02S0501
arc: A3 V00T0000
arc: A4 H02W0701
arc: A5 V02N0101
arc: A7 N1_V01N0101
arc: B0 W1_H02E0301
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 F4
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0100
arc: C5 V01N0101
arc: C6 H02W0601
arc: C7 V00B0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0401 Q4
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V01S0000 F2
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0000101100001000
word: SLICEB.K0.INIT 0000110100001000
word: SLICEC.K0.INIT 0000000011100010
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1110110010100000
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 1101000011011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C32:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 V02N0701
arc: A3 H02W0701
arc: A4 S1_V02N0301
arc: A5 E1_H02W0501
arc: A6 F5
arc: A7 V02N0101
arc: B0 E1_H02W0101
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 H00L0000
arc: B4 V02S0501
arc: B5 W1_H02E0101
arc: B6 H02E0301
arc: B7 H01E0101
arc: C0 E1_H02W0401
arc: C1 F4
arc: C2 H02E0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 E1_H02W0201
arc: D2 V01S0100
arc: D3 N1_V02S0201
arc: D4 E1_H02W0001
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0601 F6
arc: V00T0100 F3
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
word: SLICEB.K0.INIT 0000101100001000
word: SLICEC.K0.INIT 0000111000000010
word: SLICED.K1.INIT 0101000000010000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K1.INIT 1000101010000000
word: SLICEC.K1.INIT 0000000011100100
word: SLICED.K0.INIT 0000010000000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C33:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 W1_H02E0701
arc: A2 E1_H02W0701
arc: A3 H02E0501
arc: A4 V00B0000
arc: A5 E1_H01W0000
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V02S0301
arc: B3 E1_H01W0100
arc: B4 H02E0301
arc: B6 F3
arc: B7 S1_V02N0501
arc: C1 V02N0601
arc: C2 H02W0601
arc: C3 V02N0401
arc: C4 V00B0100
arc: C6 V00T0000
arc: C7 F4
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D5 H02E0201
arc: D6 S1_V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 F0
arc: N3_V06N0303 F5
word: SLICEB.K0.INIT 1010100011111111
word: SLICEC.K1.INIT 0000000010101010
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000010001100
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0010000000110000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1110111011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C34:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 V06S0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 F7
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A7 V02N0301
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B7 V00T0000
arc: C1 S1_V02N0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C7 N1_V02S0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H01E0101
arc: D2 H02E0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: N1_V02N0201 Q0
arc: V00T0000 Q0
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0010101000001010
word: SLICEC.K0.INIT 1111000011111000
word: SLICEC.K1.INIT 1111110011111000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100101011001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1

.tile R14C35:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 W1_H02E0501
arc: A1 H00R0000
arc: A2 E1_H02W0501
arc: A3 N1_V02S0501
arc: A4 F5
arc: A5 N1_V02S0301
arc: A6 W1_H02E0501
arc: B0 F3
arc: B1 H02E0301
arc: B2 V02N0101
arc: B3 H02E0301
arc: B6 V02S0701
arc: C0 V02N0401
arc: C1 W1_H02E0401
arc: C2 H02W0601
arc: C3 H02E0601
arc: C4 V02S0001
arc: C6 E1_H02W0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 N1_V02S0201
arc: D4 V02N0401
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0101 F1
arc: S3_V06S0303 Q6
word: SLICEC.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000010101010101
word: SLICEA.K1.INIT 0010001010100010
word: SLICEB.K1.INIT 0111001100000000
word: SLICEA.K0.INIT 1111111110110011
word: SLICEB.K0.INIT 0100000011111111
word: SLICED.K0.INIT 1000110010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C36:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H02W0401
arc: A0 W1_H02E0701
arc: A2 H02W0501
arc: A4 H02W0701
arc: B0 W1_H02E0301
arc: B2 V01N0001
arc: B4 H02W0101
arc: C0 F4
arc: C2 H00L0000
arc: C4 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 H00R0000
arc: D4 H02W0201
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q2
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1000101000001010
word: SLICEA.K0.INIT 1111010111111101
word: SLICEB.K0.INIT 0111001100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C37:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 F5
arc: A4 W1_H02E0501
arc: A5 E1_H02W0701
arc: B0 V02N0301
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: B5 H02W0101
arc: C0 W1_H02E0601
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C5 V02S0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 H00R0100
arc: E1_H02E0401 F4
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: M2 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F4
arc: W1_H02W0401 F4
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 1000000010101010
word: SLICEA.K0.INIT 1110111110101111
word: SLICEC.K0.INIT 0000000000010001
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R14C38:PLC2
arc: E1_H02E0101 V02S0101
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A7 S1_V02N0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B7 H02W0101
arc: C0 W1_H02E0401
arc: C2 V02S0401
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 W1_H02E0501
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F0
arc: N3_V06N0003 Q0
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 1111101010101010
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R14C39:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 E1_H02W0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: B0 F3
arc: B2 F3
arc: B3 E1_H02W0301
arc: C0 E1_H02W0601
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C3 V02S0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V01S0100
arc: D2 V02S0201
arc: D3 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0000 Q2
arc: V01S0100 F3
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0000001100000000
word: SLICEA.K0.INIT 0000110000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C40:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00R0000
arc: B1 H02W0301
arc: B2 E1_H01W0100
arc: C1 H02E0401
arc: C2 V02S0401
arc: C6 H02W0601
arc: CE0 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 V00B0100
arc: D6 V00B0000
arc: E1_H01E0101 F6
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00T0100
arc: M1 H00L0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 Q6
arc: V00T0000 F0
arc: V01S0100 Q1
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 1111000011000000
word: SLICED.K0.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R14C41:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00R0000
arc: A1 F5
arc: A2 F7
arc: A3 V02S0501
arc: A4 F7
arc: A5 N1_V01S0100
arc: B3 H02W0101
arc: B4 E1_H02W0101
arc: B5 H00R0000
arc: B7 H01E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 H00L0000
arc: C4 V02S0001
arc: C5 V02N0001
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 N1_V02S0201
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 N1_V02S0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000000001000
word: SLICEC.K1.INIT 0000000010000000
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEB.K1.INIT 0100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C42:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H01E0001
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 V06N0303
arc: A1 H02E0701
arc: A3 V02N0501
arc: B1 Q1
arc: B3 Q3
arc: C1 H00L0000
arc: C3 N1_V01N0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D3 V00B0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H01W0000 F3
arc: H01W0100 Q5
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V01S0100 Q6
word: SLICEB.K1.INIT 0000000000000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C43:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V06S0103
arc: A0 H02E0501
arc: A2 H00L0100
arc: B2 W1_H02E0101
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H02E0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0201 Q2
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0000010000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C44:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W3_H06E0203
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0701 N1_V02S0701
arc: A0 W1_H02E0501
arc: B0 V02N0101
arc: C0 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: E1_H01E0001 Q3
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0203 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C45:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V01N0001
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q4
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: H01W0100 Q2
arc: M0 W1_H02E0601
arc: M1 V01S0100
arc: M2 H02W0601
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q6
arc: V01S0000 Q1
arc: V01S0100 Q6
arc: W1_H02W0501 Q7
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C46:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: V00B0000 V02S0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 W3_H06E0303
arc: A0 N1_V02S0501
arc: B0 H02W0101
arc: C0 E1_H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1000100011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C47:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 H02W0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V06S0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 V01N0101
arc: B1 V01N0001
arc: C1 H02W0401
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0301 F3
arc: N3_V06N0003 F3
arc: S1_V02S0701 Q7
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C48:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 S3_V06N0303
arc: A1 F5
arc: A4 W1_H02E0501
arc: A5 Q5
arc: A6 E1_H01W0000
arc: A7 Q7
arc: B1 S1_V02N0301
arc: B4 W1_H02E0101
arc: B5 V01S0000
arc: B6 V02N0501
arc: B7 V00T0000
arc: C1 F4
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C6 W1_H02E0401
arc: C7 S1_V02N0001
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q3
arc: V00B0100 F7
arc: V01S0000 Q3
arc: W1_H02W0301 F1
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0110010101101010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1001110010010011
word: SLICEC.K1.INIT 1001110010010011
word: SLICED.K0.INIT 0010001000000010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C49:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02S0001
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 E1_H02W0701
arc: A2 S1_V02N0701
arc: A4 F5
arc: A5 S1_V02N0301
arc: A6 V02N0301
arc: A7 Q7
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B5 H02E0301
arc: C0 E1_H02W0401
arc: C1 N1_V01N0001
arc: C2 H02E0601
arc: C4 Q4
arc: C5 V00T0000
arc: C6 H01E0001
arc: C7 S1_V02N0201
arc: CE0 H02W0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V01S0100
arc: D2 F0
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 E1_H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 Q6
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: N3_V06N0103 Q1
arc: S1_V02S0401 Q4
arc: V00T0100 F1
arc: V01S0100 Q3
arc: W1_H02W0001 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0101010000010000
word: SLICEA.K0.INIT 1010011010010101
word: SLICEC.K1.INIT 0011100101101100
word: SLICEC.K0.INIT 0101000000000101
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1010101100000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R14C50:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: A0 W1_H02E0701
arc: A1 H00L0000
arc: A3 H02W0701
arc: A4 H02E0701
arc: A5 V02N0301
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 V02S0301
arc: B1 H02E0301
arc: B3 H02E0301
arc: B4 H02W0301
arc: B5 H02W0101
arc: B6 F3
arc: B7 H02E0101
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 H02W0201
arc: D3 H02E0001
arc: D4 S1_V02N0601
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N3_V06N0303 Q5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: V01S0100 F2
word: SLICED.K0.INIT 0000000000100000
word: SLICEB.K1.INIT 0010000000101010
word: SLICED.K1.INIT 0100000001001100
word: SLICEC.K0.INIT 1101001010000111
word: SLICEC.K1.INIT 1001100111000011
word: SLICEA.K0.INIT 1011000010000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1101000010000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C51:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H02W0101
arc: A0 V01N0101
arc: A1 V02S0701
arc: A4 H02E0501
arc: B0 N1_V02S0301
arc: B1 H02E0101
arc: B4 H00R0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: CE0 V02S0201
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02N0001
arc: D3 V00T0100
arc: D4 H00R0100
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 F3
arc: H00R0000 Q4
arc: H01W0000 F3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q0
arc: S1_V02S0401 F4
arc: V01S0000 Q6
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1000100011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C52:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: A1 E1_H01E0001
arc: A6 V02S0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B6 W1_H02E0301
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C6 H02E0401
arc: CE1 H02E0101
arc: CE2 S1_V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D6 H02E0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M2 W1_H02E0601
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q5
arc: V01S0000 Q4
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1110111110101111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C53:PLC2
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: A1 H02E0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: C0 H02E0401
arc: C1 S1_V02N0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02E0001
arc: E1_H01E0001 Q4
arc: F0 F5A_SLICE
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1111111111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C54:PLC2
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 E1_H02W0201
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0701
arc: A0 H01E0001
arc: B0 S1_V02N0301
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R14C55:PLC2
arc: W1_H02W0401 V02N0401
arc: A5 H02W0701
arc: B2 V02N0301
arc: B5 S1_V02N0501
arc: C2 E1_H02W0401
arc: C5 V01N0101
arc: CLK0 G_HPBX0100
arc: D2 V02N0001
arc: D5 H01W0000
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: N3_V06N0303 F5
word: SLICEC.K1.INIT 0000001000001010
word: SLICEB.K0.INIT 0000000000000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C56:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0203 S3_V06N0203
arc: A5 Q5
arc: B5 V02N0501
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D5 W1_H02E0001
arc: F5 F5_SLICE
arc: LSR0 E1_H02W0501
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C57:PLC2
arc: H00R0000 H02W0601
arc: N1_V02N0501 H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: A5 E1_H01W0000
arc: A6 N1_V01S0100
arc: B0 N1_V02S0301
arc: B2 E1_H01W0100
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: E1_H01E0101 F3
arc: E1_H02E0701 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C58:PLC2
arc: H00R0100 V02S0701
arc: S1_V02S0101 N1_V02S0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: A3 H02E0701
arc: B2 H01W0100
arc: B4 H01E0101
arc: C4 S1_V02N0001
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q2
arc: V01S0000 Q3
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1111111100110011
word: SLICEB.K1.INIT 1111111110101010
word: SLICEC.K0.INIT 1111110011111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C59:PLC2
arc: B6 S1_V02N0701
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D6 V02S0601
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: V00B0000 F6
word: SLICED.K0.INIT 1111111111001100
word: SLICEA.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R14C60:PLC2
arc: H00R0000 H02W0401
arc: V00T0000 V02S0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: H01W0000 Q7
arc: LSR1 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C61:PLC2
arc: W1_H02W0401 V06S0203

.tile R14C6:PLC2
arc: E1_H02E0101 N1_V01S0100

.tile R14C7:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0501 H02W0501
arc: V00B0100 H02W0501
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C8:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0601 E3_H06W0303
arc: V00T0000 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: A0 S1_V02N0501
arc: B0 V02N0101
arc: C0 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C9:PLC2
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: W1_H02W0601 E1_H02W0601
arc: A0 S1_V02N0701
arc: C0 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111010101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R15C10:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: H00L0100 V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A7 H02W0501
arc: B7 V02S0501
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C7 V02N0001
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 S1_V02N0201
arc: D7 V00B0000
arc: E1_H01E0001 Q7
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H02E0001
arc: M3 H00R0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q7
arc: S1_V02S0401 Q6
arc: V01S0000 Q1
arc: V01S0100 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C11:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: A0 V01N0101
arc: A1 V01N0101
arc: A7 V00T0100
arc: B1 H01W0100
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: V00T0000 F0
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110010101010
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 H01E0001
arc: A1 V01N0101
arc: A2 V02N0701
arc: A3 F5
arc: A5 V00T0000
arc: B0 E1_H02W0101
arc: B1 V01N0001
arc: B2 S1_V02N0101
arc: B5 H00R0000
arc: C0 S1_V02N0601
arc: C3 V02N0601
arc: C5 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 E1_H01W0100
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 Q3
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1101110101010101
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1111010101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R15C13:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0101
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00R0000
arc: A1 H00R0000
arc: A3 H00L0100
arc: A5 W1_H02E0701
arc: B1 Q1
arc: B3 H00R0000
arc: B5 V02N0701
arc: C0 S1_V02N0401
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: CE0 V02N0201
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 S1_V02N0201
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 V02S0601
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: H01W0000 F0
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q1
arc: N3_V06N0303 F5
arc: S3_V06S0203 F4
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110010101010
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0010001110101111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R15C14:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 E1_H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 V01N0001
arc: A0 H00L0100
arc: A2 H02E0701
arc: A4 V02N0101
arc: A6 V00T0100
arc: B1 H01W0100
arc: B2 H00L0000
arc: B4 H02E0101
arc: B6 V01S0000
arc: C0 H02W0601
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C4 W1_H02E0401
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 H02E0001
arc: D4 F2
arc: D6 V02N0601
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q2
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q2
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000100000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C15:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 N3_V06S0103
arc: V00B0100 V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 V06S0303
arc: A5 Q5
arc: A6 V00T0100
arc: B4 V01S0000
arc: B6 V01S0000
arc: C4 V01N0101
arc: C5 E1_H01E0101
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0101 Q6
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M3 H01W0100
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0001 Q0
arc: S3_V06S0203 F7
arc: V00B0000 F4
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R15C16:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: H00L0000 E1_H02W0001
arc: H01W0100 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 H02W0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: B1 H01W0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: V00T0100 F1
word: SLICEA.K1.INIT 0000000000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C17:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: H00L0000 E1_H02W0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H02W0701
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: H01W0000 Q2
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: W3_H06W0103 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C18:PLC2
arc: E1_H02E0101 V06S0103
arc: H00L0000 H02W0001
arc: H00L0100 H02E0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0003 E1_H01W0000
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: M0 H02W0601
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0110111011101110
word: SLICEA.K1.INIT 0000111010001110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C19:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0701
arc: A2 H02W0501
arc: A4 H02W0501
arc: A5 V02S0301
arc: A7 V02N0301
arc: B1 V02N0101
arc: B2 H02W0301
arc: B4 H02W0301
arc: B5 W1_H02E0301
arc: B7 V02S0501
arc: C1 V02S0401
arc: C2 S1_V02N0601
arc: C4 E1_H02W0601
arc: C5 H02W0401
arc: C7 V00T0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H00R0000
arc: D4 H02W0001
arc: D5 H02W0001
arc: D7 H02W0201
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: N1_V01N0001 F7
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111110101100
word: SLICED.K1.INIT 0010101010000000
word: SLICEC.K0.INIT 1111000101110001
word: SLICEB.K0.INIT 0000011011111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1100110101001101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 E3_H06W0003
arc: V00T0000 V02S0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 E1_H01E0001
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 V02N0301
arc: A5 S1_V02N0101
arc: A6 F7
arc: A7 V02S0101
arc: B0 E1_H02W0301
arc: B1 H02W0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02S0701
arc: B5 F1
arc: B6 V00B0000
arc: B7 N1_V01S0000
arc: C0 E1_H02W0401
arc: C1 H02W0601
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 H02W0201
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 H02W0001
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q6
arc: V00B0000 F4
arc: V00T0100 F3
word: SLICEB.K1.INIT 1100010010000000
word: SLICEB.K0.INIT 1000110010000000
word: SLICEA.K1.INIT 1011000011110011
word: SLICEC.K1.INIT 1111111100110111
word: SLICEC.K0.INIT 1010100000100000
word: SLICED.K1.INIT 1111000101110001
word: SLICED.K0.INIT 1101110111011111
word: SLICEA.K0.INIT 1111111101010111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C21:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0001
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 W1_H02E0701
arc: A3 H02E0501
arc: A4 V02S0301
arc: A5 N1_V01N0101
arc: A6 H02E0701
arc: A7 H02W0501
arc: B0 W1_H02E0301
arc: B2 H02E0101
arc: B3 H02E0301
arc: B4 V00B0100
arc: B5 H00L0000
arc: B6 V00B0000
arc: B7 H02W0101
arc: E1_H01E0001 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: V01S0100 F7
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R15C22:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 H06W0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A1 H02E0701
arc: A2 V00B0000
arc: A3 N1_V02S0701
arc: A4 N1_V02S0101
arc: A5 V00T0000
arc: A6 E1_H02W0701
arc: A7 E1_H02W0501
arc: B0 H00R0100
arc: B1 V02N0301
arc: B2 H00R0000
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: B5 H00L0000
arc: B6 H02E0101
arc: B7 N1_V02S0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: V01S0100 F4
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEA.K0.INIT 0110011001101100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R15C23:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 V02S0701
arc: A3 N1_V02S0701
arc: A4 H02E0701
arc: A5 V00B0000
arc: A6 V02S0301
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 H02E0301
arc: B2 H00L0000
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 V02S0501
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F0
arc: S1_V02S0701 F7
arc: V01S0000 F3
word: SLICED.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R15C24:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: A4 N1_V01N0101
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: A7 H02E0701
arc: B0 V02S0301
arc: B1 E1_H02W0301
arc: B2 V02N0301
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 V02S0501
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: N1_V01N0001 F6
arc: V01S0000 F1
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R15C25:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 E1_H02W0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 N1_V02S0701
arc: A1 H02E0701
arc: A4 V00T0100
arc: A5 W1_H02E0501
arc: A6 H02E0501
arc: B0 H00R0100
arc: B1 V00T0000
arc: B4 H00L0000
arc: B5 V02S0701
arc: B6 V02S0701
arc: B7 V00B0000
arc: C4 H02W0601
arc: C5 H02E0401
arc: C6 H02E0601
arc: C7 F4
arc: D4 S1_V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101100
word: SLICEC.K0.INIT 0111000000000000
word: SLICED.K1.INIT 1100110000001100
word: SLICED.K0.INIT 1110001000000000
word: SLICEC.K1.INIT 1110001000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0201
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 N3_V06S0303
arc: A1 H00L0000
arc: A2 H02W0501
arc: A3 V02N0701
arc: A4 H02E0701
arc: A5 E1_H02W0701
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H02W0101
arc: B3 E1_H02W0301
arc: B4 W1_H02E0301
arc: B5 E1_H02W0101
arc: B6 V02S0501
arc: B7 V02S0501
arc: C1 V02N0401
arc: C2 V02S0601
arc: C3 H02W0601
arc: C4 V02S0201
arc: C5 V02N0001
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0001
arc: D2 N1_V02S0201
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 W1_H02E0201
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q2
arc: N3_V06N0003 F0
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 1011000100110001
word: SLICED.K0.INIT 0111011100000000
word: SLICED.K1.INIT 0111000000000000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1100100011000000
word: SLICEC.K0.INIT 1110010000000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1000000011001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C27:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 E1_H02W0501
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A4 F7
arc: A5 H02E0501
arc: A6 S1_V02N0101
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 W1_H02E0301
arc: B2 V02N0101
arc: B3 V02S0301
arc: B5 V02S0701
arc: B7 V02N0501
arc: C0 V02S0401
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: C3 F4
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 F2
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K1.INIT 0010000010100000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000101010101010
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0111000000000000
word: SLICED.K0.INIT 0000101010101010
word: SLICEC.K1.INIT 1011000011110011
word: SLICEA.K0.INIT 1111010111110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C28:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 V01N0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A1 H02E0701
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 V02S0101
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 H00L0000
arc: B1 H02E0101
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 W1_H02E0301
arc: B7 E1_H02W0301
arc: C1 H00L0100
arc: C2 H02W0401
arc: C3 H02W0401
arc: C5 E1_H02W0401
arc: C6 H02E0401
arc: C7 H02W0601
arc: D0 F2
arc: D1 F2
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 W1_H02E0601
arc: M2 V00B0000
arc: M4 V00T0100
arc: N1_V02N0201 F0
arc: N1_V02N0501 F7
word: SLICEC.K0.INIT 0111011100000000
word: SLICEC.K1.INIT 0111000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1000000011001111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111100100
word: SLICEB.K0.INIT 0110111011101110
word: SLICEB.K1.INIT 0000111010001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C29:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0701
arc: A1 W1_H02E0501
arc: A2 N1_V02S0501
arc: A3 S1_V02N0701
arc: A4 V00T0100
arc: A6 E1_H02W0501
arc: A7 F5
arc: B0 V02N0301
arc: B1 H01W0100
arc: B2 E1_H02W0301
arc: B3 V02S0301
arc: B4 V02N0501
arc: B6 V00B0000
arc: B7 V00T0000
arc: C0 N1_V02S0601
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 H02E0401
arc: C6 V02S0001
arc: C7 S1_V02N0201
arc: D0 H02E0001
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 V01N0001
arc: D5 E1_H02W0001
arc: D6 S1_V02N0601
arc: D7 V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F5
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V01N0001 F1
arc: V00B0100 F7
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0010000000100010
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1000000011110011
word: SLICED.K1.INIT 0111000000000000
word: SLICEB.K1.INIT 0010101000001010
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R15C30:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00L0100
arc: A2 W1_H02E0501
arc: A3 N1_V02S0701
arc: A4 V02N0301
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 S1_V02N0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02S0301
arc: B4 V01S0000
arc: B5 H00L0000
arc: B6 F3
arc: B7 V02N0701
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 H02W0401
arc: C4 V00T0100
arc: C5 V02S0201
arc: C6 E1_H02W0601
arc: C7 H02E0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 S1_V02N0601
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: M0 V00T0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F4
arc: N3_V06N0303 F6
arc: S3_V06S0103 Q1
arc: V01S0000 F7
arc: V01S0100 F0
word: SLICED.K1.INIT 0111000001110000
word: SLICEC.K0.INIT 1010001000110011
word: SLICEB.K0.INIT 1000000011011101
word: SLICEC.K1.INIT 0010001000000010
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000110010001100
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111011011100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C31:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 E1_H02W0501
arc: A2 H02E0701
arc: A3 V00T0000
arc: A4 F5
arc: A5 H02E0501
arc: A7 W1_H02E0501
arc: B0 V02S0101
arc: B1 V02N0301
arc: B2 W1_H02E0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: B7 W1_H02E0101
arc: C0 N1_V02S0601
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C5 H02E0601
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F3
arc: V00T0000 F2
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0010001010100010
word: SLICEA.K1.INIT 1000110100001101
word: SLICEC.K1.INIT 0101111100000000
word: SLICEC.K0.INIT 0010000010100000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111110111000
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C32:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A2 H02W0501
arc: A3 H02E0701
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 V02S0301
arc: A7 H02E0501
arc: B0 V00B0000
arc: B2 V02N0101
arc: B3 H00L0000
arc: B4 V02S0701
arc: B5 H02W0101
arc: B6 F3
arc: B7 N1_V02S0701
arc: C0 V02S0401
arc: C2 V02N0601
arc: C3 H02E0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C6 V02N0201
arc: C7 V02N0001
arc: D0 H02E0201
arc: D2 H00R0000
arc: D3 F2
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 H02W0601
arc: N1_V01N0101 F0
arc: N3_V06N0303 F6
arc: V00B0000 F4
word: SLICEB.K0.INIT 1000000011110101
word: SLICEB.K1.INIT 0000000010001010
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0101110100000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0100000001000100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C33:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02W0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: B0 N1_V02S0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: B5 H02E0101
arc: C1 V02S0601
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0000
arc: M2 W1_H02E0601
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: W1_H02W0001 Q0
word: SLICEA.K1.INIT 1111000000001111
word: SLICEB.K0.INIT 1111111100001000
word: SLICEB.K1.INIT 1111111110101000
word: SLICEC.K0.INIT 0111111111110000
word: SLICEC.K1.INIT 0111010101010000
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C34:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0501
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 N1_V02S0101
arc: A5 W1_H02E0501
arc: A7 W1_H02E0701
arc: B0 H02E0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02W0301
arc: B5 V02N0701
arc: B6 V00B0000
arc: B7 V02S0501
arc: C0 N1_V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 H02E0601
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 N1_V02S0401
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: V00B0000 F4
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 0000000010001010
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 1100000011001100
word: SLICEA.K0.INIT 0010000000110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1100000010001000
word: SLICEB.K0.INIT 1011010000101101
word: SLICEB.K1.INIT 0100101111010010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C35:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02S0101
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02N0701
arc: B5 V02N0701
arc: C0 N1_V01N0001
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 F2
arc: D5 F2
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0501
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 0111110011111100
word: SLICEB.K1.INIT 0101010011010100
word: SLICEC.K0.INIT 1111111101000000
word: SLICEC.K1.INIT 1111111111001000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C36:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A5 H02W0701
arc: A6 W1_H02E0701
arc: A7 H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B5 W1_H02E0101
arc: B6 W1_H02E0101
arc: B7 N1_V02S0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C5 N1_V02S0201
arc: C6 V02N0201
arc: C7 V00T0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: M0 V00B0100
arc: M3 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: V01S0000 F7
arc: W1_H02W0401 Q6
arc: W3_H06W0003 Q3
word: SLICEC.K1.INIT 0101011101110000
word: SLICED.K1.INIT 1010001010111011
word: SLICED.K0.INIT 1111111100011111
word: SLICEA.K0.INIT 0100010101010101
word: SLICEA.K1.INIT 0000000101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C37:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V06S0303
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 F5
arc: B1 H00R0100
arc: B5 E1_H02W0301
arc: C1 E1_H02W0601
arc: C5 V02N0201
arc: D1 E1_H02W0001
arc: D5 E1_H02W0201
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: M0 V00T0000
arc: N3_V06N0003 F0
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R15C38:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 H02E0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 N1_V02S0201
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: C0 V02N0601
arc: C1 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: F0 F5A_SLICE
arc: H01W0000 Q7
arc: M0 W1_H02E0601
arc: M2 V00T0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: N3_V06N0203 Q7
arc: S3_V06S0203 Q7
arc: V00T0000 F0
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1100110011101100
word: SLICEA.K1.INIT 1111110011101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C39:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 H02W0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 N1_V02S0701
arc: A1 V02S0701
arc: A2 N1_V02S0701
arc: A6 N1_V01N0101
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0301
arc: B6 N1_V01S0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0401
arc: C2 H00L0000
arc: C5 V02N0201
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 V00T0100
arc: D5 E1_H01W0100
arc: D6 V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: N1_V02N0701 Q5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: S3_V06S0303 Q5
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q7
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000001000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0000000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C40:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 H02W0501
arc: A3 V01N0101
arc: A4 H02W0701
arc: A5 Q5
arc: A6 H00L0000
arc: A7 F5
arc: B1 H02W0301
arc: B2 E1_H02W0301
arc: B3 V02N0101
arc: B4 E1_H02W0301
arc: B5 H02W0101
arc: B6 V02S0501
arc: B7 F3
arc: C1 H00L0000
arc: C2 E1_H02W0401
arc: C3 N1_V01N0001
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C6 V02N0201
arc: C7 H01E0001
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 H00L0100
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: M0 E1_H02W0601
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F6
arc: W1_H02W0201 Q2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000001010101
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000010100000100
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C41:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: V00T0000 H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02S0501
arc: A2 V00T0000
arc: A3 W1_H02E0701
arc: A4 H02E0701
arc: A6 F7
arc: A7 V02N0101
arc: B2 E1_H01W0100
arc: B3 H02E0301
arc: B4 S1_V02N0501
arc: B6 W1_H02E0101
arc: B7 F3
arc: C2 H02E0401
arc: C3 N1_V02S0601
arc: C4 E1_H02W0601
arc: C5 V02S0201
arc: C6 H01E0001
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 N1_V01S0000
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 F5
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: M3 H02W0201
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0303 F6
arc: S3_V06S0203 Q7
arc: V00B0000 F4
arc: V01S0000 Q7
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0010000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000010000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C42:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N3_V06S0203
arc: A1 H00L0000
arc: A3 H02E0501
arc: A4 H02E0501
arc: B1 H02E0301
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 H01E0101
arc: C1 H02E0601
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D3 W1_H02E0001
arc: D4 W1_H02E0001
arc: E1_H01E0101 Q4
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q3
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: W1_H02W0201 F0
word: SLICEC.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICEC.K0.INIT 0001000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C43:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0601 V02S0601
arc: H00L0100 H02E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02E0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0501
arc: A1 H00L0100
arc: A6 V02S0301
arc: B1 V02S0101
arc: B2 V01N0001
arc: B6 H01E0101
arc: C0 H02W0401
arc: C1 W1_H02E0601
arc: C2 H02E0601
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 V02N0201
arc: D6 E1_H01W0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q4
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 1111111111111100
word: SLICED.K0.INIT 0000000000000001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C44:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02S0401
arc: A1 V02S0701
arc: A3 W1_H02E0701
arc: A7 E1_H02W0501
arc: B0 V02S0301
arc: B3 H00R0100
arc: B7 V00B0100
arc: C1 V02N0601
arc: C3 N1_V02S0401
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V01S0100
arc: D3 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0301 F3
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 0000010100000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C45:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 E3_H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 E1_H02W0501
arc: A4 V00T0100
arc: A6 N1_V01N0101
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B1 V00T0000
arc: B4 V02N0501
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: B7 V02S0501
arc: C0 H02W0401
arc: C1 F4
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 V01N0101
arc: C7 V00T0100
arc: CE2 W1_H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H00R0000
arc: D2 Q2
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0401 Q4
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 W1_H02E0401
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q7
arc: V01S0000 F7
arc: V01S0100 F0
arc: W1_H02W0101 F3
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000001000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000100000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEC.K1.INIT 0000110000000000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000010100000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C46:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 S3_V06N0103
arc: A0 N1_V02S0501
arc: A1 H02E0701
arc: A4 V00B0000
arc: B0 V00B0000
arc: B1 V00T0000
arc: B4 V02S0501
arc: C0 H02E0401
arc: C1 V02N0601
arc: C4 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D4 H02W0001
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N3_V06N0103 F1
arc: V00T0000 Q0
word: SLICEA.K1.INIT 1010100010101010
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R15C47:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02W0501
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: A0 H02E0501
arc: A2 H02E0501
arc: A4 W1_H02E0501
arc: B1 H01W0100
arc: B3 Q3
arc: B4 H02W0101
arc: B6 H02W0101
arc: C0 V02S0401
arc: C1 H02E0601
arc: C2 V02S0401
arc: C3 H02E0601
arc: C4 V02N0201
arc: C6 Q6
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: D6 V02N0401
arc: E1_H01E0001 F6
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: S3_V06S0303 Q5
arc: V00T0100 Q3
arc: V01S0100 Q5
arc: W1_H02W0701 Q5
word: SLICED.K0.INIT 1111001111000000
word: SLICEC.K0.INIT 1010100101100101
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1010000000001010
word: SLICEA.K1.INIT 1100000000110000
word: SLICEB.K0.INIT 0101000000000101
word: SLICEB.K1.INIT 0000110000000011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C48:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: A0 H00R0000
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A7 Q7
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 Q3
arc: B4 W1_H02E0101
arc: B5 V01S0000
arc: B6 V02S0501
arc: C1 H00L0100
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 F4
arc: C7 V01N0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 E1_H02W0001
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q4
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 W1_H02E0401
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q6
arc: S1_V02S0601 Q4
arc: V00B0100 Q5
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0110001101101100
word: SLICED.K0.INIT 0000110000000011
word: SLICED.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1010101000100010
word: SLICEA.K1.INIT 1111001100000000
word: SLICEB.K0.INIT 1111111100110011
word: SLICEB.K1.INIT 1100110011111111
word: SLICEC.K1.INIT 0100010101000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C49:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W3_H06W0103 V01N0101
arc: A0 N1_V02S0701
arc: A3 E1_H02W0701
arc: B0 N1_V02S0101
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 V00T0100
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1011101100110011
word: SLICEB.K1.INIT 0101000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C50:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: A0 V02N0501
arc: A7 H00L0000
arc: B0 V02N0101
arc: B6 E1_H02W0301
arc: B7 H02W0101
arc: C6 E1_H01E0101
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D6 E1_H01W0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1101110101010101
word: SLICED.K1.INIT 0000000100010001
word: SLICED.K0.INIT 0011111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R15C51:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02S0701
arc: A1 V02S0701
arc: A4 S1_V02N0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H01W0100
arc: B4 H02E0301
arc: C1 H02E0401
arc: C2 F4
arc: C4 Q4
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D4 E1_H02W0001
arc: E1_H01E0101 Q5
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 H02W0401
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: N3_V06N0103 Q1
arc: V01S0000 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1100110000001100
word: SLICEC.K0.INIT 0000000001001100
word: SLICEA.K0.INIT 0101010111011101
word: SLICEA.K1.INIT 0101010111010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C52:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02S0601
arc: A0 V02S0501
arc: A1 S1_V02N0501
arc: A3 H00L0100
arc: B0 V02N0301
arc: B1 V02N0301
arc: B3 E1_H01W0100
arc: C0 H02W0601
arc: C1 H02W0401
arc: C3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D3 S1_V02N0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C53:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 N1_V02S0701
arc: A2 V00B0000
arc: A5 Q5
arc: B0 V02S0301
arc: B2 V02S0101
arc: B5 S1_V02N0501
arc: C0 E1_H02W0401
arc: C2 W1_H02E0401
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 H02W0201
arc: D5 H02E0201
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: M3 H00L0000
arc: M5 H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V01S0000 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1011111100111111
word: SLICEA.K0.INIT 1111011101110111
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C54:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00T0100 V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H01W0000 Q7
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00B0000
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q4
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 1100001000100001
word: SLICEA.K1.INIT 0011000111010010
word: SLICEB.K0.INIT 0000110111100011
word: SLICEB.K1.INIT 0001000000011110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C55:PLC2
arc: E1_H02E0201 V02N0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0401 V02N0401
arc: A0 S1_V02N0701
arc: A3 F5
arc: A5 S1_V02N0301
arc: A7 E1_H01W0000
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 V02N0701
arc: B7 W1_H02E0101
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 H02W0401
arc: C5 H02E0401
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 W1_H02E0001
arc: D5 V02N0401
arc: D7 H01W0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: V01S0000 F0
word: SLICEA.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1101010111010101
word: SLICED.K1.INIT 0000000000000001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C56:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V01N0001
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: B0 E1_H02W0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: C2 V02N0401
arc: C3 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 0000010000000000
word: SLICEB.K1.INIT 0000000100000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R15C57:PLC2
arc: N1_V02N0401 H01E0001
arc: V00B0000 V02N0201
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C58:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: N1_V02N0001 N1_V01S0000
arc: N3_V06N0003 S1_V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0101
arc: B2 V02N0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C59:PLC2
arc: V00B0000 H02E0401
arc: A6 H02E0701
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B6 H01E0101
arc: B7 H02E0101
arc: C6 H01E0001
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D6 V00B0000
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0501 F7
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 F6
arc: V01S0100 F6
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C60:PLC2
arc: W1_H02W0301 V02N0301

.tile R15C7:PLC2
arc: E1_H02E0501 V02N0501
arc: H00R0100 N1_V02S0701
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: LSR0 E1_H02W0501
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C8:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: A0 H02E0501
arc: B0 V01N0001
arc: B2 V02N0301
arc: C2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 E1_H02W0001
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q0
word: SLICEB.K0.INIT 1100111100001111
word: SLICEA.K0.INIT 1011101100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R15C9:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 W1_H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: A2 H02W0701
arc: A5 V02N0101
arc: B0 E1_H01W0100
arc: B1 W1_H02E0301
arc: B2 E1_H01W0100
arc: B3 V02N0101
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 H00L0100
arc: C5 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 S1_V02N0001
arc: D2 E1_H02W0001
arc: D3 F2
arc: D5 V01N0001
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0101 Q3
arc: N3_V06N0303 Q5
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K1.INIT 1010111100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R16C10:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 H01E0001
arc: A3 E1_H01E0001
arc: A7 N1_V01S0100
arc: B0 E1_H02W0101
arc: B1 V02S0101
arc: B3 V01N0001
arc: B7 H02W0301
arc: C0 V02N0601
arc: C1 N1_V01S0100
arc: C3 H02W0601
arc: C7 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02N0201
arc: D3 V01S0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: V00B0000 Q6
arc: V01S0000 Q7
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C11:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V01N0101
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: A2 S1_V02N0701
arc: A4 N1_V01N0101
arc: A7 N1_V01S0100
arc: B0 V02N0101
arc: B1 S1_V02N0301
arc: B2 H01W0100
arc: B4 H02E0301
arc: B7 W1_H02E0101
arc: C0 V02S0401
arc: C1 N1_V01N0001
arc: C2 H02W0401
arc: C4 H02W0401
arc: C7 H02E0401
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 Q2
arc: D4 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: N1_V02N0201 F2
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q5
arc: S1_V02S0701 Q7
arc: V00B0100 Q5
arc: V01S0000 Q7
arc: V01S0100 F0
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C12:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H06W0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0501
arc: A3 E1_H02W0501
arc: A6 H02W0501
arc: A7 H00L0000
arc: B2 V02N0301
arc: B4 E1_H02W0301
arc: B5 H00R0000
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F4
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00B0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: N1_V02N0601 Q6
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 H01E0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A3 V02N0501
arc: A7 H02E0501
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 W1_H02E0101
arc: B4 E1_H02W0101
arc: B5 V02N0701
arc: B6 V02S0501
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F6
arc: S1_V02S0501 F5
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C14:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 V02S0401
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 H02E0601
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 W1_H02E0701
arc: A2 H02W0501
arc: A4 V02S0101
arc: A5 V00B0000
arc: B0 H02W0301
arc: B3 H00R0000
arc: B6 H02E0101
arc: B7 V02S0501
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: V01S0000 F6
arc: W1_H02W0101 F1
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C15:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 N1_V01S0100
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A2 H02W0701
arc: A4 H02W0501
arc: A7 E1_H02W0701
arc: B0 V00B0000
arc: B1 H02E0301
arc: B3 H02W0301
arc: B5 V02N0701
arc: B6 W1_H02E0301
arc: E1_H01E0001 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C16:PLC2
arc: E3_H06E0203 H01E0001
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02W0501
arc: A4 F7
arc: A5 H02W0501
arc: A6 F5
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: B6 V00T0000
arc: B7 V00B0000
arc: C4 H02E0401
arc: C5 S1_V02N0001
arc: C6 E1_H02W0601
arc: C7 F6
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D4 H02E0201
arc: D5 V02N0401
arc: D6 S1_V02N0401
arc: D7 V02S0601
arc: E1_H01E0001 Q4
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 F4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000010
word: SLICED.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0000000000100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C17:PLC2
arc: E3_H06E0003 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R16C18:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02N0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R16C19:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: B1 E1_H01W0100
arc: C0 E1_H02W0601
arc: C1 S1_V02N0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R16C20:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02N0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 H02E0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H01E0001
arc: A4 V00T0000
arc: B0 V02N0301
arc: C0 H00L0000
arc: C1 H02E0601
arc: C4 V02N0001
arc: CE0 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D4 V00B0000
arc: E1_H01E0001 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R16C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 V06S0003
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 E1_H02W0101
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 E1_H02W0501
arc: A3 V02S0701
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: A6 H00R0000
arc: A7 N1_V02S0101
arc: B0 E1_H02W0301
arc: B1 V00B0000
arc: B3 F1
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 N1_V02S0601
arc: C4 N1_V02S0001
arc: C5 H02W0601
arc: C6 V02S0001
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 F2
arc: D5 H02W0201
arc: D6 H00R0100
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q5
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: V01S0100 F1
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000001100010001
word: SLICEC.K0.INIT 0010000011111111
word: SLICEC.K1.INIT 0010111100001111
word: SLICED.K1.INIT 1010110000000000
word: SLICED.K0.INIT 1000101010101111
word: SLICEA.K0.INIT 1010101111111111
word: SLICEA.K1.INIT 0000011011101110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C22:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A3 N1_V02S0701
arc: A4 E1_H02W0701
arc: A5 V00T0100
arc: A7 N1_V01N0101
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 V02S0501
arc: B7 N1_V02S0701
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 N1_V01S0100
arc: C4 V02S0201
arc: C5 H01E0001
arc: C6 F4
arc: C7 N1_V02S0201
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 F0
arc: D3 F0
arc: D4 W1_H02E0001
arc: D5 H02W0201
arc: D7 N1_V02S0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M2 H02W0601
arc: M6 V00B0100
arc: N1_V01N0101 F4
arc: N3_V06N0103 F2
arc: S1_V02S0501 F5
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111111011000
word: SLICEC.K1.INIT 1110000001000000
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 0000010000010101
word: SLICEC.K0.INIT 0001001011111010
word: SLICEA.K0.INIT 0110111011101110
word: SLICEA.K1.INIT 0000100011101110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C23:PLC2
arc: E1_H02E0001 V02N0001
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: V00B0100 V02N0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A5 Q5
arc: A7 Q7
arc: B2 H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: V00B0000 Q6
arc: V01S0000 Q3
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C24:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: V01S0100 Q1
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C25:PLC2
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q5
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C26:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q7
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B2 H02W0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V01S0000 Q1
arc: V01S0100 Q5
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1010101010100000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C28:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q7
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C29:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q0
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 Q2
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1010101010100000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C30:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02N0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C31:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A4 V00T0000
arc: A5 F7
arc: A6 W1_H02E0701
arc: B1 Q1
arc: B5 E1_H02W0301
arc: B6 V02S0501
arc: B7 W1_H02E0301
arc: C4 V01N0101
arc: C5 H02W0601
arc: C6 F4
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 V01N0001
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0011111100000000
word: SLICEC.K1.INIT 1100010001010101
word: SLICEC.K0.INIT 0101000011110000
word: SLICED.K0.INIT 1000111100000011
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C32:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A2 V01N0101
arc: A4 S1_V02N0301
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 W1_H02E0501
arc: B0 H02W0101
arc: B2 V02N0301
arc: B3 V02S0101
arc: B4 W1_H02E0101
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 E1_H02W0401
arc: C2 V02S0601
arc: C3 F4
arc: C4 V00B0100
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 E1_H02W0601
arc: D0 H02E0001
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 V01N0001
arc: D7 S1_V02N0401
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: M0 V00T0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0701 F7
arc: W1_H02W0001 F0
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0011000011110000
word: SLICEC.K1.INIT 1000000011011101
word: SLICED.K1.INIT 1000000011110011
word: SLICEB.K0.INIT 1101010100000101
word: SLICED.K0.INIT 1000000011011101
word: SLICEA.K0.INIT 1111010011110000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C33:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A1 V02S0501
arc: A3 H00L0100
arc: A4 V02N0301
arc: A7 H02E0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 F3
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0401
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C7 H02E0601
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V00T0100
arc: D4 H02W0001
arc: D7 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
word: SLICEB.K1.INIT 0111000001110000
word: SLICEC.K0.INIT 1011001100000011
word: SLICEB.K0.INIT 0011111100000000
word: SLICED.K1.INIT 1000000011001111
word: SLICEA.K0.INIT 0111110011111100
word: SLICEA.K1.INIT 0100000011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C34:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A6 H00L0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B6 H02E0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C6 V00T0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 V00T0100
arc: D6 V02N0601
arc: E1_H01E0001 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0201 F2
arc: V01S0100 Q4
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 0111110011111100
word: SLICEB.K1.INIT 0100000011111100
word: SLICED.K0.INIT 0000111001101110
word: SLICEA.K0.INIT 0111110011111100
word: SLICEA.K1.INIT 0100000011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C35:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0100
arc: A2 H01E0001
arc: A3 V02S0701
arc: B1 N1_V02S0301
arc: B3 H02E0101
arc: C1 H02W0401
arc: C2 H00R0100
arc: C3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02W0201
arc: D2 H00R0000
arc: D3 V02S0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: LSR0 E1_H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0201 F0
arc: N3_V06N0103 Q2
arc: V01S0100 F3
word: SLICEB.K1.INIT 0101011101110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000101000101
word: SLICEB.K0.INIT 1010000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R16C36:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00T0000 H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 E1_H01W0100
arc: B7 V00B0100
arc: C0 W1_H02E0401
arc: C1 H02W0601
arc: C7 H02W0401
arc: CE0 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M1 H02W0001
arc: M3 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0000 F7
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C37:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02N0701
arc: A3 V00T0000
arc: A7 Q7
arc: B7 V02S0701
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C5 H02W0401
arc: C7 H01E0001
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D2 H02E0001
arc: D3 V00T0100
arc: D5 H02W0001
arc: D7 W1_H02E0201
arc: E1_H02E0101 Q1
arc: E1_H02E0701 F7
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: S3_V06S0303 F5
arc: V00T0100 Q1
arc: V01S0000 F2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111101001010000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R16C38:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 H02E0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A3 H02E0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H02E0101
arc: C0 H00L0000
arc: C1 V02S0401
arc: C2 E1_H02W0401
arc: C3 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: E1_H01E0001 F3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F0
word: SLICEA.K0.INIT 0111111111110000
word: SLICEA.K1.INIT 0111001100110000
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 1010101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R16C39:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 V06S0003
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A3 V02S0501
arc: A4 E1_H01W0000
arc: A6 H02W0501
arc: A7 E1_H01W0000
arc: B0 V02S0101
arc: B3 H00R0100
arc: B6 F3
arc: B7 V02S0501
arc: C0 V02S0601
arc: C3 S1_V02N0601
arc: C4 E1_H01E0101
arc: C6 F4
arc: C7 V00T0100
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1111010100000000
word: SLICEB.K1.INIT 1000110011001111
word: SLICED.K0.INIT 1111011111110011
word: SLICED.K1.INIT 0000000010000000
word: SLICEA.K0.INIT 0010000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 V02N0501
arc: H00L0000 H02W0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0401 H06W0203
arc: V00B0000 V02S0201
arc: V00T0100 V02N0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 H02W0501
arc: A2 V02S0701
arc: A4 N1_V02S0301
arc: A5 H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 V02S0301
arc: B3 E1_H01W0100
arc: B4 H00L0000
arc: B5 E1_H02W0101
arc: B7 F3
arc: C0 H02W0601
arc: C1 H02E0401
arc: C2 V02N0601
arc: C4 E1_H01E0101
arc: C5 F4
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 H02W0201
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q2
arc: N3_V06N0303 F5
arc: V00T0000 Q0
arc: V01S0100 F6
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 0000001000000000
word: SLICED.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICED.K1.INIT 1111000000111111
word: SLICEC.K0.INIT 0001000010110000
word: SLICEC.K1.INIT 0011000001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C41:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0701
arc: A1 H02W0501
arc: A3 V00B0000
arc: A5 Q5
arc: A6 F5
arc: B0 H02W0301
arc: B1 H02E0301
arc: B3 N1_V02S0301
arc: C1 E1_H02W0601
arc: C3 S1_V02N0601
arc: C6 H02W0601
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D3 H02W0001
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: E1_H01E0001 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: M2 V00T0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0101 F1
arc: V01S0000 F2
arc: W1_H02W0001 Q0
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111111111101110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000010000000000
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C42:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V02S0701
arc: A7 N1_V01N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B7 V01S0000
arc: C0 H02E0601
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00T0100
arc: D2 N1_V02S0001
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q2
arc: V01S0000 Q4
arc: V01S0100 F6
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 0000001000000000
word: SLICEB.K1.INIT 0000000010000000
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000001000
word: SLICEA.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C43:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 H06W0303
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A2 E1_H01E0001
arc: A3 E1_H02W0701
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q1
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0201 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R16C44:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H06W0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06W0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 F7
arc: A2 H02E0501
arc: A3 F5
arc: A4 V00B0000
arc: A5 E1_H01W0000
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B1 Q1
arc: B2 N1_V02S0101
arc: B3 Q3
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B7 V01S0000
arc: C0 F4
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D6 F0
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F6
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 H02W0401
arc: M5 H02E0001
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q5
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0100010000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1101110101010101
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1101110101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R16C45:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 H01E0101
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0501
arc: A2 F5
arc: A3 V02S0701
arc: A4 N1_V02S0301
arc: A5 S1_V02N0301
arc: A7 H00R0000
arc: B1 N1_V02S0301
arc: B3 V02N0301
arc: B5 S1_V02N0701
arc: B6 H02E0101
arc: B7 N1_V01S0000
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C2 V02S0601
arc: C3 E1_H02W0601
arc: C5 V02N0001
arc: C7 V02S0201
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V00B0100
arc: D4 F0
arc: D5 S1_V02N0401
arc: D6 V01N0001
arc: D7 N1_V02S0601
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 E1_H02W0201
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: S1_V02S0701 Q5
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0701 Q5
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0000000011000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111010101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R16C46:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0701
arc: A3 V02N0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: A7 E1_H02W0701
arc: B1 N1_V02S0301
arc: B2 H01W0100
arc: B3 W1_H02E0301
arc: B5 E1_H02W0301
arc: B7 H02E0101
arc: C1 H02E0401
arc: C2 E1_H02W0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: C7 H02W0601
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 V00T0100
arc: D4 W1_H02E0201
arc: D6 V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: V00T0100 Q3
arc: V01S0100 Q7
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1101110110001000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1100101011001010
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R16C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A4 V02S0301
arc: A5 H02W0701
arc: B0 E1_H02W0301
arc: B4 H00L0000
arc: B5 V02N0701
arc: C4 V02N0001
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D4 S1_V02N0401
arc: D5 E1_H02W0201
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0203 F4
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1101110101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R16C48:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02N0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: A1 V02S0501
arc: A2 H02E0701
arc: A4 H02W0701
arc: A5 N1_V01S0100
arc: B0 H02E0101
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 Q3
arc: B4 S1_V02N0701
arc: B6 V02N0701
arc: C0 H02E0601
arc: C1 V02S0401
arc: C2 H02W0601
arc: C3 E1_H02W0401
arc: C4 Q4
arc: C5 H02W0401
arc: C6 F4
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 V01S0100
arc: D4 E1_H02W0001
arc: D5 V02S0601
arc: D6 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F1
arc: N1_V02N0401 Q6
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: S3_V06S0003 F0
arc: V00T0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F5
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111111111110100
word: SLICEA.K1.INIT 1011010010000111
word: SLICEC.K1.INIT 0000000000000101
word: SLICED.K0.INIT 0011111100000000
word: SLICEC.K0.INIT 0000000100010001
word: SLICEB.K0.INIT 0000000100000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C49:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 E1_H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0401
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A2 V00T0000
arc: A3 V02N0501
arc: B0 H02E0101
arc: B2 V02S0101
arc: B3 H00R0100
arc: B5 H02E0101
arc: C0 E1_H01W0000
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D5 E1_H02W0201
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: V01S0000 Q0
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R16C50:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 W1_H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 Q4
arc: C5 F4
arc: C6 F4
arc: CE1 H02E0101
arc: CE2 V02S0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: E1_H01E0101 F5
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: S3_V06S0303 F6
arc: W1_H02W0101 F1
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0010000100100000
word: SLICEA.K1.INIT 0101110001011110
word: SLICEB.K0.INIT 0100001101010000
word: SLICEB.K1.INIT 0100000001110010
word: SLICED.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 1010111110101111
word: SLICEC.K0.INIT 1100001111000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C51:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 H01E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 H06E0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: V00T0100 H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H02W0701
arc: A0 S1_V02N0501
arc: A1 S1_V02N0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0701
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B3 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 S1_V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D5 V02N0601
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q7
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 H02W0601
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0303 F5
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000010100000
word: SLICEA.K1.INIT 0010100000111011
word: SLICEB.K0.INIT 0000010100000001
word: SLICEB.K1.INIT 0110011101110101
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R16C52:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 V02N0301
arc: A6 V02N0101
arc: B0 H00R0100
arc: B1 W1_H02E0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H02W0101
arc: B7 V02N0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0100
arc: C6 E1_H02W0601
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V02S0601
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F7
arc: V01S0100 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1110000011101110
word: SLICEA.K1.INIT 0000110011101100
word: SLICEB.K0.INIT 1110101010101110
word: SLICEB.K1.INIT 0110110000101101
word: SLICED.K0.INIT 0101111101010101
word: SLICED.K1.INIT 0011111100001111
word: SLICEC.K0.INIT 1110101011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C53:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A4 V02N0101
arc: A5 F7
arc: A6 W1_H02E0501
arc: A7 H00L0000
arc: B4 S1_V02N0501
arc: B5 N1_V01S0000
arc: B6 V02N0701
arc: B7 H02E0101
arc: C4 H01E0001
arc: C5 V02N0201
arc: C6 F4
arc: C7 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D4 V02N0401
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0101 F0
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00R0000
arc: M5 E1_H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: S3_V06S0003 F0
arc: V01S0000 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000010101010
word: SLICEC.K0.INIT 1001000000001001
word: SLICED.K0.INIT 1100000001000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000001000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C54:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 V02N0601
arc: A2 V00T0000
arc: A3 V00T0000
arc: A6 F7
arc: A7 S1_V02N0301
arc: B1 F3
arc: B2 S1_V02N0301
arc: B4 F3
arc: B5 S1_V02N0501
arc: B6 F3
arc: B7 V00T0000
arc: C0 F4
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00B0100
arc: C5 V00T0100
arc: C6 S1_V02N0201
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 V02N0401
arc: D6 F2
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: V00T0100 F3
arc: W1_H02W0001 F2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000010100000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 0000110000001100
word: SLICEC.K1.INIT 0011001100111111
word: SLICED.K1.INIT 0000000001000000
word: SLICEB.K0.INIT 0000100000000000
word: SLICED.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C55:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: A0 H01E0001
arc: A2 V02N0701
arc: A3 W1_H02E0501
arc: A4 H02E0701
arc: A6 S1_V02N0301
arc: B1 S1_V02N0301
arc: B4 S1_V02N0501
arc: C0 S1_V02N0601
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H01E0001
arc: C6 H01E0001
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D2 H02E0001
arc: D3 V00T0100
arc: D4 H02W0201
arc: E1_H01E0001 F6
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0601 F4
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C56:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 H06E0003
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: A6 E1_H02W0701
arc: B6 E1_H02W0101
arc: C0 H02E0601
arc: CE0 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K0.INIT 1111111110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R16C57:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0701 H06E0203
arc: V00B0100 S1_V02N0301
arc: A0 H02W0501
arc: A3 V02N0501
arc: A4 E1_H01W0000
arc: A7 W1_H02E0501
arc: B0 V01N0001
arc: B3 E1_H01W0100
arc: B4 H02E0301
arc: B7 F3
arc: C0 H02E0601
arc: C3 H02W0401
arc: C4 V02N0001
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D3 V02N0201
arc: D4 H02E0001
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0000 F4
arc: V01S0100 F7
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1011001111111111
word: SLICED.K1.INIT 0100110000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C58:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: C0 S1_V02N0401
arc: C1 V02N0401
arc: CE1 H00L0000
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 F0
arc: H00L0100 F1
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0000
arc: M3 H00R0100
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C59:PLC2
arc: S1_V02S0301 W3_H06E0003
arc: V00T0100 V02S0501
arc: A3 V02S0501
arc: A7 H00L0000
arc: B3 H00L0000
arc: B6 F3
arc: B7 N1_V01S0000
arc: C3 N1_V01S0100
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 H02E0001
arc: D6 V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0701 F7
arc: V00B0000 F6
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000000100000
word: SLICED.K0.INIT 1111111111001100
word: SLICED.K1.INIT 1111111110111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R16C60:PLC2
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001

.tile R16C7:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 E3_H06W0103

.tile R16C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0301
arc: A3 H02E0501
arc: A4 V02N0301
arc: A7 Q7
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: B2 H02E0301
arc: B3 Q3
arc: B4 V02S0501
arc: B7 V01S0000
arc: C0 H02E0601
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C4 H02W0601
arc: C7 H02W0601
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q1
arc: E1_H02E0201 F0
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: N1_V02N0601 F4
arc: V00B0000 Q4
arc: V01S0000 Q3
arc: V01S0100 F2
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02N0501
arc: A5 Q5
arc: A6 E1_H01W0000
arc: A7 V00T0100
arc: B1 E1_H01W0100
arc: B4 V01S0000
arc: B5 V01S0000
arc: B6 V01S0000
arc: B7 H02W0101
arc: C0 E1_H02W0401
arc: C1 V02N0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D4 H02W0201
arc: D6 H02W0001
arc: D7 H01W0000
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F6
arc: N1_V02N0701 F7
arc: V00T0000 F0
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1010110010101100
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C10:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06W0003
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR1 V00T0100
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C11:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 V02S0701
arc: C0 E1_H02W0601
arc: C1 H00L0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H01E0001
arc: M1 H02E0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V00T0000 F0
arc: V01S0000 Q6
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C12:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0701
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 Q5
arc: A6 W1_H02E0701
arc: B0 H02W0101
arc: B1 H01W0100
arc: B3 V02S0301
arc: B4 H01E0101
arc: B5 V01S0000
arc: B6 V02N0701
arc: C1 N1_V01S0100
arc: C3 H00L0100
arc: C4 V02S0201
arc: C5 H02W0401
arc: C6 E1_H02W0601
arc: CE0 H00R0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D3 H02W0001
arc: D4 F2
arc: D5 V00B0000
arc: D6 V02S0401
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 N1_V01N0001
arc: M5 H00R0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: V01S0000 Q1
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C13:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303

.tile R17C14:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0701 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 V01N0101
arc: A6 H00L0000
arc: B0 N1_V02S0301
arc: B1 S1_V02N0101
arc: B2 V02S0301
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0000
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 H02E0201
arc: D4 H01W0000
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: V00T0000 Q0
arc: V01S0100 Q2
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R17C15:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 H02E0401
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A2 V01N0101
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A5 V00B0000
arc: B2 H00L0000
arc: B3 H00R0000
arc: B4 H01E0101
arc: B5 V00B0100
arc: CE1 H02W0101
arc: CE2 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0701 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: V00B0100 Q5
arc: V01S0100 Q6
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C16:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02E0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A6 H02E0701
arc: B2 H02E0101
arc: C2 H00L0000
arc: C6 V02N0201
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D2 V02N0201
arc: D6 V00B0000
arc: E1_H01E0001 Q2
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1010111110100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R17C17:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0201
arc: H01W0100 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: W1_H02W0401 E3_H06W0203
arc: A0 E1_H01E0001
arc: A1 H00L0100
arc: A7 N1_V01N0101
arc: B2 E1_H02W0101
arc: B3 H02E0101
arc: C0 S1_V02N0601
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 V02N0601
arc: C4 V00T0100
arc: C5 E1_H01E0101
arc: C6 V00T0000
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R17C18:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0701 V06S0203
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A3 V00T0000
arc: B1 V00B0000
arc: B2 E1_H02W0101
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 V02S0601
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 H02E0201
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V00T0000 Q2
arc: W1_H02W0301 Q3
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R17C19:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 H00L0100
arc: A3 V00T0000
arc: B0 N1_V02S0101
arc: C0 N1_V01S0100
arc: C2 H02W0401
arc: C3 H00L0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: E1_H02E0201 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: V00T0000 Q0
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C20:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02N0501
arc: A3 V02N0701
arc: A5 V00T0000
arc: B0 V00B0000
arc: B2 V02N0101
arc: B3 S1_V02N0301
arc: B5 H02E0101
arc: C0 V02S0401
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 V02N0201
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 W1_H02E0001
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: E1_H01E0101 F4
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q4
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0401 F4
arc: N3_V06N0003 F3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F5
arc: S3_V06S0203 Q4
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1010100000001000
word: SLICEB.K1.INIT 1101000010000000
word: SLICEC.K0.INIT 1111000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R17C21:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0501
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A2 F7
arc: A3 V02S0501
arc: A4 E1_H02W0701
arc: A6 W1_H02E0501
arc: A7 N1_V02S0101
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 V02N0101
arc: B3 H02E0301
arc: B4 F3
arc: B6 V02N0501
arc: B7 H02E0301
arc: C0 S1_V02N0601
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 N1_V02S0601
arc: C4 V00B0100
arc: C6 V02N0201
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D6 V02N0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
arc: N3_V06N0103 Q2
word: SLICEA.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K0.INIT 1100101000000000
word: SLICEB.K1.INIT 1101000011110101
word: SLICEC.K0.INIT 1111111100110111
word: SLICED.K1.INIT 1101111100000101
word: SLICEB.K0.INIT 1111010111110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C22:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A4 F7
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: A7 H02W0501
arc: B0 V00T0000
arc: B2 S1_V02N0101
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 N1_V02S0701
arc: B7 V01S0000
arc: C0 H02W0401
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 N1_V02S0401
arc: D6 V00B0000
arc: D7 N1_V02S0601
arc: E1_H01E0101 F4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F6
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N3_V06N0203 Q4
arc: V00T0000 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1010110000000000
word: SLICEC.K0.INIT 1000001000000000
word: SLICED.K1.INIT 1000010000100001
word: SLICEB.K1.INIT 1111000000001111
word: SLICED.K0.INIT 1100101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C23:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V01N0101
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 H02W0301
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02W0701
arc: A2 V00B0000
arc: A3 V02S0501
arc: A4 V02S0301
arc: A7 V00T0100
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02N0301
arc: B4 V02N0701
arc: B7 V02S0701
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 H02E0601
arc: CE1 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V01S0000
arc: D3 E1_H02W0201
arc: D5 V01N0001
arc: D6 H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F0
arc: M0 E1_H02W0601
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N3_V06N0303 Q6
arc: S3_V06S0303 Q6
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 1011101110001000
word: SLICEA.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 0111000011110000
word: SLICEB.K0.INIT 1000110100001101
word: SLICED.K1.INIT 1110001000000000
word: SLICED.K0.INIT 1111000000001111
word: SLICEC.K0.INIT 1001100110011001
word: SLICEC.K1.INIT 1111000000001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R17C24:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 H01E0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0701
arc: A1 V02S0701
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: A7 H00L0000
arc: B0 N1_V02S0301
arc: B1 H02W0101
arc: B2 W1_H02E0301
arc: B3 E1_H01W0100
arc: B4 H02W0301
arc: B5 V02N0501
arc: B6 N1_V01S0000
arc: B7 V02S0501
arc: C0 V02N0601
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 F4
arc: C6 V00B0100
arc: C7 E1_H02W0401
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 F0
arc: D3 V00B0100
arc: D4 V01N0001
arc: D5 F2
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
arc: N1_V02N0701 F7
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
word: SLICEA.K1.INIT 1011001100000011
word: SLICED.K1.INIT 1000111100000101
word: SLICED.K0.INIT 1101000001010101
word: SLICEB.K1.INIT 1011001100000011
word: SLICEC.K0.INIT 1000010000000000
word: SLICEB.K0.INIT 1001000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1001000000001001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C25:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0301 W1_H02E0301
arc: V00B0100 V02S0101
arc: V00T0100 H02W0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A3 H02W0701
arc: A4 F7
arc: A6 E1_H02W0701
arc: A7 N1_V02S0101
arc: B0 H02E0101
arc: B1 E1_H02W0101
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: B4 F3
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 E1_H02W0401
arc: C3 W1_H02E0401
arc: C4 E1_H02W0601
arc: C5 V01N0101
arc: C6 V02N0001
arc: C7 H02W0601
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 N1_V02S0401
arc: D7 E1_H02W0201
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: N1_V02N0601 F6
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0011000011110000
word: SLICEC.K1.INIT 0011111100000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011001100
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0010000000000000
word: SLICED.K1.INIT 1000001001000001
word: SLICEB.K1.INIT 1000000000100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C26:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A1 E1_H02W0501
arc: A3 E1_H02W0701
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: A6 V02N0101
arc: B2 V02N0301
arc: B3 N1_V02S0301
arc: B4 V02S0501
arc: B5 E1_H02W0301
arc: B7 V02N0501
arc: C0 E1_H01W0000
arc: C1 V02N0601
arc: C2 E1_H01W0000
arc: C3 E1_H02W0401
arc: C4 H02E0401
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 S1_V02N0001
arc: D4 H02E0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0101 F6
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F2
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: N3_V06N0203 Q7
arc: V01S0100 F3
arc: W1_H02W0501 F5
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0011111100000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0100110001001100
word: SLICEA.K1.INIT 0000101010101010
word: SLICED.K0.INIT 0101111100000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0101111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R17C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02W0401
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A3 E1_H01E0001
arc: A4 V00T0000
arc: A5 E1_H02W0701
arc: A6 V00T0100
arc: A7 F5
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 V02S0101
arc: B4 N1_V02S0701
arc: B5 H02E0301
arc: B6 V02N0701
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C4 H02W0401
arc: C5 V02N0001
arc: C6 H02W0401
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0201
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 E1_H02W0001
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0101 F1
arc: V01S0000 F6
arc: V01S0100 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0000101010101010
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C28:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0701
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 F7
arc: A4 V00T0000
arc: A5 E1_H02W0501
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: B4 H02E0101
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 W1_H02E0301
arc: C0 N1_V02S0401
arc: C1 V02S0401
arc: C2 H02E0601
arc: C3 S1_V02N0601
arc: C4 V00T0100
arc: C5 H01E0001
arc: C6 H02W0401
arc: C7 W1_H02E0401
arc: D0 H02E0201
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: S1_V02S0601 F6
arc: V00T0000 F2
arc: V01S0100 F6
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0000101010101010
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1000001001000001
word: SLICEA.K0.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C29:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A2 V02N0501
arc: A3 N1_V02S0501
arc: A4 N1_V02S0301
arc: A5 W1_H02E0701
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 H02E0101
arc: B1 E1_H02W0301
arc: B2 H00R0100
arc: B3 W1_H02E0301
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: B7 N1_V02S0701
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 N1_V02S0001
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0201 F2
arc: N3_V06N0003 Q0
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000101010101010
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0011000011110000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100110101001101
word: SLICEA.K0.INIT 1111111101010111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C2:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 H01E0101

.tile R17C30:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0501
arc: A1 V02N0501
arc: A3 V02S0701
arc: A4 V02S0301
arc: A5 V02N0301
arc: B0 W1_H02E0101
arc: B1 E1_H02W0301
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B5 N1_V02S0701
arc: B6 F3
arc: C0 F4
arc: C1 W1_H02E0401
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 W1_H02E0401
arc: C6 V02N0001
arc: C7 V02S0001
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 V02S0601
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F6
arc: N3_V06N0103 Q2
arc: S1_V02S0701 F7
arc: W1_H02W0201 F2
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000110011001100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K1.INIT 1111000000001111
word: SLICEC.K0.INIT 1111011100010001
word: SLICEB.K0.INIT 1100110000110011
word: SLICEA.K0.INIT 1010111110111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C31:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H01E0001
arc: A2 E1_H02W0501
arc: A3 F5
arc: A4 V00T0100
arc: A5 V02N0101
arc: A6 E1_H02W0701
arc: A7 V02N0301
arc: B1 V02S0101
arc: B2 H00R0100
arc: B4 H00R0000
arc: B5 E1_H02W0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 F4
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 N1_V02S0601
arc: C4 S1_V02N0201
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D2 F0
arc: D3 H02E0201
arc: D4 E1_H02W0201
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0301 F3
arc: N3_V06N0103 Q2
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0000101010101010
word: SLICEC.K0.INIT 0001001011111010
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0001000100000101
word: SLICEB.K0.INIT 0100000011111111
word: SLICED.K0.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C32:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 F7
arc: A3 V02S0701
arc: A4 W1_H02E0501
arc: A5 H02W0701
arc: A6 F5
arc: A7 V02N0101
arc: B0 W1_H02E0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 H02W0301
arc: B4 H02W0301
arc: B5 W1_H02E0101
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 V01N0101
arc: C5 V00B0100
arc: C6 N1_V02S0001
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 V01S0100
arc: D3 S1_V02N0201
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F2
arc: N1_V02N0601 F4
arc: V01S0000 F6
arc: V01S0100 F3
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 0010101000101010
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000101010101010
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0011111100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0010001010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R17C33:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 H06W0003
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 E1_H01E0001
arc: A3 N1_V02S0501
arc: B0 S1_V02N0101
arc: B2 H02W0101
arc: B3 V02S0301
arc: C0 H02W0401
arc: C2 V02N0601
arc: C3 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 H02E0001
arc: D3 V01S0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0103 Q2
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1011000011110011
word: SLICEB.K0.INIT 1111010111110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C34:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06W0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 S1_V02N0501
arc: A2 H02W0501
arc: A3 V00B0000
arc: A6 H00L0000
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 V02N0101
arc: B3 Q3
arc: B6 V00T0000
arc: C1 N1_V01S0100
arc: C2 V02N0601
arc: C3 H02E0601
arc: C6 Q6
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 S1_V02N0001
arc: D2 N1_V02S0001
arc: D3 V02S0201
arc: D6 V00B0000
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 E1_H02W0301
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M5 V01S0000
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: S1_V02S0701 Q7
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1110001000000000
word: SLICEA.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C35:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 H02W0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 N1_V02S0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A3 V02N0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B3 H02E0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C3 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: LSR1 E1_H02W0301
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 Q3
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0111110011111100
word: SLICEA.K1.INIT 0100000011111100
word: SLICEB.K1.INIT 1011001110110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1

.tile R17C36:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A5 V02S0301
arc: B1 Q1
arc: B5 V00B0100
arc: C0 V02N0601
arc: C1 E1_H01W0000
arc: C5 E1_H01E0101
arc: CE0 V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02N0001
arc: D5 E1_H02W0201
arc: E1_H01E0101 Q1
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 V01S0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0100 Q5
arc: V01S0000 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C37:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H01E0001
arc: A6 H02E0701
arc: A7 N1_V01N0101
arc: B0 H01W0100
arc: B1 H01W0100
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C6 H02E0401
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1010110010101100
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C38:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A1 H01E0001
arc: A4 W1_H02E0501
arc: B2 V01N0001
arc: B3 H02E0101
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V02S0401
arc: E1_H01E0001 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0201 Q2
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1010111100001111
word: SLICEA.K1.INIT 1010000011111111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEC.K0.INIT 1111010101010101
word: SLICEB.K0.INIT 1100000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R17C39:PLC2
arc: E1_H02E0701 V02S0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02N0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: A2 W1_H02E0501
arc: C2 V02S0401
arc: CLK0 G_HPBX0100
arc: D2 H02E0201
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q2
word: SLICEB.K0.INIT 1010000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R17C40:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 H02E0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02N0501
arc: B0 H00R0100
arc: C0 H02W0601
arc: C4 W1_H02E0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D4 V00B0000
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C41:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02W0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 V06S0103
arc: A2 E1_H01E0001
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A5 Q5
arc: B0 V00T0000
arc: B2 V01N0001
arc: B3 Q3
arc: B4 S1_V02N0501
arc: B5 H01E0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H02E0501 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: V01S0100 Q2
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C42:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 W3_H06E0103
arc: A2 V02S0501
arc: A3 F5
arc: A5 H02W0701
arc: B2 V02S0301
arc: B5 V02N0701
arc: C2 N1_V01S0100
arc: C3 V02N0401
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D2 V02N0001
arc: D5 W1_H02E0201
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00T0100 F3
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111101011111010
word: SLICEB.K0.INIT 1111111111101111
word: SLICEC.K1.INIT 1111111111101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R17C43:PLC2
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 H02W0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A4 V00B0000
arc: B6 V00T0000
arc: C0 H02E0401
arc: C2 V02N0601
arc: C4 V02N0001
arc: C6 V02N0201
arc: CE0 H00L0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V00B0100
arc: D4 H00R0100
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 F2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N3_V06N0303 F6
arc: S3_V06S0103 F2
arc: V00T0000 Q2
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICED.K0.INIT 0000001100000011
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C44:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0103 N3_V06S0103
arc: A0 V02S0701
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0203 Q4
word: SLICEA.K0.INIT 1010111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C45:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: C0 W1_H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: A0 H02E0701
arc: A3 V00T0000
arc: A6 V00T0100
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 V02S0701
arc: C0 H02E0601
arc: C3 H02W0601
arc: C4 V00T0100
arc: C5 V00T0100
arc: C6 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D3 V02S0001
arc: D4 H02E0001
arc: D5 S1_V02N0401
arc: D6 V02S0601
arc: E1_H01E0101 Q0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: M2 E1_H02W0601
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F4
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111100010001000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1010111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R17C47:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02S0601
arc: A1 S1_V02N0501
arc: A2 V01N0101
arc: B1 V01N0001
arc: C1 V02S0601
arc: C2 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 V02S0201
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V01S0000 F0
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1010111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R17C48:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02S0701
arc: A1 F7
arc: A3 V00T0000
arc: A5 E1_H02W0501
arc: A7 F5
arc: B1 S1_V02N0101
arc: B2 F3
arc: B3 V02S0301
arc: B5 S1_V02N0501
arc: B7 H02W0301
arc: C0 V02S0601
arc: C1 H02E0401
arc: C2 N1_V02S0401
arc: C3 E1_H02W0401
arc: C5 W1_H02E0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 H02E0001
arc: D5 H02E0001
arc: D7 H01W0000
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1101110100001101
word: SLICEC.K1.INIT 1000101011001111
word: SLICED.K1.INIT 1000001000000000
word: SLICEB.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C49:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 W1_H02E0501
arc: A5 Q5
arc: A6 V02N0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0301
arc: B5 V02N0501
arc: B6 N1_V01S0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C4 V00T0100
arc: C5 E1_H02W0601
arc: C6 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 H02W0001
arc: D4 V01N0001
arc: D5 W1_H02E0201
arc: D6 H02E0201
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V02N0701 F5
arc: W1_H02W0101 F1
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000010011
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0001000011101101
word: SLICEA.K1.INIT 0010000100000011
word: SLICEB.K0.INIT 0000001100101110
word: SLICEB.K1.INIT 0011110111011100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C50:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 V02N0501
arc: A2 S1_V02N0701
arc: A3 H00L0100
arc: A4 F5
arc: A5 V00T0000
arc: A6 H00R0000
arc: B0 W1_H02E0301
arc: B1 H00R0100
arc: B2 W1_H02E0301
arc: B4 F3
arc: B5 V02S0501
arc: B6 V02N0501
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 E1_H02W0401
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 S1_V02N0201
arc: C6 V01N0101
arc: CE0 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D2 V01S0100
arc: D3 F2
arc: D4 H01W0000
arc: D5 V00B0000
arc: D6 W1_H02E0001
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q6
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q4
arc: S1_V02S0401 F4
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 1111010100110001
word: SLICEB.K1.INIT 1010010100000000
word: SLICEC.K1.INIT 1101110100001101
word: SLICEC.K0.INIT 1000000000001000
word: SLICED.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C51:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 V02N0601
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A2 H02W0701
arc: A3 V01N0101
arc: A4 V00T0000
arc: B0 V01N0001
arc: B2 S1_V02N0301
arc: B3 H00R0100
arc: B4 W1_H02E0101
arc: C0 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q0
arc: V01S0000 Q3
arc: V01S0100 Q4
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C52:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 E1_H02W0501
arc: A4 H02E0501
arc: A5 W1_H02E0701
arc: B0 V02S0101
arc: B2 H02E0101
arc: B6 N1_V02S0701
arc: B7 V02S0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 E1_H02W0601
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0601 Q6
arc: S1_V02S0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C53:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00T0100 V02N0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 N1_V01S0000
arc: A1 N1_V02S0501
arc: A2 W1_H02E0701
arc: A6 H00L0000
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B6 W1_H02E0301
arc: B7 H02W0301
arc: C6 S1_V02N0201
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D6 F2
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H02E0001
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0501 Q5
arc: N1_V02N0701 F7
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1000001001000001
word: SLICED.K1.INIT 1000001001000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C54:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 W1_H02E0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: A0 H01E0001
arc: A1 H02E0701
arc: A2 V00B0000
arc: A3 H02E0501
arc: A5 W1_H02E0701
arc: A6 V00T0100
arc: B0 V02N0101
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00R0000
arc: B5 H02E0101
arc: B6 V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 W1_H02E0401
arc: C5 V00T0000
arc: C6 H01E0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 E1_H02W0001
arc: D5 V02N0601
arc: D6 H02E0201
arc: E1_H01E0101 Q2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
word: SLICED.K0.INIT 1000001001000001
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEB.K1.INIT 1111100010001000
word: SLICEC.K1.INIT 1011101000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R17C55:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 V01N0101
arc: A0 V02N0701
arc: A1 V02N0701
arc: A4 E1_H02W0701
arc: A6 F7
arc: A7 H02E0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B4 W1_H02E0301
arc: B6 H02E0101
arc: B7 H01E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C4 H02W0401
arc: C6 F4
arc: C7 V02N0001
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D4 H01W0000
arc: D6 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 V00T0100
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000010000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICED.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 0110000000000110
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C56:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 S1_V02N0401
arc: A1 H00L0100
arc: A2 V00B0000
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A7 H00R0000
arc: B1 H02W0301
arc: B2 V02N0101
arc: B4 H02W0301
arc: B5 H02W0301
arc: B7 H02W0101
arc: C0 H02E0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C4 H02W0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 F2
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100110010001100
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1011111011001110
word: SLICEC.K1.INIT 0111011111111111
word: SLICEC.K0.INIT 0111011111110000
word: SLICEA.K1.INIT 1111100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C57:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 V06S0203
arc: A0 S1_V02N0701
arc: A1 V02S0701
arc: A2 S1_V02N0701
arc: A3 V02N0501
arc: A4 V02N0101
arc: A7 H02W0701
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: B5 F3
arc: B6 W1_H02E0301
arc: B7 V02N0501
arc: C1 F4
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C6 F4
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02W0001
arc: D3 V02N0201
arc: D4 F0
arc: D5 F2
arc: D7 F2
arc: E1_H01E0001 F5
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR0 W1_H02E0501
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 F7
arc: W1_H02W0301 F3
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1100000011000000
word: SLICEB.K0.INIT 0001000100010001
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C58:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0301
arc: W1_H02W0701 V01N0101
arc: A0 H00L0100
arc: B1 V02S0301
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 V00B0000
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: N1_V02N0501 Q7
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000111110101010
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C59:PLC2
arc: N1_V02N0401 H02E0401
arc: W1_H02W0201 S1_V02N0201

.tile R17C6:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R17C7:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0203 N3_V06S0203

.tile R17C8:PLC2
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: V00T0100 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: A2 H00L0100
arc: B3 Q3
arc: C2 V02N0601
arc: C3 H00L0100
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: E3_H06E0203 Q7
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H01W0000 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C9:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: V00T0000 V02N0401
arc: W1_H02W0401 E1_H02W0101
arc: A2 E1_H01E0001
arc: A3 V02N0701
arc: A4 V00B0000
arc: A5 V00T0000
arc: B0 V01N0001
arc: B2 V02N0101
arc: B3 Q3
arc: B4 V02N0501
arc: B5 V00B0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0100 Q6
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C10:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: A1 V01N0101
arc: B0 V01N0001
arc: C2 H00L0000
arc: C5 H02E0401
arc: C6 V02N0001
arc: C7 H01E0001
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: S1_V02S0701 Q7
arc: V01S0000 Q2
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C11:PLC2
arc: E1_H02E0301 H01E0101
arc: H00L0000 H02E0001
arc: H00R0000 E1_H02W0601
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0301 S3_V06N0003
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 H01E0001
arc: A2 E1_H01E0001
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: B2 W1_H02E0101
arc: B3 Q3
arc: B4 H00L0000
arc: B5 H02E0101
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q6
arc: V00B0000 Q4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C12:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H06W0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W3_H06W0103 E1_H01W0100
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R18C13:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E3_H06W0203
arc: A2 V02S0501
arc: A3 V01N0101
arc: A4 H02E0501
arc: A5 Q5
arc: B0 V01N0001
arc: B2 H00L0000
arc: B3 Q3
arc: B4 V01S0000
arc: B5 W1_H02E0301
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C14:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E3_H06E0303 N1_V01S0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: B2 E1_H02W0101
arc: C2 E1_H02W0401
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: F2 F2_SLICE
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R18C15:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 V02S0401
arc: N1_V02N0001 E3_H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H01W0000
arc: V00T0100 V02N0501
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 H02W0701
arc: B0 H02E0301
arc: B2 E1_H01W0100
arc: B3 V01N0001
arc: B4 V02N0701
arc: B5 V00B0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V00T0000 Q2
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C16:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: A2 H01E0001
arc: B3 H02E0301
arc: C2 H02E0401
arc: C3 H00L0000
arc: C6 V02S0001
arc: C7 V01N0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H02E0001
arc: D3 H02E0001
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: MUXCLK1 CLK0
arc: W1_H02W0701 F7
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R18C17:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: N1_V02N0601 H06E0303
arc: V00T0000 V02N0401
arc: W1_H02W0301 V06S0003
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00R0000
arc: A2 W1_H02E0701
arc: A3 V02S0701
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: B2 H01W0100
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B5 V00B0100
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0601 Q6
arc: V00B0000 Q4
arc: V00B0100 Q5
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C18:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N3_V06S0203
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06W0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 E3_H06W0303
arc: A3 H02E0501
arc: B4 H02E0301
arc: C3 H02E0601
arc: C4 H01E0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: E1_H02E0101 Q3
arc: E3_H06E0203 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R18C19:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 V01N0001
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H01E0001
arc: B0 H01W0100
arc: B1 E1_H02W0301
arc: B3 W1_H02E0101
arc: C0 E1_H02W0601
arc: C3 H00L0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D3 H02E0201
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1100110010101010
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R18C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N3_V06S0303
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H02E0401
arc: A0 H02E0501
arc: A1 H00L0000
arc: A5 E1_H02W0701
arc: A6 V02N0101
arc: B0 W1_H02E0301
arc: B1 V01N0001
arc: B5 W1_H02E0101
arc: B6 H02E0101
arc: C1 H02E0401
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D5 V02N0601
arc: D6 H01W0000
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1010100000001000
word: SLICEA.K1.INIT 1100000010100000
word: SLICED.K0.INIT 1010000011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C21:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A2 V00T0000
arc: A4 V02N0301
arc: B0 V02S0301
arc: B2 H02W0301
arc: B4 W1_H02E0301
arc: C0 V02N0401
arc: C2 H02E0401
arc: C4 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 E1_H02W0201
arc: D4 V00B0000
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
word: SLICEC.K0.INIT 1010110000000000
word: SLICEB.K0.INIT 1010110000000000
word: SLICEA.K0.INIT 1100110111001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R18C22:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 S1_V02N0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0501
arc: A3 V00T0000
arc: A4 S1_V02N0301
arc: A6 E1_H02W0701
arc: B0 W1_H02E0101
arc: B3 H02W0301
arc: B4 H02E0301
arc: B6 V00B0000
arc: C0 V02N0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0401
arc: C6 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 H02E0201
arc: D4 H02W0201
arc: D6 H02W0201
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N3_V06N0003 F3
arc: V00T0000 Q0
word: SLICED.K0.INIT 1100101000000000
word: SLICEC.K0.INIT 1010110000000000
word: SLICEB.K1.INIT 1000110010000000
word: SLICEA.K0.INIT 0011001100110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C23:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 H02E0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0401 H06W0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02N0501
arc: A4 V00T0100
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B4 H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 H02W0601
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 V02N0001
arc: D4 F2
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: M0 E1_H02W0601
arc: S3_V06S0003 F0
arc: V00T0100 F3
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 1000001000000000
word: SLICEB.K0.INIT 1001000000001001
word: SLICEB.K1.INIT 1111000000001111
word: SLICEA.K0.INIT 1010100011111111
word: SLICEA.K1.INIT 0000000001010111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C24:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02W0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A1 H00L0100
arc: A3 H02E0501
arc: B0 H02W0101
arc: B1 H02E0101
arc: B3 W1_H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 V02S0401
arc: D0 H02E0201
arc: D1 H02E0201
arc: D3 N1_V01S0000
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: M0 V00B0000
arc: N1_V01N0001 F3
arc: S1_V02S0001 F0
word: SLICEB.K1.INIT 1001000000001001
word: SLICEA.K0.INIT 1100100011111111
word: SLICEA.K1.INIT 0000000001010111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C25:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A5 Q5
arc: A6 V02N0101
arc: A7 Q7
arc: B0 V00B0000
arc: B2 E1_H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: V01S0000 Q3
arc: V01S0100 Q6
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C26:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q6
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q7
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C27:PLC2
arc: E1_H02E0301 V02S0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0501 Q5
arc: N3_V06N0103 Q1
arc: V00B0000 Q6
arc: V00T0000 Q2
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C28:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q3
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C29:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q3
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C30:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q1
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C31:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B6 V01S0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C32:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H02W0601
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q7
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A4 V00T0000
arc: A5 H02W0501
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 H01W0100
arc: B1 Q1
arc: B4 H02E0101
arc: B5 H01E0101
arc: B6 E1_H02W0101
arc: B7 H02E0101
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D4 S1_V02N0401
arc: D5 H02E0001
arc: D6 H00L0100
arc: D7 H01W0000
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0401 F6
arc: N1_V02N0701 F5
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1011000010000000
word: SLICEC.K0.INIT 1010100000100000
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C34:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A7 W1_H02E0701
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C1 N1_V01S0100
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0001
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F7
arc: N1_V02N0301 Q1
arc: V01S0100 F0
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 1110001000000000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C35:PLC2
arc: E1_H02E0501 V02S0501
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E3_H06W0203
arc: A0 H00R0000
arc: A2 E1_H02W0501
arc: A4 V02S0301
arc: A5 V00B0000
arc: B0 N1_V02S0301
arc: B2 S1_V02N0101
arc: B5 W1_H02E0301
arc: C2 H02E0401
arc: C4 V02N0201
arc: C5 H02E0401
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V02S0001
arc: D4 H02E0201
arc: D5 H01W0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F2
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 1100110010101010
word: SLICEC.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1100101000000000
word: SLICEC.K1.INIT 1000101010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C36:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 N1_V02S0601
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00T0000
arc: B2 V02N0101
arc: B5 H00L0000
arc: C5 V00T0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02S0001
arc: D5 V02N0401
arc: E1_H01E0001 Q5
arc: E1_H02E0001 Q2
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
word: SLICEB.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 1111110000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R18C37:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0501 E1_H02W0401
arc: A0 H02W0701
arc: A7 Q7
arc: B0 H02E0101
arc: B1 V02N0301
arc: B2 H01W0100
arc: B3 Q3
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 H01E0001
arc: C7 V00T0100
arc: CE1 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q1
arc: S1_V02S0501 F5
arc: V00T0100 Q3
arc: V01S0000 F2
arc: V01S0100 F0
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1101100011011000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C38:PLC2
arc: E1_H02E0301 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: A1 E1_H01E0001
arc: A4 N1_V01N0101
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B4 W1_H02E0301
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: C4 N1_V02S0201
arc: CE0 H00L0000
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 V02N0401
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q6
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 V01S0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q7
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1100101011001010
word: SLICEA.K1.INIT 1010110010101100
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C39:PLC2
arc: E1_H02E0601 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 H02E0301
arc: V00B0000 V02N0201
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: B0 V02N0301
arc: B4 V02N0701
arc: B5 H00R0000
arc: C0 E1_H02W0401
arc: C4 V02N0201
arc: C5 S1_V02N0201
arc: CE0 W1_H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D4 S1_V02N0401
arc: D5 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R18C3:PLC2
arc: W1_H02W0201 N3_V06S0103

.tile R18C40:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A4 V00B0000
arc: B0 V02N0101
arc: B1 E1_H01W0100
arc: B5 N1_V01S0000
arc: C2 V02S0401
arc: C3 N1_V01N0001
arc: C4 H02E0601
arc: C5 H01E0001
arc: C6 H02E0401
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 H01E0101
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1101110110001000
word: SLICEA.K0.INIT 1110111001000100
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R18C41:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0501 H02W0501
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0701
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 Q5
arc: B2 V02N0301
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 H01E0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V00T0000 Q2
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C42:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 V02S0501
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V02S0501
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A2 H01E0001
arc: B2 S1_V02N0301
arc: B4 H02E0101
arc: C4 E1_H02W0601
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D2 H02E0001
arc: D4 H02E0001
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R18C43:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: W1_H02W0301 V02N0301
arc: A0 H00L0000
arc: A2 V00B0000
arc: B0 H02E0101
arc: B2 H02E0101
arc: C0 W1_H02E0601
arc: C2 W1_H02E0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: W1_H02W0001 Q2
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C44:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0501
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0001
arc: W1_H02W0601 V01N0001
arc: A0 H00L0000
arc: A1 H00L0000
arc: A6 V02N0301
arc: B0 V02N0101
arc: B1 H02E0101
arc: B6 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: M2 V00B0000
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q1
arc: V01S0000 Q1
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1110010001000100
word: SLICED.K0.INIT 1010110000001100
word: SLICEA.K1.INIT 1110010001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C45:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: H00L0000 V02N0201
arc: H00R0100 H02E0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W3_H06W0103 E3_H06W0103
arc: A0 H01E0001
arc: A2 H02E0501
arc: B0 E1_H01W0100
arc: C0 H00L0000
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 N1_V01S0000
arc: E1_H01E0101 Q0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V01S0100 F2
word: SLICEB.K0.INIT 1010111111111111
word: SLICEA.K0.INIT 1100101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R18C46:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 H02E0201
arc: W1_H02W0101 H01E0101
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: B3 H00L0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0001
arc: D2 W1_H02E0201
arc: D3 V01S0100
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0301 F3
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q2
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0101000000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICEA.K1.INIT 0000010100000000
word: SLICEB.K0.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C47:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0601
arc: A7 H00R0000
arc: B0 V02S0301
arc: B7 W1_H02E0101
arc: C7 V02N0001
arc: CE0 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 E1_H02W0401
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q6
arc: N1_V02N0501 F7
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R18C48:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V01N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A3 E1_H02W0701
arc: A4 H02W0701
arc: B0 H00R0100
arc: B1 H02W0301
arc: B3 W1_H02E0101
arc: B4 V00B0100
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H00R0000
arc: D3 V00B0100
arc: D4 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: V01S0000 Q0
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 1111100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C49:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: CLK0 G_HPBX0100
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: M2 W1_H02E0601
arc: M5 H02E0001
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0501 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C50:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: A3 V02S0701
arc: A4 V00T0000
arc: A5 W1_H02E0701
arc: A7 H00L0000
arc: B0 V02S0301
arc: B2 V02N0301
arc: B6 V02N0701
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F3
arc: N1_V02N0001 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V01S0100 F7
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C51:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: W3_H06W0103 E3_H06W0103
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B2 H00L0000
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 V00T0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F0
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR1 W1_H02E0501
arc: M0 E1_H02W0601
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: V01S0000 Q6
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C52:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 H01E0101
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 V01N0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0601
arc: A1 W1_H02E0501
arc: A2 E1_H02W0501
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 E1_H02W0701
arc: B0 H02E0101
arc: B3 S1_V02N0301
arc: B4 W1_H02E0101
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: V01S0000 F1
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C53:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: V00B0000 H02W0401
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 V01N0101
arc: A4 V00T0000
arc: A7 H00L0000
arc: B1 V02S0301
arc: B2 V02N0301
arc: B3 H00R0000
arc: B5 H02E0101
arc: B6 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0701 F7
arc: V01S0100 F1
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C54:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 V02N0201
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N1_V01S0100
arc: A3 H00L0100
arc: A5 Q5
arc: A7 F5
arc: B3 V02S0301
arc: C3 E1_H01W0000
arc: C5 V00T0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D3 V01S0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F3
arc: H01W0100 Q4
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H00R0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: N1_V02N0501 F7
arc: V00T0100 Q3
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q6
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 0000010100000101
word: SLICEB.K1.INIT 1111111101111111
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C55:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V06S0203
arc: A0 H00L0100
arc: A1 F5
arc: A2 V00T0000
arc: A3 F7
arc: A4 V02N0301
arc: A6 H02E0501
arc: A7 V02N0101
arc: B0 V02S0101
arc: B2 H00R0000
arc: B3 H02E0301
arc: B5 H01E0101
arc: B6 V00B0000
arc: B7 H01E0101
arc: C0 H02W0601
arc: C1 F4
arc: C2 H02W0601
arc: C3 H00R0100
arc: C5 V00T0100
arc: C6 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 V02S0001
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q2
arc: N1_V02N0301 F3
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V01S0000 F6
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000000001010101
word: SLICED.K0.INIT 1111111101111111
word: SLICED.K1.INIT 0001000100000000
word: SLICEB.K1.INIT 0000100000000000
word: SLICEC.K1.INIT 0000000000110000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R18C56:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H02E0601
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 W3_H06E0303
arc: A0 N1_V02S0501
arc: A1 F7
arc: A2 N1_V02S0501
arc: A4 H02W0501
arc: A6 H02E0501
arc: A7 V02N0301
arc: B0 S1_V02N0301
arc: B2 E1_H01W0100
arc: B4 S1_V02N0701
arc: B6 V02N0701
arc: B7 V00B0000
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 S1_V02N0401
arc: C4 S1_V02N0001
arc: C6 V01N0101
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0201
arc: D2 V00B0100
arc: D4 H02W0201
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0601 F6
arc: V00B0000 F4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1101111111111111
word: SLICEC.K0.INIT 1101000011011101
word: SLICEB.K0.INIT 1111111000001110
word: SLICED.K1.INIT 0100110011001100
word: SLICEA.K1.INIT 1111010111111111
word: SLICEA.K0.INIT 1111001110110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R18C57:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H01E0101
arc: V00T0000 H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E1_H01W0000
arc: A3 H02E0701
arc: B3 V01N0001
arc: B5 W1_H02E0101
arc: C0 V02N0401
arc: C3 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D3 H02E0001
arc: D5 H00R0100
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F2
arc: LSR0 W1_H02E0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0501 F5
arc: W1_H02W0001 F2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C58:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: W1_H02W0101 W3_H06E0103
arc: A2 V00T0000
arc: B2 H01W0100
arc: C2 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D2 V01S0100
arc: F2 F5B_SLICE
arc: H01W0100 Q4
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F2
arc: V00T0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C59:PLC2
arc: W1_H02W0301 N1_V02S0301

.tile R18C60:PLC2
arc: W1_H02W0401 W3_H06E0203

.tile R18C8:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: H00R0000 V02S0401
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H06W0303
arc: A0 V02N0701
arc: A4 V02N0101
arc: B0 V00B0000
arc: B4 E1_H02W0301
arc: C0 V02N0401
arc: C4 V02N0201
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D4 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V00B0000 Q4
word: SLICEA.K0.INIT 1010110000001100
word: SLICEC.K0.INIT 1101010110000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C9:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: H00R0000 H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0103 N3_V06S0003
arc: A0 E1_H01E0001
arc: A1 V02N0701
arc: A2 H00L0100
arc: A3 H01E0001
arc: B0 H02W0301
arc: B1 V00T0000
arc: B2 H02W0301
arc: B3 H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 H02E0601
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02W0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0100 Q0
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100101000001010
word: SLICEA.K1.INIT 1010110000001100
word: SLICEB.K0.INIT 1100101000001010
word: SLICEB.K1.INIT 1100101000001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C10:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 S1_V02N0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 E3_H06W0003
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 H02E0701
arc: A5 V00T0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 S1_V02N0201
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 Q2
word: SLICEC.K1.INIT 1010000010100000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000010101010
word: SLICEA.K0.INIT 1101010110000000
word: SLICEB.K0.INIT 1101010110000000
word: SLICEB.K1.INIT 1100000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C11:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02S0401
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0701 E1_H02W0601
arc: A0 H02E0701
arc: A2 V00T0000
arc: A3 H01E0001
arc: A4 V00B0000
arc: A5 Q5
arc: B2 H00R0000
arc: B3 Q3
arc: B4 V02N0701
arc: B5 H01E0101
arc: CE1 N1_V02S0201
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0100 Q5
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C12:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0303 V06S0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H06W0103
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 H02W0401
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: A7 Q7
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B7 E1_H02W0101
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C7 V00B0100
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: D3 V01S0100
arc: D4 E1_H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1011101110001011
word: SLICEB.K0.INIT 0000000000111111
word: SLICEB.K1.INIT 0000000000010101
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C13:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: A0 H02W0701
arc: A2 V00B0000
arc: A4 S1_V02N0301
arc: A6 N1_V02S0101
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 H02W0101
arc: B3 N1_V02S0101
arc: B4 H00L0000
arc: C0 W1_H02E0601
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: C4 V00B0100
arc: CE0 H02E0101
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 F2
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 H02E0201
arc: D6 H01W0000
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: S1_V02S0101 F1
arc: V01S0000 F1
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1011100000110000
word: SLICEC.K0.INIT 1101010110000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1100000011001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C14:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00R0000 H02W0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 S1_V02N0701
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R19C15:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 N1_V02S0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0103 E3_H06W0003
arc: A6 E1_H01W0000
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: C0 V02S0601
arc: C1 V02N0601
arc: C7 V00T0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0701 F7
arc: V00T0100 Q1
arc: V01S0000 Q0
word: SLICED.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111111001100
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C16:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 E1_H01W0000
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A3 V00T0000
arc: A5 N1_V02S0301
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B2 N1_V02S0301
arc: B3 V02N0101
arc: C0 H00L0100
arc: C1 H02W0601
arc: C2 V02N0401
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 N1_V02S0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D5 W1_H02E0201
arc: D6 W1_H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q3
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q0
arc: V00T0000 Q2
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R19C17:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: V00B0000 H02W0401
arc: W1_H02W0601 V06S0303
arc: A0 N1_V02S0501
arc: A2 V00T0000
arc: A3 H02E0701
arc: A4 N1_V01N0101
arc: A5 Q5
arc: B2 H00R0000
arc: B3 Q3
arc: B4 H01E0101
arc: B5 H02W0301
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H02E0601 Q4
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: V00T0000 Q2
arc: V01S0100 Q5
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C18:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 H02W0401
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02E0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: B2 H02E0101
arc: B3 W1_H02E0301
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: C2 W1_H02E0401
arc: C4 H01E0001
arc: C5 H02E0401
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 V00T0100
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 V00B0000
arc: E1_H02E0001 Q2
arc: E1_H02E0601 Q4
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: W1_H02W0301 F3
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111110000110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R19C19:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H02E0301
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: B5 S1_V02N0501
arc: C5 S1_V02N0201
arc: D5 S1_V02N0401
arc: E1_H02E0501 F5
arc: F5 F5_SLICE
word: SLICEC.K1.INIT 0000001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R19C20:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V01N0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 E1_H02W0001
arc: V00B0000 W1_H02E0601
arc: A0 E1_H02W0501
arc: A1 H02W0501
arc: A3 V02N0501
arc: A4 H02E0501
arc: A5 H02W0501
arc: A6 H00R0000
arc: A7 N1_V01N0101
arc: B0 E1_H01W0100
arc: B1 V02N0301
arc: B2 H02E0101
arc: B3 E1_H02W0301
arc: B4 S1_V02N0701
arc: B5 V02N0701
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 H02W0401
arc: C2 H02E0401
arc: C3 H02W0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02W0401
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F2
arc: D2 H02E0201
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
word: SLICEA.K1.INIT 0000000111111011
word: SLICED.K1.INIT 1010110000000000
word: SLICED.K0.INIT 0011001000110111
word: SLICEC.K1.INIT 0000000111111011
word: SLICEB.K0.INIT 1100001100001111
word: SLICEA.K0.INIT 0000111000011111
word: SLICEB.K1.INIT 0101010101010011
word: SLICEC.K0.INIT 0101010101010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R19C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 S1_V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0303 H01E0101
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 H02W0501
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0701
arc: A1 H02W0501
arc: A2 H02E0501
arc: A7 H00L0000
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V00B0100
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q1
word: SLICED.K1.INIT 1010110000000000
word: SLICEA.K0.INIT 0101010101000111
word: SLICEA.K1.INIT 0000000111101111
word: SLICEB.K0.INIT 0101010101000111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R19C22:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 H01E0001
arc: S1_V02S0401 H02E0401
arc: V00B0000 H02E0601
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02S0501
arc: B0 V00B0000
arc: B1 V02N0101
arc: C0 V02N0401
arc: C1 H02E0601
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: M0 V00T0000
word: SLICEA.K0.INIT 1001010101010101
word: SLICEA.K1.INIT 1100001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C23:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H01E0101
arc: W1_H02W0401 V02S0401
arc: W3_H06W0303 N3_V06S0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 H01E0001
arc: A3 V01N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B3 E1_H01W0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 V02S0401
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0001
arc: D3 S1_V02N0201
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: N3_V06N0003 F3
arc: S3_V06S0003 F0
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1010110000000000
word: SLICEA.K0.INIT 1111110101010101
word: SLICEA.K1.INIT 0000000101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C24:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 V02S0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0301
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 E1_H02W0701
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 V02S0101
arc: B0 H02W0101
arc: B1 E1_H02W0301
arc: B2 H02W0101
arc: B3 E1_H02W0301
arc: B4 H02W0101
arc: B5 E1_H02W0301
arc: B7 N1_V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 H02E0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: D7 W1_H02E0001
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M4 V00B0100
arc: S1_V02S0601 F4
arc: V01S0000 F0
arc: V01S0100 F2
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0011001100000000
word: SLICEA.K0.INIT 1100100011111111
word: SLICEA.K1.INIT 0000000001010111
word: SLICEC.K0.INIT 1100100011111111
word: SLICEC.K1.INIT 0000000001010111
word: SLICEB.K0.INIT 1100100011111111
word: SLICEB.K1.INIT 0000000001010111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C25:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H02W0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0601 E1_H01W0000
arc: A0 V02N0701
arc: A6 V02N0301
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B4 W1_H02E0101
arc: B5 V02S0701
arc: B7 H02E0101
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0001 F7
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C26:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: A1 V02S0701
arc: B0 V02N0301
arc: B2 S1_V02N0101
arc: B3 V02S0101
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: B6 H02W0301
arc: B7 V00B0000
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: S1_V02S0301 F1
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F3
arc: W1_H02W0201 F2
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C27:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02W0001
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 N1_V02S0701
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 S1_V02N0301
arc: B0 H02E0301
arc: B1 V00B0000
arc: B2 H00R0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V01S0000 F1
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0101010101010000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C28:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A5 N1_V02S0301
arc: A6 H02E0701
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 E1_H02W0301
arc: B4 H02E0301
arc: B7 V00T0000
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: S1_V02S0701 F7
arc: V01S0000 F2
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C29:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 V01N0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0601 E1_H02W0301
arc: A0 H00R0000
arc: A4 E1_H02W0501
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 V02S0301
arc: B1 V00B0000
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 S1_V02N0701
arc: B7 V00B0100
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V02S0201
arc: C7 V02S0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: M4 V00T0000
arc: M6 W1_H02E0401
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
word: SLICEA.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111101100110011
word: SLICEC.K1.INIT 0000000100110011
word: SLICED.K0.INIT 1111101100110011
word: SLICED.K1.INIT 0000000101010101
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C30:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02W0501
arc: A1 H02E0501
arc: A2 H02W0501
arc: A3 H02E0501
arc: A4 V02N0101
arc: A5 F7
arc: A6 V02N0301
arc: A7 V02S0301
arc: B0 V02N0101
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 H02E0301
arc: B7 V02S0701
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 V00T0100
arc: C6 S1_V02N0201
arc: C7 E1_H02W0401
arc: D0 N1_V02S0201
arc: D1 V02N0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 V02S0401
arc: D6 H02W0001
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: M2 H02W0601
arc: N3_V06N0303 F6
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: V01S0000 F4
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 1010110000000000
word: SLICED.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1000000000100000
word: SLICEC.K0.INIT 1100110000000100
word: SLICEA.K0.INIT 1110111100001111
word: SLICEA.K1.INIT 0000001100010011
word: SLICEB.K0.INIT 1100100011111111
word: SLICEB.K1.INIT 0000000000011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C31:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H02W0201
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02N0701
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 S1_V02N0301
arc: A7 H02W0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 S1_V02N0301
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00L0000
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: M0 V00T0100
arc: M4 H02E0401
arc: N1_V02N0501 F7
arc: N3_V06N0103 F2
arc: S1_V02S0601 F4
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 1100101000000000
word: SLICEB.K0.INIT 1000110010000000
word: SLICED.K0.INIT 1000101010000000
word: SLICEB.K1.INIT 1100110000110011
word: SLICEC.K0.INIT 1110000011111111
word: SLICEC.K1.INIT 0000000000011111
word: SLICEA.K0.INIT 1111110101010101
word: SLICEA.K1.INIT 0000000101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C32:PLC2
arc: E1_H02E0201 V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 N3_V06S0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A3 H02W0501
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 W1_H02E0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B3 H02E0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 H02E0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C3 V02N0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 V02S0201
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H01W0000
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: M0 W1_H02E0601
arc: M4 V00T0100
arc: N3_V06N0303 F6
arc: S1_V02S0001 F0
arc: S1_V02S0601 F4
word: SLICED.K0.INIT 1000110010000000
word: SLICEA.K0.INIT 1111010111010101
word: SLICEA.K1.INIT 0000010100010101
word: SLICEC.K0.INIT 1110000011111111
word: SLICEC.K1.INIT 0000000000011111
word: SLICEB.K1.INIT 1100000010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0203 H01E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A4 S1_V02N0301
arc: B4 W1_H02E0301
arc: C0 E1_H01W0000
arc: C4 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D4 H02E0201
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
arc: N1_V02N0601 F4
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K0.INIT 1000100011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R19C34:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: V00T0100 V02S0501
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: B0 V02S0101
arc: C0 S1_V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R19C35:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: H00R0100 N1_V02S0501
arc: V00B0000 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: B0 V00B0000
arc: B2 E1_H02W0301
arc: C0 E1_H02W0601
arc: C2 H02E0401
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 W1_H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0201 Q2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R19C36:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0203 H06W0203
arc: A0 W1_H02E0701
arc: A1 H02E0701
arc: A4 N1_V01S0100
arc: B0 V02S0101
arc: B3 E1_H01W0100
arc: B4 V02S0501
arc: C0 W1_H02E0401
arc: C1 N1_V02S0401
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 V02S0201
arc: C5 H02E0401
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 V02N0401
arc: E1_H01E0001 F4
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0101 Q1
arc: V00T0100 Q1
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1100101000001010
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R19C37:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H02W0101
arc: A0 H02E0701
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 N1_V02S0301
arc: A5 Q5
arc: B2 H00L0000
arc: B3 Q3
arc: B4 V01S0000
arc: B5 V02S0501
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V01S0000 Q4
arc: W1_H02W0401 Q4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C38:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A2 E1_H01E0001
arc: A6 S1_V02N0101
arc: B4 E1_H02W0101
arc: B6 E1_H02W0301
arc: C2 H02E0601
arc: C4 S1_V02N0201
arc: C6 H01E0001
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: D4 V00B0000
arc: E1_H01E0001 Q4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110001011100010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1111110000110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R19C39:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 W1_H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: B0 H02W0301
arc: B2 H02W0301
arc: B6 H02W0301
arc: C0 E1_H01W0000
arc: C2 H00L0000
arc: C6 H02W0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 S1_V02N0201
arc: D6 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K0.INIT 1111001111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R19C40:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 V02N0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A2 H02E0501
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V02N0301
arc: B0 E1_H01W0100
arc: B2 H00L0000
arc: B3 V01N0001
arc: B4 V01S0000
arc: B5 V00B0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0701 Q5
arc: V00B0100 Q5
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W1_H02W0401 Q4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C41:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0100 V02S0501
arc: N1_V02N0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: W1_H02W0201 S1_V02N0201
arc: A6 V02S0301
arc: B3 H02E0101
arc: B6 H02E0301
arc: C2 S1_V02N0401
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 V02N0001
arc: C7 V01N0101
arc: CE1 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 E1_H02W0201
arc: D7 S1_V02N0401
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F2
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R19C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 W3_H06E0303
arc: A0 E1_H02W0501
arc: B0 E1_H02W0301
arc: C0 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0110110010010011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R19C43:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 V06S0303
arc: H00R0100 H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 H01E0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H01E0001
arc: A4 H02W0501
arc: B0 V02S0101
arc: B4 H02W0301
arc: C0 V02N0401
arc: C2 V02N0401
arc: C4 H01E0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 S1_V02N0001
arc: D4 V02N0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: V01S0000 F2
word: SLICEC.K0.INIT 0100110111001111
word: SLICEA.K0.INIT 0110101010010101
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R19C44:PLC2
arc: E1_H02E0201 V02S0201
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 W1_H02E0401
arc: W1_H02W0501 N1_V01S0100
arc: A0 V02S0501
arc: A1 H00L0100
arc: A3 V02S0501
arc: A4 V00T0100
arc: B0 H01W0100
arc: B1 V02S0101
arc: B3 H01W0100
arc: B4 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02N0201
arc: D3 H00R0000
arc: D4 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: V00T0100 Q1
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 0111111100010011
word: SLICEC.K0.INIT 0001011101011111
word: SLICEA.K0.INIT 0110110010010011
word: SLICEA.K1.INIT 1001010101101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C45:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 V02S0201
arc: A0 V02S0701
arc: A1 V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C3 N1_V01S0100
arc: C6 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D3 H02E0201
arc: D6 V00B0000
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F3
arc: S3_V06S0303 F6
arc: V00T0100 F3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 1111111111110000
word: SLICEA.K1.INIT 0000000000001010
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: C0 V02S0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000000000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C47:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: C0 W1_H02E0401
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0501 Q7
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0701 Q7
arc: V01S0000 Q2
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R19C48:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0401 V06S0203
arc: A0 H02W0501
arc: A2 V00T0000
arc: A3 F5
arc: A4 V02S0301
arc: A5 F7
arc: A7 N1_V02S0101
arc: B0 H00R0100
arc: B1 V01N0001
arc: B2 V02S0101
arc: B3 H01W0100
arc: B4 V01S0000
arc: B5 H00L0000
arc: B7 N1_V01S0000
arc: C0 H02W0401
arc: C2 N1_V01S0100
arc: C3 E1_H02W0401
arc: C4 H02W0401
arc: C5 V01N0101
arc: C7 W1_H02E0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 F2
arc: D4 N1_V02S0601
arc: D5 E1_H01W0100
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F3
arc: S3_V06S0103 F1
arc: V01S0000 Q0
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K1.INIT 1010111100100011
word: SLICEC.K1.INIT 1000001000000000
word: SLICEC.K0.INIT 1000001001000001
word: SLICEB.K0.INIT 1000001001000001
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R19C49:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 N1_V02S0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 H02W0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 F7
arc: A4 N1_V02S0101
arc: A7 H02E0701
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 H00L0000
arc: B4 V01S0000
arc: B7 V00T0000
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C2 W1_H02E0401
arc: C4 H02E0601
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02S0001
arc: D2 V01S0100
arc: D4 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: V01S0000 Q1
arc: V01S0100 F4
word: SLICEC.K0.INIT 1000010000100001
word: SLICED.K1.INIT 1101110100001101
word: SLICEB.K0.INIT 1000001000000000
word: SLICEA.K0.INIT 1101010111000000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C50:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H06E0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 V02S0501
arc: A2 W1_H02E0501
arc: A4 N1_V01S0100
arc: A5 V00B0000
arc: B0 H01W0100
arc: B2 H01W0100
arc: B4 H02E0301
arc: B5 H02E0101
arc: C0 V02S0601
arc: C2 V02S0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 E1_H02W0001
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 V02N0601
arc: E1_H01E0101 F6
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: N1_V02N0701 Q5
arc: V01S0100 F6
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1110110010100000
word: SLICEC.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 1111100010001000
word: SLICEB.K0.INIT 1111100010001000
word: SLICED.K0.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R19C51:PLC2
arc: E3_H06E0103 H01E0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N1_V02S0201
arc: W1_H02W0001 N1_V02S0001
arc: A2 E1_H01E0001
arc: B2 V02N0301
arc: B3 Q3
arc: C0 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C6 H02E0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 Q2
arc: D3 H02E0001
arc: D6 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F6
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICED.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0111111110000000
word: SLICEB.K1.INIT 0011110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C52:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 S3_V06N0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V00T0100
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H01E0001
arc: C5 V01N0101
arc: C6 Q6
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE3 H00R0100
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 W1_H02E0001
arc: D5 H01W0000
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q6
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F7
arc: LSR1 H02W0501
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: V01S0100 Q2
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R19C53:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V01N0001
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: V00T0000 H02E0001
arc: W1_H02W0201 H01E0001
arc: A0 V02S0701
arc: A1 H02E0701
arc: A2 V02S0501
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 E1_H01W0000
arc: A6 F5
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B4 H02E0301
arc: B5 H02W0101
arc: C0 V02S0601
arc: C1 H00L0000
arc: C2 H02E0401
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 V02S0001
arc: D4 V02S0601
arc: D5 E1_H02W0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q4
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q4
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: W1_H02W0001 Q2
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0111000000000000
word: SLICED.K0.INIT 0101101001011010
word: SLICEB.K0.INIT 1111100010001000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEB.K1.INIT 1111100010001000
word: SLICEC.K0.INIT 1110101011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R19C54:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 V06S0203
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: A0 H02W0501
arc: A4 V02N0301
arc: B1 E1_H01W0100
arc: B4 V02S0501
arc: C0 H02E0401
arc: C1 V02N0401
arc: C4 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 Q2
arc: D4 E1_H02W0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: S1_V02S0101 Q1
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0401 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0110110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C55:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 S3_V06N0003
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: A3 V00T0000
arc: A4 H02E0501
arc: B0 V00B0000
arc: B2 W1_H02E0101
arc: B5 H01E0101
arc: B6 H02E0301
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: S1_V02S0101 F3
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C56:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: V00B0000 V02S0201
arc: W1_H02W0201 V02N0201
arc: A7 H02E0501
arc: B7 V00B0100
arc: C7 V00T0100
arc: CE0 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D7 V00B0000
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M1 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0701 Q7
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0000 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0010000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C57:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V02S0501
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: A4 V00T0000
arc: A5 V00B0000
arc: A6 H00L0000
arc: B0 H02W0101
arc: B2 E1_H01W0100
arc: B3 V02N0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H02E0601 F4
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR1 H02E0301
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0701 Q7
arc: V01S0000 F6
arc: V01S0100 F5
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C58:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 H02E0201
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 V02S0101
arc: B2 V01N0001
arc: C2 H02E0601
arc: CE1 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H02E0201
arc: D3 V01S0100
arc: E1_H01E0001 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0301 Q3
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0001 Q2
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1100001111110000
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C59:PLC2
arc: N1_V02N0201 H01E0001
arc: C0 V02N0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C60:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R19C61:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R19C66:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R19C67:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R19C72:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R19C73:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R19C78:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R19C79:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R19C84:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R19C85:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R19C87:PLC2
arc: S3_V06S0103 H06E0103

.tile R19C88:PLC2
arc: S3_V06S0203 H06E0203

.tile R19C8:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0401
arc: A0 H00L0000
arc: B0 S1_V02N0101
arc: C0 S1_V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1110001000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R19C9:PLC2
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 E1_H01W0100
arc: A0 E1_H02W0701
arc: B0 S1_V02N0301
arc: C0 S1_V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C10:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 N3_V06S0303
arc: A0 W1_H02E0701
arc: B0 N1_V02S0301
arc: B2 H02W0101
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1000111110000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C11:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: C0 F4
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C4 S1_V02N0001
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 V02S0201
arc: D4 H01W0000
arc: E1_H01E0001 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F2
arc: V01S0000 Q4
word: SLICEB.K0.INIT 0000000001011111
word: SLICEB.K1.INIT 0000000100000011
word: SLICEA.K0.INIT 1100111100001111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 S1_V02N0501
arc: A1 S1_V02N0701
arc: A4 F7
arc: A7 E1_H02W0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H02W0101
arc: B3 S1_V02N0101
arc: B6 N1_V02S0501
arc: B7 F3
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V01N0101
arc: C6 F4
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V01S0100
arc: D3 V02S0201
arc: D4 H02E0201
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 V00T0000
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V01S0000 F0
arc: V01S0100 F4
word: SLICEB.K1.INIT 0011111100110000
word: SLICED.K1.INIT 0111011100100010
word: SLICEC.K0.INIT 1010101011110000
word: SLICED.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1011101010111111
word: SLICEA.K1.INIT 0001000000010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C13:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00R0000 W1_H02E0401
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A4 H02W0501
arc: A5 H02W0701
arc: A6 H02E0701
arc: A7 V02S0101
arc: B0 F3
arc: B1 F3
arc: B2 E1_H01W0100
arc: B3 H02W0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 W1_H02E0601
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 E1_H01E0101
arc: C6 F4
arc: C7 H02W0401
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 V01S0100
arc: D4 F2
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0100 F4
arc: W1_H02W0101 F3
word: SLICEB.K0.INIT 1111001100000011
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 1010000010001000
word: SLICEA.K1.INIT 1111010111011101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C14:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02N0501
arc: A1 E1_H02W0501
arc: A3 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B1 Q1
arc: B4 W1_H02E0301
arc: B5 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C3 H02E0601
arc: C4 Q4
arc: C5 V02S0001
arc: C6 V01N0101
arc: C7 N1_V02S0001
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H02E0001
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S3_V06S0003 F3
arc: V01S0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 0000010101010101
word: SLICEA.K1.INIT 0000000100000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C15:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 V02S0601
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 N1_V02S0501
arc: A5 Q5
arc: B2 H02E0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: B7 N1_V01S0000
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: V00B0000 Q6
word: SLICED.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C16:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 V02S0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: A0 H00L0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0101010101011010
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C17:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N3_V06N0203 S3_V06N0203
arc: V00B0100 H02E0701
arc: V01S0100 N3_V06S0303
arc: B0 H02E0101
arc: C0 N1_V01S0100
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C18:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V01N0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: B1 Q1
arc: B2 V01N0001
arc: C0 H00L0000
arc: C1 V02N0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0100 Q2
word: SLICEA.K1.INIT 1111110011111100
word: SLICEA.K0.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C19:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 H00L0100
arc: A6 S1_V02N0101
arc: B0 V00T0000
arc: B3 Q3
arc: B6 V01S0000
arc: B7 V00T0000
arc: C1 H00L0100
arc: C2 V02N0601
arc: C4 Q4
arc: C5 V02N0001
arc: C6 V02N0201
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 H01W0000
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICEB.K0.INIT 0000111101010101
word: SLICEB.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111001100
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICED.K1.INIT 0000111100110011
word: SLICED.K0.INIT 0101001101010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R20C20:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: V00B0100 V02N0301
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: A3 V02N0501
arc: B1 V02N0101
arc: B2 S1_V02N0101
arc: B4 H02E0101
arc: B5 V01S0000
arc: B6 H02E0301
arc: B7 W1_H02E0101
arc: C0 W1_H02E0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 E1_H02W0401
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: N1_V02N0401 F6
arc: V01S0000 Q0
word: SLICEA.K1.INIT 0000111100110011
word: SLICEC.K1.INIT 0000111100110011
word: SLICEB.K1.INIT 0101010100001111
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 0000001111110011
word: SLICEB.K0.INIT 0011001100001111
word: SLICEC.K0.INIT 0000111100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R20C21:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02S0601
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H02E0701
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0201
arc: W1_H02W0401 V02N0401
arc: A4 V02N0301
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: B3 V01N0001
arc: B5 V02N0501
arc: B6 H02W0101
arc: B7 S1_V02N0701
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 E1_H02W0201
arc: D2 S1_V02N0201
arc: D3 V01S0100
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0301 F1
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 0000001111110011
word: SLICEB.K1.INIT 0011000000111111
word: SLICEA.K0.INIT 1111111111110000
word: SLICEC.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 1100000000111111
word: SLICEC.K1.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R20C22:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02S0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: V00B0000 H02E0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02N0401
arc: A0 H02E0501
arc: A1 V02N0701
arc: A2 H02E0701
arc: B0 E1_H02W0101
arc: B1 V00B0000
arc: B2 H02W0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
word: SLICEA.K1.INIT 0011001100110101
word: SLICEA.K0.INIT 0101010101010011
word: SLICEB.K0.INIT 0101010101000111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C23:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: A2 H02E0501
arc: B0 V02S0301
arc: B2 V02S0101
arc: C0 E1_H02W0401
arc: C2 H02E0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 E1_H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 0101010001010111
word: SLICEA.K0.INIT 0011001111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C24:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 H02E0101
arc: N1_V02N0001 E1_H02W0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 H02W0501
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A2 W1_H02E0701
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 V02S0101
arc: A6 H00L0000
arc: B2 E1_H02W0101
arc: B3 V02N0301
arc: B4 H02W0101
arc: B5 H02E0101
arc: C0 V02N0401
arc: C2 V02S0401
arc: C3 H02E0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 V02N0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 H02W0201
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F6
arc: S3_V06S0003 Q0
arc: V00T0000 Q2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0101010101010011
word: SLICEB.K1.INIT 1010110000000000
word: SLICED.K0.INIT 0000111101010101
word: SLICEC.K0.INIT 1101110111010101
word: SLICEC.K1.INIT 0000000101010101
word: SLICEA.K0.INIT 0101010111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C25:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 N1_V02S0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 H01E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 H02W0701
arc: A4 E1_H01W0000
arc: A5 E1_H02W0501
arc: A7 V02N0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 E1_H01W0100
arc: B4 V02N0701
arc: B6 V02N0501
arc: C0 H00L0000
arc: C1 H02W0401
arc: C2 H02E0601
arc: C5 S1_V02N0201
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 F0
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 H02W0201
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: S3_V06S0103 Q2
arc: V01S0100 Q2
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0101010100110011
word: SLICEA.K0.INIT 1010100011111111
word: SLICEA.K1.INIT 0000000001010111
word: SLICEB.K0.INIT 0101000011111010
word: SLICEC.K1.INIT 0000010111110101
word: SLICED.K1.INIT 0000111101010101
word: SLICED.K0.INIT 0011001100001111
word: SLICEC.K0.INIT 0011001101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R20C26:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: H00L0100 H02E0101
arc: H00R0100 V02S0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06W0303
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A1 H00L0100
arc: A2 H02W0701
arc: A3 H00L0100
arc: A4 V02N0301
arc: A6 E1_H01W0000
arc: A7 V02S0101
arc: B0 H02W0101
arc: B1 V02S0101
arc: B2 H02W0101
arc: B3 V02S0101
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 H02W0201
arc: D4 F2
arc: D5 H00R0100
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M0 H02W0601
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICEB.K0.INIT 1110111100001111
word: SLICEB.K1.INIT 0000010100000111
word: SLICEC.K0.INIT 0000101011111010
word: SLICEA.K0.INIT 1110000011111111
word: SLICEA.K1.INIT 0000000001010111
word: SLICED.K0.INIT 1100100011111111
word: SLICED.K1.INIT 0000000100110011
word: SLICEC.K1.INIT 0011111100110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R20C27:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H01W0000
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: A1 V02N0501
arc: A2 V01N0101
arc: A4 V02N0101
arc: A5 H02E0701
arc: A6 V02S0301
arc: A7 V02S0301
arc: B0 E1_H01W0100
arc: B2 H01W0100
arc: B3 E1_H02W0301
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 S1_V02N0601
arc: C4 F6
arc: C5 H01E0001
arc: C6 V00T0000
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 H02W0201
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q4
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0501 Q5
word: SLICEB.K1.INIT 0000111100110011
word: SLICEA.K0.INIT 0011111100110000
word: SLICEB.K0.INIT 0101010100110011
word: SLICEA.K1.INIT 0000101011111010
word: SLICED.K0.INIT 1111010111010101
word: SLICED.K1.INIT 0000000101010101
word: SLICEC.K0.INIT 0000111110101010
word: SLICEC.K1.INIT 0000111110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R20C28:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H02W0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N3_V06S0103
arc: A0 V02S0501
arc: A1 H02E0701
arc: A2 H02W0701
arc: A3 V02S0501
arc: A5 V00B0000
arc: A6 S1_V02N0301
arc: A7 H02E0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B6 V02S0501
arc: B7 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C6 W1_H02E0401
arc: C7 S1_V02N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 F2
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q4
arc: H01W0100 F0
arc: M0 W1_H02E0601
arc: M2 V00T0100
arc: M6 H02E0401
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
word: SLICEA.K0.INIT 1110000011111111
word: SLICEA.K1.INIT 0000000000011111
word: SLICEB.K0.INIT 1111001110110011
word: SLICEB.K1.INIT 0000001100010011
word: SLICEC.K0.INIT 0000110011111100
word: SLICED.K0.INIT 1111110101010101
word: SLICED.K1.INIT 0000000100001111
word: SLICEC.K1.INIT 0000010111110101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R20C29:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02S0501
arc: A1 H00L0000
arc: A2 V02N0501
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 F7
arc: A7 S1_V02N0101
arc: B0 W1_H02E0101
arc: B1 H02E0301
arc: B3 H00R0000
arc: B4 W1_H02E0101
arc: B5 H00L0000
arc: B6 H02W0101
arc: C0 H00L0000
arc: C1 H02W0601
arc: C2 W1_H02E0601
arc: C3 H02W0401
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 W1_H02E0201
arc: D4 H02E0201
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q3
arc: V01S0000 F4
arc: V01S0100 Q3
arc: W1_H02W0301 Q3
word: SLICED.K1.INIT 0000010111110101
word: SLICEB.K0.INIT 0000111101010101
word: SLICEA.K0.INIT 1110000011111111
word: SLICEA.K1.INIT 0001000100010011
word: SLICED.K0.INIT 0000111100011101
word: SLICEC.K0.INIT 1111110101010101
word: SLICEC.K1.INIT 0000000000110111
word: SLICEB.K1.INIT 0011111100110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C30:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A1 H00R0000
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V02S0101
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B1 E1_H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02E0101
arc: B5 S1_V02N0501
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H01E0001
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V02S0601
arc: D5 H02E0001
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: M2 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0201 F2
arc: S1_V02S0601 F6
arc: V01S0000 Q0
word: SLICEA.K1.INIT 1011100000000000
word: SLICEC.K1.INIT 0000000111111011
word: SLICEC.K0.INIT 0011001100100111
word: SLICEA.K0.INIT 1111101000001010
word: SLICED.K0.INIT 1111110101010101
word: SLICED.K1.INIT 0000000101010101
word: SLICEB.K0.INIT 1111110101010101
word: SLICEB.K1.INIT 0000000101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C31:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 V01N0101
arc: A2 V02N0501
arc: A3 W1_H02E0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A7 H00R0000
arc: B0 H02E0101
arc: B2 H02E0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: B7 H02E0101
arc: C0 H00L0100
arc: C2 V02N0401
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V00T0100
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 H00R0000
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D7 E1_H02W0201
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: V01S0100 F4
word: SLICED.K1.INIT 0000000111101111
word: SLICEB.K0.INIT 0000111100011101
word: SLICEC.K0.INIT 1111101100110011
word: SLICEC.K1.INIT 0000000100110011
word: SLICEB.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0101010101000111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C32:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V01N0101
arc: H00R0100 V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02W0701
arc: A2 H02W0701
arc: A7 S1_V02N0301
arc: B0 V02N0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B5 V02N0501
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 N1_V01N0001
arc: C5 V02N0201
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F0
arc: D2 W1_H02E0001
arc: D5 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0701 F7
word: SLICED.K1.INIT 1100100001000000
word: SLICEA.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 0000000111101111
word: SLICEC.K1.INIT 0000001111001111
word: SLICEB.K0.INIT 0000111000011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C33:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0003

.tile R20C34:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00R0100 H02E0501
arc: N1_V02N0301 H06E0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02E0301
arc: V00B0100 E1_H02W0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E3_H06W0103
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 E1_H02W0501
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: A7 W1_H02E0501
arc: B0 V02N0101
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B7 W1_H02E0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 V02N0201
arc: C7 V02N0001
arc: D0 H02E0001
arc: D1 V02N0201
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: M4 E1_H02W0401
arc: N1_V01N0101 F7
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
word: SLICEC.K0.INIT 1110000011111111
word: SLICEC.K1.INIT 0000000000011111
word: SLICEA.K0.INIT 1100111110001111
word: SLICEA.K1.INIT 0000000100001111
word: SLICEB.K0.INIT 1111010111010101
word: SLICEB.K1.INIT 0000000000011111
word: SLICED.K1.INIT 1011000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R20C35:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02N0701
arc: A4 N1_V02S0101
arc: A7 V02N0301
arc: B2 H02E0301
arc: B3 V02N0101
arc: B5 V02N0501
arc: B6 N1_V02S0701
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
word: SLICED.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C36:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: V00T0000 N1_V02S0601
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: B0 E1_H02W0301
arc: B1 V02S0101
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 V02S0501
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: V01S0000 F4
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C37:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 E1_H01W0000
arc: V00T0000 N1_V02S0401
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02E0701
arc: A3 V00T0000
arc: A5 V02N0101
arc: B0 H02E0301
arc: B2 V02N0301
arc: B4 H02W0101
arc: B6 V02N0701
arc: B7 N1_V02S0701
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F4
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C38:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: V00T0000 V02S0401
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 H01E0001
arc: W3_H06W0203 N3_V06S0203
arc: A1 V02N0501
arc: A2 H02W0501
arc: A3 W1_H02E0501
arc: A4 V02N0301
arc: B0 H02W0101
arc: B5 W1_H02E0101
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: S3_V06S0103 F2
arc: V01S0000 F6
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R20C39:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V01N0101
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 V01N0001
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 H01E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A5 N1_V02S0301
arc: A6 H02E0501
arc: A7 E1_H02W0701
arc: B0 W1_H02E0301
arc: B1 N1_V02S0301
arc: B5 H02W0101
arc: B6 H02E0101
arc: C5 H02E0401
arc: C6 V01N0101
arc: D5 W1_H02E0001
arc: D6 V01N0001
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 E1_H01E0101
arc: S1_V02S0401 F4
arc: S1_V02S0701 F7
arc: S3_V06S0003 F0
arc: W3_H06W0103 F1
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: A0 H02W0501
arc: A1 V02S0701
arc: A3 H02W0701
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: C0 N1_V02S0601
arc: C1 E1_H02W0401
arc: C2 N1_V01S0100
arc: C4 V02N0001
arc: C6 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D4 H00R0100
arc: D6 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1000100010001000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R20C41:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02W0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V06S0203
arc: A2 V01N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H00L0000
arc: B6 H02E0101
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C3 V02N0601
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 H02E0201
arc: D6 V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q0
arc: W1_H02W0001 Q2
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111110000110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R20C42:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 V06S0303
arc: A3 H02E0701
arc: B0 F3
arc: B3 H00R0100
arc: C0 N1_V01S0100
arc: C3 V02N0601
arc: C6 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 W1_H02E0001
arc: D6 V02N0401
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F6
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C43:PLC2
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 Q5
arc: B0 S1_V02N0301
arc: B2 V02N0101
arc: B3 Q3
arc: B4 V02N0701
arc: B5 N1_V01S0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: V00T0000 Q2
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C44:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N3_V06N0003 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W1_H02E0601
arc: C5 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D5 E1_H02W0201
arc: F5 F5_SLICE
arc: H01W0000 Q6
arc: LSR1 V00B0100
arc: M6 E1_H02W0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00B0100 F5
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C45:PLC2
arc: E1_H02E0301 V02S0301
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06E0003
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 V02S0301
arc: A0 N1_V02S0701
arc: C0 N1_V02S0401
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C46:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 N1_V02S0001
arc: S1_V02S0401 W3_H06E0203
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: B0 V00T0000
arc: C0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C47:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 N1_V02S0301
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: A3 H00L0100
arc: B0 H02E0301
arc: B3 V02N0101
arc: C3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D3 N1_V01S0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111100110011
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111100010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C48:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H01E0001
arc: B1 V00T0000
arc: C0 H02W0601
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F1
arc: H01W0000 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V01S0000 Q0
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1000000011111111
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C49:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 V02N0601
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00T0100 V02N0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: A1 H02E0701
arc: A2 H02W0501
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D2 V01S0100
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 F1
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q7
arc: N1_V02N0201 Q2
arc: V01S0100 Q1
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q7
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1111010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R20C50:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: H00R0100 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C51:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: A7 Q7
arc: C0 V02N0601
arc: C1 V02N0601
arc: C6 Q6
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00T0100
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 V01S0100
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C52:PLC2
arc: E1_H02E0301 V02S0301
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0201 E3_H06W0103
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V00B0000
arc: A5 V00T0000
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H02E0301
arc: B5 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 H01E0001
arc: C6 Q6
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 Q7
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 F6
arc: N1_V02N0701 F7
arc: W1_H02W0401 Q6
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R20C53:PLC2
arc: E1_H02E0501 V01N0101
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H01W0000
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02S0501
arc: A5 H02W0501
arc: A6 V02N0101
arc: B0 V00B0000
arc: B2 V02S0301
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0101 Q3
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q2
arc: S3_V06S0303 Q6
arc: V01S0000 Q2
arc: V01S0100 F4
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C54:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V01N0001
arc: A2 V01N0101
arc: A5 N1_V01S0100
arc: B5 N1_V01S0000
arc: C2 N1_V01N0001
arc: C5 V02N0001
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D5 V02N0401
arc: E1_H02E0501 F5
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F5
arc: V01S0000 F5
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0101101011110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C55:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: S1_V02S0701 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A1 H00L0000
arc: A2 V02N0501
arc: B0 S1_V02N0301
arc: B1 V02N0101
arc: B2 H01W0100
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C56:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: A1 H02W0701
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 W1_H02E0101
arc: B4 N1_V01S0000
arc: B5 W1_H02E0301
arc: B6 N1_V01S0000
arc: B7 V00B0100
arc: C0 H00L0000
arc: C1 V02S0401
arc: C4 H02W0601
arc: C5 V02S0201
arc: C6 V02S0201
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 V02S0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F6
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M5 H00R0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F1
arc: N3_V06N0203 F7
arc: S1_V02S0601 F4
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
word: SLICED.K0.INIT 1100000011000000
word: SLICEC.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0101010110101010
word: SLICEA.K0.INIT 0011110011110000
word: SLICEB.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0101000111110011
word: SLICEA.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C57:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N3_V06N0103 E1_H01W0100
arc: V00B0100 H02W0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0701 H01E0101
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 V00T0000
arc: A4 V00B0000
arc: A6 H00L0000
arc: B3 E1_H02W0101
arc: B4 F3
arc: B6 F3
arc: C0 N1_V01S0100
arc: C1 F4
arc: C2 E1_H01W0000
arc: C3 H02W0601
arc: C4 V02N0001
arc: C7 F4
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q0
arc: S1_V02S0401 Q4
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 F4
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1111111111110000
word: SLICEA.K1.INIT 0101101001011010
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000100010001000
word: SLICEC.K0.INIT 1111001101010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R20C58:PLC2
arc: H00L0000 H02E0001
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02S0701
arc: A5 V00T0000
arc: A6 H00L0000
arc: B2 V02S0301
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M2 H02E0601
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F3
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C59:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C63:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R20C64:PLC2
arc: CLK0 G_HPBX0100
arc: H01W0100 Q6
arc: M6 H02W0401
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C65:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W1_H02W0401 E3_H06W0203

.tile R20C71:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103

.tile R20C77:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003

.tile R20C7:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R20C83:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303

.tile R20C8:PLC2
arc: E1_H02E0701 V02N0701

.tile R20C9:PLC2
arc: E1_H02E0101 V02S0101
arc: N3_V06N0003 H06W0003
arc: S1_V02S0601 H02W0601
arc: A0 V02S0501
arc: B0 V02N0301
arc: C0 V02N0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1100101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R21C10:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0401 H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: A1 V02S0501
arc: A2 S1_V02N0701
arc: A7 F5
arc: B0 E1_H02W0301
arc: B1 Q1
arc: B2 N1_V02S0301
arc: B5 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 E1_H02W0401
arc: C5 H01E0001
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D5 F2
arc: D7 H02E0201
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q6
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: W1_H02W0301 Q3
word: SLICED.K1.INIT 1010000010101111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000011110011
word: SLICEA.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000000000010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 V02N0201
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 H02W0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A5 V00T0000
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 W1_H02E0101
arc: B4 V02N0701
arc: B6 W1_H02E0101
arc: B7 F3
arc: C0 H00L0000
arc: C1 H00L0000
arc: C3 E1_H02W0401
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 W1_H02E0201
arc: D3 V02S0001
arc: D4 E1_H01W0100
arc: D5 F0
arc: D6 H00R0100
arc: D7 F0
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: V00B0000 F4
arc: V00T0000 F2
arc: V01S0100 Q6
word: SLICEB.K1.INIT 1010000011110101
word: SLICEA.K0.INIT 1110101011101111
word: SLICEA.K1.INIT 0100000001000101
word: SLICEB.K0.INIT 0100010011101110
word: SLICED.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1100110000001111
word: SLICEC.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 0011000011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R21C12:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 H02E0201
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: A7 W1_H02E0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 E1_H01W0100
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 H02W0601
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 V01S0100
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q2
arc: E1_H02E0001 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: M0 E1_H02W0601
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: S1_V02S0601 F6
arc: V00B0100 F7
arc: V01S0100 F4
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 1100000010100000
word: SLICEC.K1.INIT 1100111110101111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1000000010001010
word: SLICEA.K1.INIT 1101010111011111
word: SLICED.K1.INIT 1100110010101010
word: SLICED.K0.INIT 0011111100001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R21C13:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02N0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02E0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 V02N0501
arc: A5 S1_V02N0301
arc: A6 H02W0701
arc: A7 F5
arc: B0 S1_V02N0101
arc: B1 V02N0101
arc: B2 H01W0100
arc: B3 S1_V02N0101
arc: B4 H01E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 H02W0401
arc: C4 W1_H02E0601
arc: C5 F6
arc: C6 F4
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q5
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 V00B0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0601 F6
arc: V01S0000 F2
arc: V01S0100 F0
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1010101000001111
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 0011111100110000
word: SLICEA.K0.INIT 0000000010110011
word: SLICEA.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 0000000010000000
word: SLICEB.K1.INIT 0000000010110011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C14:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0601 V02S0601
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0701
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 E1_H02W0701
arc: A5 V02N0101
arc: A6 N1_V01S0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 E1_H02W0301
arc: B6 H02W0301
arc: B7 W1_H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 H02W0601
arc: C3 N1_V01N0001
arc: C4 E1_H02W0601
arc: C5 F4
arc: C7 S1_V02N0001
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 V02S0201
arc: D3 V02S0001
arc: D4 E1_H01W0100
arc: D5 S1_V02N0401
arc: D6 V02N0601
arc: D7 W1_H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 F7
arc: H01W0000 F6
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q7
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: V00T0000 F2
arc: V01S0000 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0101011111110111
word: SLICEB.K1.INIT 0000001010001010
word: SLICED.K0.INIT 1100110001010101
word: SLICED.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 1010111100000101
word: SLICEA.K0.INIT 0000101100000011
word: SLICEA.K1.INIT 0000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C15:PLC2
arc: H00L0100 N1_V02S0301
arc: H00R0100 E1_H02W0501
arc: S1_V02S0401 H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V06N0303
arc: W3_H06W0303 V06N0303
arc: A0 H00L0000
arc: A2 V02S0701
arc: A3 S1_V02N0701
arc: A4 F7
arc: A6 F5
arc: B0 S1_V02N0101
arc: B1 W1_H02E0301
arc: B2 H02W0301
arc: B5 H02E0101
arc: B7 S1_V02N0501
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 F0
arc: D2 Q2
arc: D3 V02N0201
arc: D4 H01W0000
arc: D5 F2
arc: D6 H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F3
arc: H01W0100 Q1
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 H02E0601
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: S1_V02S0101 F1
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F4
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1100000011001111
word: SLICEC.K0.INIT 1010111110100000
word: SLICED.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1100000011001111
word: SLICEB.K1.INIT 1010101000001111
word: SLICEB.K0.INIT 0000101110111011
word: SLICEC.K1.INIT 1100000011001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R21C16:PLC2
arc: H00R0100 H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02N0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A3 V00B0000
arc: A6 V02N0301
arc: B3 H02W0101
arc: B6 V02N0701
arc: C0 H00L0000
arc: C3 S1_V02N0601
arc: C6 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D3 S1_V02N0201
arc: D6 E1_H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R21C17:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 S1_V02N0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: C0 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C18:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: A1 H00L0100
arc: A6 S1_V02N0101
arc: B1 H01W0100
arc: B6 V02N0701
arc: C1 N1_V01N0001
arc: C6 Q6
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D6 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q1
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: N1_V02N0601 Q6
arc: V00B0000 Q6
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q4
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C19:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: A2 V00B0000
arc: A4 V02S0301
arc: A6 N1_V01S0100
arc: A7 H00L0000
arc: B0 N1_V02S0301
arc: B3 V02S0101
arc: B5 N1_V01S0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00L0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: S1_V02S0301 Q1
arc: V01S0000 Q3
arc: V01S0100 F5
word: SLICED.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C20:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: V00B0000 V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: B1 V00B0000
arc: B2 W1_H02E0301
arc: B3 V02S0101
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: B7 S1_V02N0501
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F1
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR1 H02E0501
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F0
arc: N1_V02N0501 F7
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q3
arc: V01S0000 F5
arc: V01S0100 F2
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0101010101010000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C21:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: A1 S1_V02N0501
arc: A2 H02W0501
arc: A7 S1_V02N0301
arc: B0 H02E0301
arc: B3 V02N0101
arc: B4 N1_V01S0000
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: E1_H01E0101 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: S1_V02S0401 F6
arc: V01S0000 F3
arc: V01S0100 F1
word: SLICED.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R21C22:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0501
arc: A2 V00B0000
arc: B1 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 H02W0101
arc: B5 E1_H02W0101
arc: B6 V02N0501
arc: B7 V02N0701
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V01S0000 F0
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0101010101010000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R21C23:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A7 E1_H02W0501
arc: B0 V02N0101
arc: B1 E1_H02W0301
arc: B6 W1_H02E0101
arc: C6 E1_H02W0601
arc: C7 S1_V02N0001
arc: D6 S1_V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
word: SLICED.K0.INIT 0000110000111111
word: SLICED.K1.INIT 0101010100001111
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R21C24:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: V00B0000 S1_V02N0201
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: A1 H00L0000
arc: A2 V02S0501
arc: A5 V00T0100
arc: A7 H02W0701
arc: B0 V02S0301
arc: B3 V02S0101
arc: B4 V01S0000
arc: B6 S1_V02N0701
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 V00T0000
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 S1_V02N0201
arc: D2 V02S0001
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: D5 E1_H02W0001
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q6
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000111101010101
word: SLICEB.K1.INIT 0011111100110000
word: SLICEB.K0.INIT 0000101011111010
word: SLICED.K0.INIT 0000111111001100
word: SLICEA.K0.INIT 0011001111110000
word: SLICEC.K1.INIT 0000010111110101
word: SLICEC.K0.INIT 0000001111110011
word: SLICED.K1.INIT 0101010100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R21C25:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02E0201
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06W0003
arc: S1_V02S0301 H01E0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A3 W1_H02E0701
arc: A6 H00L0000
arc: B2 V02N0301
arc: B4 H02E0301
arc: B5 H01E0101
arc: B7 V00T0000
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F6
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R21C26:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: A0 S1_V02N0701
arc: A1 H00R0000
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: B6 V00T0000
arc: B7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F3
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEA.K0.INIT 0101010101010000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R21C27:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 E1_H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 V02S0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: A3 V02N0501
arc: A4 V02N0101
arc: A6 V02S0301
arc: A7 E1_H02W0501
arc: B0 V00T0000
arc: B1 E1_H02W0301
arc: B2 H00R0000
arc: B5 S1_V02N0701
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: V01S0000 F1
word: SLICED.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R21C28:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0501 H02E0501
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A3 E1_H02W0701
arc: A5 S1_V02N0301
arc: A6 H00L0000
arc: B1 V00T0000
arc: B2 H02W0101
arc: B4 H00R0000
arc: B7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: S1_V02S0701 F5
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0101010101010000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R21C29:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: A1 V02S0701
arc: B0 S1_V02N0301
arc: B4 H02E0101
arc: B5 V02N0501
arc: B6 H02W0301
arc: B7 V02N0701
arc: C4 H02W0601
arc: C5 W1_H02E0601
arc: C6 W1_H02E0401
arc: C7 V02N0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D4 S1_V02N0601
arc: D5 W1_H02E0201
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F6
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: V01S0100 Q6
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101010101010000
word: SLICEA.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0000111100110011
word: SLICED.K0.INIT 0000111100110011
word: SLICEC.K0.INIT 1100111100001111
word: SLICED.K1.INIT 0011001100001111
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R21C30:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 S1_V02N0201
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: A2 H02W0701
arc: A3 E1_H01E0001
arc: A4 W1_H02E0701
arc: A6 N1_V02S0101
arc: B0 H02E0101
arc: B1 V00T0000
arc: B5 W1_H02E0301
arc: B6 V02N0701
arc: B7 H02W0101
arc: C0 H02W0601
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 W1_H02E0401
arc: C4 S1_V02N0001
arc: C5 V02N0001
arc: C6 H02W0401
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 0101010100001111
word: SLICED.K0.INIT 0011001000110111
word: SLICEB.K0.INIT 0000010111110101
word: SLICEC.K1.INIT 0011001100001111
word: SLICEB.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0000111111001100
word: SLICEA.K1.INIT 0011001111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C31:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0501
arc: A2 E1_H01E0001
arc: A6 S1_V02N0301
arc: B1 H02E0101
arc: B2 H02W0101
arc: B3 V02N0101
arc: B4 W1_H02E0301
arc: B5 S1_V02N0501
arc: B7 V01S0000
arc: C0 H00R0100
arc: C1 N1_V01S0100
arc: C2 N1_V02S0401
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: C6 V00T0100
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 S1_V02N0001
arc: D2 F0
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
word: SLICED.K0.INIT 0000010111110101
word: SLICEC.K0.INIT 0011001100001111
word: SLICEA.K0.INIT 0101000001011111
word: SLICEB.K1.INIT 0011000000111111
word: SLICED.K1.INIT 0000111100110011
word: SLICEA.K1.INIT 0011111100001100
word: SLICEB.K0.INIT 0000000111111101
word: SLICEC.K1.INIT 0000001111001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R21C32:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 H01E0101
arc: H00L0000 V02N0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0103 N3_V06S0103
arc: A0 H02W0701
arc: A1 F7
arc: A3 F5
arc: A6 S1_V02N0101
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B7 V02N0701
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 S1_V02N0601
arc: C3 N1_V02S0401
arc: C4 W1_H02E0401
arc: C5 S1_V02N0001
arc: C6 W1_H02E0601
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 F2
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: V00B0000 F4
word: SLICEC.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0000111101010101
word: SLICEA.K0.INIT 0011001100100111
word: SLICEC.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0011001100110101
word: SLICED.K1.INIT 0000111100110011
word: SLICEB.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0101010001010111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C33:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 E1_H01E0001
arc: A3 S1_V02N0701
arc: B0 V00B0000
arc: B1 H02E0301
arc: B7 S1_V02N0701
arc: C0 H00R0100
arc: C1 H00R0100
arc: C3 V02N0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V02S0201
arc: D3 H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q1
arc: V00B0100 F7
word: SLICEA.K1.INIT 0101010101010011
word: SLICEB.K1.INIT 0000010110101111
word: SLICEA.K0.INIT 0000000111111101
word: SLICED.K1.INIT 0000001111001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C34:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H01W0000
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 V02S0301
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 V00T0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V02S0001
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: M4 V00B0100
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: V01S0000 F0
word: SLICEB.K0.INIT 1110000011111111
word: SLICEB.K1.INIT 0000000100001111
word: SLICEA.K1.INIT 0000000000011111
word: SLICEA.K0.INIT 1110000011111111
word: SLICEC.K0.INIT 1110000011111111
word: SLICEC.K1.INIT 0000000000011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C35:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: B0 H00R0100
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 W1_H02E0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 V00T0000
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02W0001
arc: D5 H00L0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F2
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
word: SLICEC.K0.INIT 1110000011111111
word: SLICEC.K1.INIT 0000000100001111
word: SLICEA.K0.INIT 1010111110001111
word: SLICEA.K1.INIT 0000000100001111
word: SLICEB.K1.INIT 0000000000011111
word: SLICEB.K0.INIT 1110000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R21C36:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0301
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 V02S0301
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 V02N0601
arc: C3 V02N0601
arc: C7 H02E0401
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00T0100
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1110111100001111
word: SLICEB.K1.INIT 0000000100001111
word: SLICEA.K0.INIT 1111010111010101
word: SLICEA.K1.INIT 0000010100010101
word: SLICED.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C37:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0001
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A5 V02S0101
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 V01S0000
arc: B6 H02W0301
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C5 H02E0401
arc: C6 V02S0001
arc: C7 V02S0001
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D5 H02E0201
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M2 V00T0100
arc: M6 H02W0401
arc: S1_V02S0601 F6
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111010111010101
word: SLICEB.K1.INIT 0000010100010101
word: SLICEA.K0.INIT 1010111110001111
word: SLICEA.K1.INIT 0000010100000111
word: SLICED.K0.INIT 1100100011111111
word: SLICED.K1.INIT 0000000100110011
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C38:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0203 N3_V06S0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 V02S0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H00L0000
arc: B5 H00L0000
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 V00B0100
arc: C5 V00B0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 V00B0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 H02E0601
arc: M2 E1_H02W0601
arc: M4 V00T0100
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0601 F4
word: SLICEB.K0.INIT 1111010111010101
word: SLICEB.K1.INIT 0000010100010101
word: SLICEC.K0.INIT 1101110111010101
word: SLICEC.K1.INIT 0001000100010101
word: SLICEA.K1.INIT 0000010100000111
word: SLICEA.K0.INIT 1010111110001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R21C39:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 N1_V02S0401
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02S0701
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 Q5
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 S1_V02N0501
arc: B5 V02N0501
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q2
arc: V00B0000 Q4
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C40:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 H01E0101
arc: H00L0100 V02S0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0101 E3_H06W0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E3_H06W0103
arc: A2 V02S0501
arc: A3 V02N0701
arc: A4 N1_V02S0301
arc: A5 H02E0501
arc: A7 N1_V01S0100
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 F3
arc: B5 V00B0100
arc: B7 V02N0501
arc: C2 N1_V01N0001
arc: C3 H02E0601
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: C7 W1_H02E0601
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 F2
arc: D5 V00B0000
arc: D7 H00L0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00B0100 F7
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R21C41:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 N3_V06S0203
arc: A6 S1_V02N0301
arc: B0 V02N0301
arc: B1 V00T0000
arc: C0 H02W0601
arc: C1 V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: V00T0000 Q0
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R21C42:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06S0303
arc: A0 H01E0001
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 Q5
arc: B2 W1_H02E0301
arc: B3 V02N0301
arc: B4 N1_V01S0000
arc: B5 S1_V02N0701
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: W1_H02W0301 Q3
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C43:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 H01E0101
arc: S1_V02S0101 H06W0103
arc: V00B0000 S1_V02N0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N3_V06S0203
arc: A2 V00B0000
arc: B2 H02W0301
arc: C2 H02E0401
arc: C5 S1_V02N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: D5 S1_V02N0401
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0701 F5
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000010101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R21C44:PLC2
arc: E1_H02E0401 V02S0401
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003
arc: A2 V00T0000
arc: A5 V00T0100
arc: B0 V00T0000
arc: B1 V00T0000
arc: C0 H02E0601
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00B0100 Q5
arc: V00T0100 Q1
word: SLICEA.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R21C45:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: A4 V00B0000
arc: B0 V00T0000
arc: B2 H02W0101
arc: B4 E1_H02W0301
arc: C0 H02E0401
arc: C2 E1_H01W0000
arc: C4 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 V00B0100
arc: D4 S1_V02N0601
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0401 F4
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 F4
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1111111111101111
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C46:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: A0 H00L0000
arc: A2 H02E0501
arc: A6 H02W0701
arc: B0 H02E0101
arc: B2 H02W0301
arc: B6 N1_V02S0501
arc: C0 H02E0401
arc: C2 N1_V01N0001
arc: C6 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H00R0000
arc: D6 S1_V02N0601
arc: E1_H01E0001 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q2
arc: N3_V06N0103 Q2
arc: V01S0100 F6
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1011111110110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111111111110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R21C47:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: A1 S1_V02N0701
arc: A2 V00B0000
arc: A4 V02S0101
arc: B1 H02W0101
arc: B2 N1_V02S0101
arc: B4 S1_V02N0501
arc: C1 V02N0601
arc: C2 V02N0401
arc: C4 V00T0000
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0201
arc: D2 V02N0001
arc: D4 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0203 Q4
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100010001000
word: SLICEC.K0.INIT 1011001111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C48:PLC2
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 V02N0101
arc: A1 H00L0100
arc: A3 H00L0100
arc: A6 V00T0100
arc: B1 H02E0101
arc: B3 H02E0301
arc: B6 V01S0000
arc: C1 H02E0601
arc: C3 H02E0601
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D3 S1_V02N0201
arc: D6 V02N0401
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0601 F6
arc: S1_V02S0101 Q3
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q1
arc: W1_H02W0601 Q4
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110101011000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111100010001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C49:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203

.tile R21C50:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003

.tile R21C51:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02E0701
arc: C0 V02N0601
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: H00L0000 F0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C52:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 H02E0001
arc: H00R0000 H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 S1_V02N0301
arc: A0 H02W0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A6 H02E0501
arc: B3 Q3
arc: C2 H00L0100
arc: C3 H00L0000
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 H02E0001
arc: D3 V00T0100
arc: D6 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 E1_H02W0601
arc: M3 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0201 F2
word: SLICEA.K0.INIT 1010101001010101
word: SLICED.K0.INIT 1111111110100000
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1011001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C53:PLC2
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: A0 N1_V02S0501
arc: A2 V00B0000
arc: B2 H00L0000
arc: C0 N1_V01S0100
arc: C2 E1_H01W0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 Q2
arc: D7 H01W0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F7
arc: S1_V02S0701 F7
arc: V00B0000 Q4
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000001011010
word: SLICED.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000111100000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R21C54:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 S1_V02N0201
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: B1 V00T0000
arc: B2 H00R0000
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 H00L0100
arc: C4 Q4
arc: C5 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 Q2
arc: D3 H00R0000
arc: D5 H02E0001
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H00R0100 F5
arc: H01W0000 F0
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: S1_V02S0701 Q7
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V01S0000 F5
arc: V01S0100 Q4
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000010000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 0111111110000000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C55:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 N1_V02S0101
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 E1_H01W0000
arc: A5 H02E0701
arc: A7 V00T0100
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 E1_H02W0401
arc: C5 E1_H02W0601
arc: C7 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0701 Q7
arc: V00T0100 Q3
arc: V01S0100 Q2
word: SLICED.K1.INIT 1111111110100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R21C56:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02E0101
arc: C0 H00R0100
arc: C2 S1_V02N0401
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 Q2
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0111100011110000
word: SLICEA.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 0111111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C57:PLC2
arc: H00L0000 H02W0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 H01E0101
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 W1_H02E0701
arc: A5 V00T0000
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B5 E1_H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 H02E0401
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H02W0001
arc: D5 H02E0201
arc: D7 S1_V02N0401
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: N1_V01N0101 F7
word: SLICED.K1.INIT 1111111111110000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R21C58:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: B0 H01W0100
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0011001111001100
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C59:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0101
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 W3_H06E0003
arc: A0 H00L0100
arc: A2 E1_H01E0001
arc: A4 V00B0000
arc: A6 N1_V01N0101
arc: B0 V00T0000
arc: B2 H00L0000
arc: B4 H00L0000
arc: B6 W1_H02E0301
arc: C0 E1_H02W0601
arc: C2 S1_V02N0601
arc: C4 V00T0000
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 W1_H02E0201
arc: D4 W1_H02E0001
arc: D6 H02E0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: V00B0000 Q6
word: SLICED.K0.INIT 1110110010100000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C61:PLC2
arc: W1_H02W0601 W3_H06E0303

.tile R21C65:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R21C71:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R21C77:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R21C83:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R21C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203

.tile R21C9:PLC2
arc: E1_H02E0601 V02S0601
arc: H00L0000 N1_V02S0201
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: A1 F5
arc: A2 F7
arc: A5 S1_V02N0101
arc: B1 V02N0301
arc: B5 H02W0301
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 S1_V02N0601
arc: C2 E1_H02W0401
arc: C5 H02W0401
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D5 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q6
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 E1_H02W0601
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000101010101010
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1111110100110001
word: SLICED.K1.INIT 0000000000111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C10:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: A0 H02W0701
arc: A1 H00L0100
arc: A2 E1_H02W0501
arc: A3 N1_V02S0701
arc: B1 V02N0101
arc: B2 V02N0301
arc: B4 E1_H02W0301
arc: B6 F3
arc: B7 S1_V02N0501
arc: C1 V02N0401
arc: C2 N1_V02S0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 V02S0001
arc: CE0 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F2
arc: LSR0 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: N3_V06N0103 F1
arc: S1_V02S0401 F6
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: V01S0000 F3
word: SLICEA.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICED.K0.INIT 0000110000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 0000000010111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R23C11:PLC2
arc: H00L0000 V02N0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 N1_V02S0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A5 E1_H02W0501
arc: A6 F5
arc: A7 N1_V02S0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 N1_V02S0501
arc: B6 E1_H02W0101
arc: C0 N1_V01N0001
arc: C1 H00R0100
arc: C2 F4
arc: C3 F4
arc: C4 V00B0100
arc: C5 E1_H01E0101
arc: C6 F4
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 F2
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: V01S0000 F2
word: SLICEA.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000001000111
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1000000011000000
word: SLICEB.K1.INIT 1010001011110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C12:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 V02N0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 H02W0701
arc: A2 E1_H02W0701
arc: A4 V02N0301
arc: A6 H02W0501
arc: A7 E1_H02W0701
arc: B1 V00B0000
arc: B3 E1_H02W0101
arc: B5 E1_H02W0301
arc: C0 F4
arc: C1 F4
arc: C2 N1_V02S0601
arc: C3 E1_H02W0401
arc: C4 W1_H02E0601
arc: C5 N1_V02S0201
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D5 N1_V02S0601
arc: D6 F2
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 Q1
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000000110001
word: SLICEB.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R23C13:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V01N0101
arc: A0 F5
arc: A1 F5
arc: A4 V00T0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 V00T0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D5 V00B0000
arc: D6 N1_V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0100
arc: N1_V01N0101 F3
arc: S1_V02S0701 F5
arc: V00T0000 F2
arc: V01S0000 F6
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0011111101011111
word: SLICEA.K1.INIT 0011000001010000
word: SLICEC.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEC.K0.INIT 0000010111110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R23C14:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V06S0003
arc: H00L0100 H02E0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 H01E0001
arc: A1 F5
arc: A2 H02E0701
arc: A6 F5
arc: A7 F5
arc: B0 W1_H02E0301
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 F3
arc: B5 V02N0501
arc: B6 V00B0100
arc: C0 V02N0401
arc: C1 E1_H02W0601
arc: C2 H02E0601
arc: C5 W1_H02E0401
arc: C6 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 V00T0100
arc: D4 V02N0401
arc: D5 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0401 Q4
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1000000010000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 0000100000001101
word: SLICEA.K1.INIT 1010111100000101
word: SLICED.K0.INIT 0100111001001110
word: SLICED.K1.INIT 0101111100001010
word: SLICEC.K1.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R23C15:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V01N0001
arc: A0 W1_H02E0701
arc: A2 H02E0701
arc: A4 N1_V02S0101
arc: B0 V00T0000
arc: B1 F3
arc: B3 H02W0301
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 V02N0701
arc: C0 W1_H02E0601
arc: C1 F4
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 H01E0001
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 N1_V02S0601
arc: D6 F2
arc: D7 E1_H01W0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: V01S0000 F5
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 1100000011110011
word: SLICEC.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 0011000000111111
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 0000110100001000
word: SLICED.K0.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R23C16:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 N3_V06S0203
arc: A0 H02W0501
arc: A1 H02W0701
arc: A2 W1_H02E0501
arc: A5 N1_V02S0101
arc: A6 H00L0000
arc: B1 S1_V02N0101
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 N1_V02S0701
arc: B6 V02N0701
arc: B7 W1_H02E0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 H02W0401
arc: C3 N1_V02S0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C7 H02W0601
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 F2
arc: D4 H02W0201
arc: D5 E1_H02W0201
arc: D6 F0
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F5
arc: M0 V00T0000
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: V01S0000 F6
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000010110101111
word: SLICEB.K1.INIT 0011000011111100
word: SLICEA.K0.INIT 0000010100001111
word: SLICEA.K1.INIT 0000000000000111
word: SLICED.K0.INIT 0111011101000100
word: SLICED.K1.INIT 1100110000001111
word: SLICEC.K0.INIT 0011111100001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R23C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V01N0001
arc: W3_H06W0003 E3_H06W0303
arc: A1 H02W0701
arc: A4 V00B0000
arc: B0 H01W0100
arc: B1 H02E0301
arc: B4 H02E0301
arc: C0 H02W0601
arc: C1 N1_V01N0001
arc: C4 E1_H02W0601
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D4 H02W0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H02W0001
arc: M4 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: V00B0000 Q4
arc: W1_H02W0201 F0
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000001100001111
word: SLICEA.K1.INIT 0000000000010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C18:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: V00B0100 Q7
word: SLICEA.K0.INIT 1111111111110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C19:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0101 E3_H06W0103
arc: V00B0100 E1_H02W0701
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A4 E1_H02W0501
arc: A5 N1_V02S0101
arc: B1 Q1
arc: B4 H02W0301
arc: B5 V00B0100
arc: C0 H02W0401
arc: C4 Q4
arc: C5 N1_V02S0201
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: E1_H01E0101 Q1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 E1_H02W0401
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: V00B0000 F4
arc: V01S0000 Q4
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C20:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0100 H02E0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A4 F5
arc: A5 Q5
arc: B1 Q1
arc: B4 V00B0100
arc: B5 H02E0301
arc: C0 H00L0100
arc: C4 S1_V02N0001
arc: C5 V00T0000
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D4 V00B0000
arc: D5 H02E0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 V01S0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: V01S0100 Q7
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
word: SLICEC.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000010000000
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C21:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H01E0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A5 E1_H01W0000
arc: B1 Q1
arc: B3 E1_H02W0301
arc: B5 V00B0100
arc: C0 N1_V01N0001
arc: C3 N1_V02S0401
arc: C5 V00T0100
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D3 H02W0201
arc: D5 E1_H02W0001
arc: E1_H01E0101 Q0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M3 E1_H02W0201
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 Q7
arc: V01S0100 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 0000110000111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C22:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H01E0101
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: B1 Q1
arc: C0 N1_V01N0001
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00B0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q7
arc: LSR1 E1_H02W0301
arc: M5 H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 Q7
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C23:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 H02W0401
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0701 H06W0203
arc: V00B0000 E1_H02W0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 N3_V06S0303
arc: A0 E1_H02W0501
arc: B4 H02E0301
arc: C0 E1_H02W0401
arc: C2 E1_H02W0401
arc: C4 S1_V02N0001
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 H02W0001
arc: D4 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: N1_V02N0601 Q4
arc: V01S0000 Q4
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0000111111001100
word: SLICEA.K0.INIT 0000101011111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R23C24:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 H01E0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E3_H06W0203
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A6 S1_V02N0101
arc: A7 E1_H01W0000
arc: B2 E1_H02W0101
arc: B7 H02E0301
arc: C0 H02E0601
arc: C2 E1_H02W0601
arc: C6 H02E0401
arc: C7 H01E0001
arc: CE0 V02S0201
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 E1_H02W0201
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: E1_H02E0001 Q2
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00B0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q7
arc: N1_V02N0601 F6
arc: S1_V02S0401 Q6
arc: S3_V06S0203 F7
arc: V00B0100 Q5
arc: V01S0000 Q2
arc: V01S0100 Q5
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1111000001010000
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1000010000100001
word: SLICEB.K0.INIT 0011000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R23C25:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0201
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0601
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0701
arc: A2 W1_H02E0501
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 N1_V02S0301
arc: A6 H00L0000
arc: A7 Q7
arc: B2 H02E0101
arc: B3 W1_H02E0301
arc: B4 H02E0301
arc: B5 H01E0101
arc: B6 V00B0000
arc: B7 E1_H02W0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q0
arc: V00B0100 Q5
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C26:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 H01E0001
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02S0301
arc: A7 Q7
arc: B0 V00B0000
arc: B1 N1_V02S0301
arc: B2 V02N0301
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 V02N0501
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: V01S0000 Q1
arc: V01S0100 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0301 F3
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C27:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 H02E0201
arc: H00R0100 V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00T0000 H02W0201
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 V02N0501
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: A4 V02N0101
arc: A5 H02W0701
arc: A6 V02N0301
arc: A7 E1_H02W0701
arc: B0 S1_V02N0101
arc: B1 N1_V02S0301
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B5 H01E0101
arc: B6 V00B0000
arc: B7 H02W0101
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 F0
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q5
arc: N3_V06N0103 F1
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0303 Q6
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: V01S0100 Q6
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C28:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V02N0501
arc: A3 H01E0001
arc: A4 V02S0301
arc: A5 W1_H02E0701
arc: A6 S1_V02N0101
arc: A7 Q7
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 H02E0301
arc: B3 V02N0301
arc: B4 S1_V02N0701
arc: B5 V00B0100
arc: B6 N1_V02S0501
arc: B7 V02S0701
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M4 V00T0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q4
arc: V01S0000 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C29:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02W0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0501
arc: A1 V02N0701
arc: A5 H02E0501
arc: A6 H02E0701
arc: A7 W1_H02E0501
arc: B0 H02W0301
arc: B1 E1_H01W0100
arc: B4 S1_V02N0701
arc: B6 E1_H02W0301
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 N1_V02S0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 H02W0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: S1_V02S0501 Q5
arc: V01S0000 Q4
arc: V01S0100 Q7
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1001000000001001
word: SLICEC.K1.INIT 0000111110101010
word: SLICED.K1.INIT 0000111110101010
word: SLICEC.K0.INIT 0011001111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R23C2:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R23C30:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A2 H02E0701
arc: A5 V02S0301
arc: B3 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 N1_V02S0501
arc: C0 E1_H02W0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0201
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q6
arc: W1_H02W0701 Q5
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000110011111100
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 0101111101010000
word: SLICEB.K0.INIT 0000101011111010
word: SLICEB.K1.INIT 0000110011111100
word: SLICED.K1.INIT 0011000000110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R23C31:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 H01E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 H01E0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A6 V02N0301
arc: B1 Q1
arc: B2 V02S0301
arc: B3 V02S0301
arc: B6 V00B0100
arc: C0 H00L0000
arc: C1 H00L0100
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C6 Q6
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D6 H00L0100
arc: E1_H01E0001 F2
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: V00B0100 Q5
arc: V01S0000 F6
arc: V01S0100 Q7
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111110011111100
word: SLICEB.K0.INIT 1011101110110011
word: SLICEB.K1.INIT 0001000100010011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R23C32:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: H00R0000 W1_H02E0601
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H01E0001
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 V02N0101
arc: B0 N1_V02S0101
arc: B2 W1_H02E0301
arc: B4 H02W0301
arc: C0 W1_H02E0401
arc: C1 E1_H02W0401
arc: C2 N1_V02S0601
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: C6 F4
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 W1_H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: V01S0000 Q6
arc: V01S0100 Q6
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q6
word: SLICED.K0.INIT 0000111110101010
word: SLICEC.K0.INIT 1000011100001111
word: SLICEA.K0.INIT 0011001111110000
word: SLICEA.K1.INIT 0101010111110000
word: SLICEB.K0.INIT 0000111111001100
word: SLICEC.K1.INIT 1010010100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R23C33:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A7 Q7
arc: B1 Q1
arc: B7 V01S0000
arc: C2 N1_V01N0001
arc: C7 E1_H01E0101
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V02N0001
arc: D7 V01N0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M4 V00B0100
arc: M5 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q1
arc: V00B0100 Q7
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111110101010
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C34:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: B1 W1_H02E0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: C0 V02S0401
arc: C1 E1_H01W0000
arc: C2 N1_V02S0401
arc: C3 V02N0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 N1_V02S0201
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q3
word: SLICEB.K1.INIT 0011000011111100
word: SLICEA.K1.INIT 0011000011111100
word: SLICEA.K0.INIT 0000111110101010
word: SLICEB.K0.INIT 0000111111001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C35:PLC2
arc: H00R0100 H02W0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: B0 H02W0301
arc: B1 H02E0301
arc: B2 V01N0001
arc: C1 N1_V02S0401
arc: C2 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 H02W0001
arc: D2 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 0000111111001100
word: SLICEA.K0.INIT 0010001011101110
word: SLICEB.K0.INIT 0000111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R23C36:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: B0 W1_H02E0101
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: C0 E1_H01W0000
arc: C1 N1_V01N0001
arc: C2 H02W0401
arc: C3 S1_V02N0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1101110111010101
word: SLICEB.K1.INIT 0001000100010101
word: SLICEA.K0.INIT 0000111111001100
word: SLICEA.K1.INIT 0000111110101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R23C37:PLC2
arc: E1_H02E0601 V06S0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A4 V02S0301
arc: A5 V02S0301
arc: B0 N1_V02S0301
arc: B1 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 H00L0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: D0 S1_V02N0201
arc: D1 N1_V02S0001
arc: D4 H02W0201
arc: D5 H02W0201
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: M0 V00T0000
arc: M4 V00B0000
arc: V01S0100 F4
word: SLICEC.K0.INIT 1110000011111111
word: SLICEC.K1.INIT 0000000000110111
word: SLICEA.K0.INIT 1100111110001111
word: SLICEA.K1.INIT 0000000100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C38:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 V02S0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V00B0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 N1_V02S0401
arc: D5 N1_V02S0401
arc: D6 H00L0100
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M2 H02W0601
arc: M4 V00B0000
arc: M6 V00T0000
arc: S1_V02S0401 F6
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 1111010111010101
word: SLICEB.K1.INIT 0000010100010101
word: SLICEA.K0.INIT 1111010111010101
word: SLICEA.K1.INIT 0000010100010101
word: SLICEC.K0.INIT 1010100011111111
word: SLICEC.K1.INIT 0000000001010111
word: SLICED.K0.INIT 1010100011111111
word: SLICED.K1.INIT 0000000001010111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R23C39:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: S1_V02S0601 H06E0303
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 E1_H01E0001
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: C0 H00L0000
arc: C1 N1_V02S0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H01W0000
arc: D5 V02N0401
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
arc: V01S0000 Q3
arc: V01S0100 F0
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1110001000100010
word: SLICEB.K0.INIT 1110001000100010
word: SLICEA.K0.INIT 1110000011111111
word: SLICEA.K1.INIT 0000000100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C40:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A2 V00B0000
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 S1_V02N0301
arc: C0 H00L0000
arc: C2 H00L0000
arc: C3 N1_V02S0401
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 H00R0000
arc: D3 V02N0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F0
arc: M0 V00T0100
arc: M2 V00B0100
arc: V01S0100 F2
word: SLICEB.K0.INIT 0101010110010101
word: SLICEB.K1.INIT 0011110000110011
word: SLICEA.K0.INIT 1010111011000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R23C41:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02N0201
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H06W0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A2 H02E0701
arc: A3 V00T0000
arc: B0 V02N0101
arc: B2 N1_V02S0301
arc: B3 H02E0101
arc: C0 V02N0401
arc: C2 H00L0100
arc: C3 H00L0000
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 V02N0201
arc: D3 V00B0100
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0301 Q3
arc: S1_V02S0201 Q0
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 1110001000100010
word: SLICEB.K0.INIT 1100101000001010
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C42:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0201
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02N0701
arc: A2 H01E0001
arc: A3 H00L0100
arc: A4 V02S0301
arc: B0 V00T0000
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0101
arc: C0 W1_H02E0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C7 V00T0100
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 E1_H02W0001
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0401 Q4
arc: N1_V02N0701 F7
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1011001110000000
word: SLICEC.K0.INIT 1011001110000000
word: SLICEB.K0.INIT 1110001000100010
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C43:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 H02E0601
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 H01E0001
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: C0 V02S0401
arc: C1 S1_V02N0401
arc: C2 V02S0401
arc: C3 H02W0401
arc: C5 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 V01S0100
arc: D5 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0001 Q0
arc: V01S0100 Q2
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1110001000100010
word: SLICEA.K1.INIT 1110001000100010
word: SLICEB.K0.INIT 1110001000100010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R23C44:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 V01N0101
arc: S1_V02S0301 H02W0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A1 F7
arc: A3 V02N0701
arc: A4 F5
arc: A5 V00B0000
arc: A6 V00T0100
arc: A7 E1_H02W0701
arc: B0 E1_H02W0301
arc: B1 H01W0100
arc: B3 E1_H02W0101
arc: B4 V02S0501
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: B7 V00B0100
arc: C1 S1_V02N0401
arc: C3 N1_V01N0001
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: C7 H02W0401
arc: CE0 W1_H02E0101
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02S0001
arc: D3 V02N0201
arc: D4 H00L0100
arc: D5 V02N0401
arc: D6 F2
arc: D7 H02W0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: M3 H00L0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0101 F1
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 0010000010100000
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0000000000000100
word: SLICED.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 1000000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R23C45:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0701 H01E0101
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A7 N1_V01N0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 S1_V02N0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V00B0100
arc: D7 S1_V02N0401
arc: E1_H01E0101 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 V01S0100
arc: M4 V00B0000
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0100 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1111101110111011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C46:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02N0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 W3_H06E0103
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 H02E0701
arc: A3 H02W0501
arc: A4 N1_V01N0101
arc: A6 H02W0501
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V02S0701
arc: B6 V02S0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C6 Q6
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V01S0100
arc: D2 Q2
arc: D3 W1_H02E0001
arc: D4 E1_H02W0201
arc: D6 V02S0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q6
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q7
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q7
arc: S1_V02S0401 F4
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W1_H02W0401 F6
arc: W1_H02W0601 Q4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1110110010100000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111111111100010
word: SLICEB.K1.INIT 1110101011000000
word: SLICED.K0.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R23C47:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: A0 S1_V02N0701
arc: A1 H02W0501
arc: A2 W1_H02E0501
arc: A7 H02E0701
arc: B1 Q1
arc: B2 V02N0101
arc: B7 V01S0000
arc: C0 H02W0601
arc: C1 V02S0401
arc: C2 V02S0401
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 V02S0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 H00L0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: N1_V02N0501 F7
arc: N1_V02N0701 Q7
arc: S3_V06S0203 Q4
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0501 Q7
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1010000010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R23C48:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: A0 H02E0701
arc: A4 N1_V01N0101
arc: B0 V02N0101
arc: B4 W1_H02E0101
arc: C0 V02S0401
arc: C4 V02N0201
arc: C6 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D4 V02S0401
arc: D6 V02S0401
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M2 V00T0100
arc: M4 H02E0401
arc: M6 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0601 Q6
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R23C49:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00R0000 H02E0601
arc: S1_V02S0001 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: B0 E1_H02W0301
arc: C0 S1_V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R23C50:PLC2
arc: E1_H02E0501 V02N0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 V02N0501
arc: W1_H02W0201 V06S0103
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0301
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C51:PLC2
arc: S1_V02S0501 H06E0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 V01N0101
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C52:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0101
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C53:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: V00T0100 N1_V02S0701
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C54:PLC2
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: A0 N1_V02S0701
arc: B1 V01N0001
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F0
arc: V00B0100 F7
arc: V01S0000 F1
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C55:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 H06W0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: A2 V00T0000
arc: C2 E1_H01W0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: V00T0000 Q0
word: SLICEB.K0.INIT 0101111110100000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C56:PLC2
arc: H00R0000 H02W0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: B0 H01W0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0011001111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C57:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: V00T0000 V02S0401
arc: W1_H02W0401 V06S0203
arc: A4 V00B0000
arc: B6 V00B0000
arc: C4 V00T0000
arc: CLK0 G_HPBX0100
arc: D4 E1_H02W0001
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0301
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: V01S0100 Q4
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0011001100000000
word: SLICEC.K0.INIT 0000000011111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R23C58:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: A2 N1_V02S0701
arc: B2 H00R0000
arc: C2 V02N0401
arc: C6 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0001
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0601 F6
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1000101100000011
word: SLICED.K0.INIT 0000111100001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R23C59:PLC2
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 S1_V02N0201
arc: A1 H00R0000
arc: A3 H00L0100
arc: B1 V00T0000
arc: B3 H00R0000
arc: B4 H00R0000
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0000
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 F0
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0100 Q2
arc: W1_H02W0001 F0
arc: W1_H02W0401 F6
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0110101010101010
word: SLICEC.K0.INIT 0011110011001100
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R23C64:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R23C70:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C76:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R23C82:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R23C88:PLC2
arc: N1_V02N0501 W3_H06E0303

.tile R23C8:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103

.tile R23C9:PLC2
arc: H00L0000 V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 E1_H01W0000
arc: V00T0000 S1_V02N0401
arc: C0 V02N0401
arc: C2 V02N0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 V02N0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C10:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0401 E3_H06W0203
arc: V00T0000 V02N0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: A2 H02E0701
arc: A3 F5
arc: A4 F5
arc: A6 F7
arc: A7 F5
arc: B1 F3
arc: B2 N1_V02S0101
arc: B4 V02S0501
arc: B5 N1_V01S0000
arc: B6 F3
arc: B7 V02S0501
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 S1_V02N0601
arc: C4 V01N0101
arc: C5 E1_H02W0601
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 F2
arc: D2 E1_H02W0001
arc: D3 H00R0000
arc: D4 V02N0601
arc: D6 E1_H02W0201
arc: D7 V02S0401
arc: E1_H01E0101 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1101110100000000
word: SLICEC.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000100000101
word: SLICEA.K1.INIT 1100000011111111
word: SLICEA.K0.INIT 1111000000001111
word: SLICEC.K1.INIT 0000001100000011
word: SLICED.K1.INIT 0000000011011111
word: SLICEB.K1.INIT 0000000010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R24C11:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V06S0203
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0303 H01E0101
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: A0 F5
arc: A1 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A7 V02N0101
arc: B1 F3
arc: B3 H02W0301
arc: B4 N1_V01S0000
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 V02S0701
arc: C0 E1_H02W0401
arc: C1 N1_V01N0001
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: C6 H02W0401
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D3 V02S0001
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 W1_H02E0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0101 Q1
arc: N1_V02N0401 F6
arc: S1_V02S0401 F6
arc: V01S0000 Q4
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 0000000000110001
word: SLICEC.K0.INIT 1111100011111000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000101000101
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 0100000011100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C12:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A6 W1_H02E0501
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 V02S0701
arc: B5 V02S0501
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 H02E0401
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 V02N0601
arc: E1_H01E0101 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q1
arc: S1_V02S0201 F2
arc: V00B0100 F5
arc: V01S0000 F6
arc: V01S0100 F0
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 0000000001000000
word: SLICEA.K1.INIT 0000000001010001
word: SLICEB.K0.INIT 0000000011010101
word: SLICEB.K1.INIT 0000000011110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C13:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00L0100 E1_H02W0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 V01N0101
arc: W3_H06W0303 E1_H02W0501
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 V02N0301
arc: A6 F5
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 E1_H02W0401
arc: C5 H02E0601
arc: C7 E1_H02W0401
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D5 E1_H02W0201
arc: D6 V02N0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0101 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0101000101010101
word: SLICEA.K1.INIT 0101000001010100
word: SLICEB.K0.INIT 0000000100000101
word: SLICEB.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0101000001011111
word: SLICED.K0.INIT 0000000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R24C14:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 F7
arc: A3 F5
arc: A4 H02W0701
arc: A6 F5
arc: A7 H02W0701
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B4 S1_V02N0701
arc: B5 V02S0701
arc: B7 F3
arc: C0 F4
arc: C1 F4
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 V02N0201
arc: C6 V01N0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 N1_V01S0000
arc: D4 N1_V02S0601
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 E1_H02W0301
arc: M0 H02W0601
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F7
arc: V00T0000 F0
arc: V01S0000 F3
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1110111001000100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0000001000000111
word: SLICEC.K1.INIT 0000110000111111
word: SLICED.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000010101011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C15:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 W1_H02E0701
arc: A4 F5
arc: A6 F5
arc: A7 F5
arc: B0 H00R0100
arc: B1 H00R0100
arc: B3 V02S0301
arc: B4 S1_V02N0701
arc: B5 V02N0701
arc: B6 F3
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C3 H02W0401
arc: C5 E1_H02W0401
arc: C6 W1_H02E0601
arc: C7 H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 F0
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 F5
arc: E1_H01E0101 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N3_V06N0303 F5
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0000 F4
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0111110001111111
word: SLICEA.K1.INIT 0100110001001111
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 1100000011110011
word: SLICED.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1000000011010000
word: SLICEC.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 0011000000111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R24C16:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A1 H02E0701
arc: A2 F5
arc: A3 F5
arc: A4 H02W0501
arc: A5 V02S0101
arc: A6 V02S0101
arc: A7 F5
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02W0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C5 F4
arc: C6 V02S0201
arc: C7 H01E0001
arc: D0 H01E0101
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 E1_H01W0100
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: M0 V00B0100
arc: M2 V00B0000
arc: N1_V01N0001 F2
arc: S1_V02S0401 F6
arc: V01S0000 F6
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 0100010011000000
word: SLICEB.K1.INIT 0111011111110011
word: SLICEC.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0011001101010101
word: SLICEA.K0.INIT 1011100011111111
word: SLICEA.K1.INIT 1010100000100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 H00R0000
arc: A5 H02E0701
arc: A6 F7
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 F4
arc: C3 S1_V02N0601
arc: C4 E1_H02W0601
arc: C5 E1_H01E0101
arc: C6 V01N0101
arc: C7 E1_H01E0101
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: M0 V00T0100
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: V01S0100 F2
arc: W1_H02W0101 F3
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
word: SLICEA.K1.INIT 0011111101110111
word: SLICEC.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111110000110000
word: SLICED.K0.INIT 0101010100001111
word: SLICEA.K0.INIT 0000110001000100
word: SLICEB.K0.INIT 1111111111001100
word: SLICED.K1.INIT 1100111111000000
word: SLICEB.K1.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R24C18:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 V02S0401
arc: S1_V02S0301 H02W0301
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A6 H00R0000
arc: B0 V02N0101
arc: B2 H02W0101
arc: B3 V02S0101
arc: B4 V02S0701
arc: B5 V02S0501
arc: B7 V00B0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: V01S0100 F6
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C19:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0103 N3_V06S0103
arc: C4 V02N0001
arc: C6 V02N0201
arc: C7 V02N0001
arc: D4 E1_H02W0201
arc: D6 E1_H02W0001
arc: D7 H02W0001
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R24C20:PLC2
arc: W1_H02W0001 V06S0003
arc: W3_H06W0203 E3_H06W0203
arc: B2 V02N0301
arc: D2 V02S0201
arc: F2 F2_SLICE
arc: H01W0000 F2
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R24C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0201

.tile R24C22:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: B1 H02W0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: D0 V02N0001
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000010100001111
word: SLICEA.K1.INIT 0000000100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C23:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0501
arc: C0 E1_H02W0601
arc: C6 H02E0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D6 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R24C24:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 V02S0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0501
arc: A2 H01E0001
arc: A3 N1_V02S0501
arc: A4 S1_V02N0301
arc: A5 N1_V01S0100
arc: A6 V02S0301
arc: A7 H02W0701
arc: B2 H00L0000
arc: B3 H02E0301
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B6 V00T0000
arc: B7 V00B0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C25:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A4 V02S0301
arc: A5 V00T0000
arc: A6 H02E0701
arc: A7 W1_H02E0701
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B2 H02E0301
arc: B3 S1_V02N0101
arc: B4 N1_V01S0000
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 S1_V02N0501
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C26:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0101
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 N1_V02S0701
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 N1_V02S0101
arc: A7 N1_V01S0100
arc: B0 S1_V02N0101
arc: B1 V02S0301
arc: B2 H02W0301
arc: B3 H00R0100
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B6 V00T0000
arc: B7 H02W0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q1
arc: LSR0 W1_H02E0501
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C27:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 S1_V02N0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0501
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: A7 N1_V02S0301
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 V02N0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 N1_V01S0000
arc: B7 H02W0301
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C28:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 E1_H02W0701
arc: A2 W1_H02E0701
arc: A3 H02E0701
arc: A7 V02S0101
arc: B0 V02S0301
arc: B1 V00B0000
arc: B4 V02N0501
arc: B5 E1_H02W0101
arc: B6 H02E0101
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C29:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02S0401
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W3_H06W0203 E3_H06W0103
arc: A1 H02E0501
arc: A3 H02E0701
arc: A5 V02S0101
arc: B0 V02S0301
arc: B2 H02E0101
arc: B4 V02S0701
arc: B6 E1_H02W0301
arc: B7 V02N0501
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C30:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 H02W0001
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A2 V00T0000
arc: A5 H02E0501
arc: A6 V02N0301
arc: A7 E1_H02W0701
arc: B1 H01W0100
arc: B3 H02W0101
arc: B4 H02E0301
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C31:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A5 W1_H02E0701
arc: A7 E1_H02W0701
arc: B0 V02N0101
arc: B1 E1_H02W0301
arc: B2 H01W0100
arc: B3 H02E0101
arc: B4 H02W0301
arc: B6 E1_H02W0101
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C32:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N1_V01S0000
arc: A2 H02W0501
arc: A3 F5
arc: A5 E1_H02W0701
arc: A6 N1_V01S0100
arc: A7 H02E0501
arc: B2 E1_H01W0100
arc: B3 H00R0100
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V02S0501
arc: C2 V02S0401
arc: C3 E1_H02W0601
arc: C5 V02S0201
arc: C6 H02W0601
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D2 H02E0001
arc: D3 V02N0201
arc: D5 H00L0100
arc: D6 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0201 Q2
arc: N3_V06N0103 Q2
arc: V01S0000 F3
arc: V01S0100 F6
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C33:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H01W0000
arc: A1 E1_H01E0001
arc: A3 E1_H02W0501
arc: A4 V02S0301
arc: A5 F7
arc: A6 N1_V01N0101
arc: A7 H02W0501
arc: B0 V02N0301
arc: B1 Q1
arc: B3 E1_H02W0101
arc: B4 H00L0000
arc: B6 V01S0000
arc: B7 F3
arc: C2 H00L0100
arc: C3 W1_H02E0601
arc: C4 H02W0401
arc: C5 F4
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q0
arc: N3_V06N0103 Q2
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000000100000001
word: SLICEA.K1.INIT 1110111011101110
word: SLICEB.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 1111111111001100
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K1.INIT 1000000000001000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C34:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00R0100 V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 E1_H01E0001
arc: A1 V02N0701
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 F7
arc: A7 V02N0101
arc: B2 V02N0301
arc: B3 H02W0301
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C0 V02S0601
arc: C1 H00L0000
arc: C2 N1_V01S0100
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 W1_H02E0601
arc: C6 S1_V02N0001
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02S0001
arc: D2 H01E0101
arc: D3 H02E0201
arc: D4 N1_V02S0601
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q6
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000111110101010
word: SLICEC.K0.INIT 0000101011111010
word: SLICED.K0.INIT 0000111111001100
word: SLICEA.K1.INIT 0000101011111010
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0011000011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R24C35:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02E0201
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A2 E1_H01E0001
arc: B2 H02W0101
arc: B5 E1_H02W0101
arc: C0 H00L0000
arc: C2 E1_H02W0401
arc: C5 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V02N0001
arc: D5 E1_H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q2
arc: V01S0000 Q2
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q5
word: SLICEC.K1.INIT 0011001111110000
word: SLICEA.K0.INIT 0101010111110000
word: SLICEB.K0.INIT 1110101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C36:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0401
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A1 H02W0501
arc: A2 H02E0501
arc: B0 V02N0101
arc: B1 H02E0301
arc: B3 V02N0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02S0601
arc: C3 W1_H02E0601
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q0
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 0011000011111100
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 0000111110101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R24C37:PLC2
arc: H00R0000 H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 N1_V02S0701
arc: A3 V00T0000
arc: B1 H02E0101
arc: B2 H02E0301
arc: C0 H02W0401
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 0101010111001100
word: SLICEB.K0.INIT 0011111100001100
word: SLICEB.K1.INIT 0000111110101010
word: SLICEA.K0.INIT 0000111110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C38:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: B0 W1_H02E0301
arc: B1 V00T0000
arc: B2 E1_H01W0100
arc: B3 W1_H02E0301
arc: B4 H00L0000
arc: C0 V02S0601
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C3 H00L0100
arc: C4 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02S0201
arc: D4 V00B0000
arc: E1_H01E0101 Q4
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0601 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000111111001100
word: SLICEC.K0.INIT 0000110011111100
word: SLICEA.K0.INIT 0011111100001100
word: SLICEA.K1.INIT 0000111111001100
word: SLICEB.K1.INIT 0011000011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R24C39:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0101 H01E0101
arc: V00B0100 S1_V02N0301
arc: W3_H06W0203 E1_H01W0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: B0 H02E0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: C0 N1_V01S0100
arc: C2 H00L0000
arc: C3 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q0
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: W1_H02W0001 F2
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1110111100001111
word: SLICEB.K1.INIT 0000000100001111
word: SLICEA.K0.INIT 0000111111001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R24C40:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0101 W1_H02E0101
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: A0 H02E0501
arc: B0 H02E0301
arc: B1 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 V00T0100
word: SLICEA.K1.INIT 0011001111000011
word: SLICEA.K0.INIT 0101010110010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R24C41:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0701 V06S0203
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02W0501
arc: N3_V06N0103 H06E0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: A2 H02W0701
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 V00B0000
arc: A7 V02N0301
arc: B2 V02N0101
arc: B3 V01N0001
arc: B4 H02E0101
arc: B5 V02N0501
arc: B6 N1_V01S0000
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0401 F6
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C42:PLC2
arc: E1_H02E0401 V01N0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H01E0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 V01N0101
arc: A2 F5
arc: A5 V00T0100
arc: B2 H02W0301
arc: B5 V02N0501
arc: C2 E1_H01W0000
arc: C4 V01N0101
arc: C5 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D4 F2
arc: D5 H02E0001
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0701 Q7
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000001000000010
word: SLICEC.K1.INIT 0011001000000010
word: SLICEC.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R24C43:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0101 H01E0101
arc: N3_V06N0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0501 V02N0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A3 V00T0000
arc: A6 N1_V01N0101
arc: B0 H01W0100
arc: B1 H01W0100
arc: B6 V00T0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 H00L0100
arc: C6 V02N0001
arc: C7 E1_H01E0101
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 Q2
arc: D6 V02N0601
arc: D7 H01W0000
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0601 F6
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F7
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 F0
arc: W1_H02W0301 Q3
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1111011100000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0101101001011010
word: SLICEA.K0.INIT 1110111011100110
word: SLICEA.K1.INIT 1111111111110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C44:PLC2
arc: H00L0100 S1_V02N0301
arc: S1_V02S0001 H02E0001
arc: V00T0100 H02W0101
arc: A1 V02N0701
arc: A4 F5
arc: A5 Q5
arc: A6 F5
arc: A7 H02E0701
arc: B1 V02S0301
arc: B2 F3
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 E1_H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C5 V00T0000
arc: C6 V02N0001
arc: C7 W1_H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 F0
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: N3_V06N0303 F6
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: V00T0000 Q2
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000110100000101
word: SLICED.K1.INIT 0111010100000000
word: SLICEC.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000000010000
word: SLICED.K0.INIT 0000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C45:PLC2
arc: E1_H02E0501 V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 N1_V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0101 N1_V02S0101
arc: A0 V02N0701
arc: B0 E1_H01W0100
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C46:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0003 W3_H06E0003
arc: W1_H02W0301 V02N0301
arc: A0 H00L0000
arc: A5 V00T0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B5 H00L0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 Q2
arc: D5 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0100 F5
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0501 F5
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: W1_H02W0201 Q0
word: SLICEA.K1.INIT 1111000011000011
word: SLICEA.K0.INIT 1010101010101001
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1111111111111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C47:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0701 E1_H01W0100
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: S1_V02S0001 E1_H01W0000
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A7 V00T0100
arc: B1 V02N0301
arc: B2 E1_H02W0101
arc: B7 V02N0501
arc: C1 E1_H01W0000
arc: C2 V02N0401
arc: C7 H02E0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 V01S0100
arc: D7 H00R0100
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M0 E1_H02W0601
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00B0100 F7
arc: V01S0000 Q4
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000000001010111
word: SLICEB.K0.INIT 1000100010000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R24C48:PLC2
arc: E1_H02E0501 V01N0101
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 H02W0301
arc: B2 H02E0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 V01S0000
arc: B7 V00B0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: F2 F2_SLICE
arc: H00L0100 Q3
arc: H01W0000 F2
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V00B0100 Q7
arc: V01S0000 Q6
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R24C49:PLC2
arc: N1_V02N0201 H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0701
arc: A1 H02E0501
arc: B0 V02N0101
arc: B1 S1_V02N0101
arc: F2 F2_SLICE
arc: V01S0000 F2
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R24C50:PLC2
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0201 H06E0103
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C51:PLC2
arc: H00R0100 V02S0501
arc: W1_H02W0701 V06S0203
arc: B0 H02W0101
arc: B1 H02W0101
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D7 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q0
arc: V00T0100 Q1
word: SLICEA.K1.INIT 1111111100110000
word: SLICED.K1.INIT 1111111100110000
word: SLICEA.K0.INIT 1111111100110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R24C52:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: H00R0100 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 V06S0303
arc: A2 H00L0100
arc: A4 E1_H01W0000
arc: B0 V00T0000
arc: B1 E1_H01W0100
arc: B3 V02N0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: V00T0000 Q2
arc: V01S0000 Q4
word: SLICEA.K1.INIT 1111000011111100
word: SLICEB.K0.INIT 1111000011111010
word: SLICEA.K0.INIT 1111000011111100
word: SLICEB.K1.INIT 1111001111110000
word: SLICEC.K0.INIT 1010111110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R24C53:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: A3 V01N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
word: SLICEA.K1.INIT 1111111100110000
word: SLICEB.K0.INIT 1111111100110000
word: SLICEA.K0.INIT 1111111100110000
word: SLICEB.K1.INIT 1111111100100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R24C54:PLC2
arc: H00R0100 V02S0501
arc: W1_H02W0501 V02S0501
arc: A3 H01E0001
arc: B1 V02S0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: C2 H00L0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 H02E0201
arc: D3 H02E0201
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 1111111100100010
word: SLICEB.K0.INIT 1111111100110000
word: SLICEA.K1.INIT 1111111100110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C55:PLC2
arc: C2 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: F2 F2_SLICE
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0001 Q2
word: SLICEB.K0.INIT 0000111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C56:PLC2
arc: C0 V02N0401
arc: C3 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0301 Q3
arc: V01S0000 Q0
word: SLICEB.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C57:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: C0 N1_V01S0100
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 N1_V01S0000
arc: D2 S1_V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0201 Q0
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C58:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C59:PLC2
arc: H00L0100 V02N0101
arc: CLK0 G_HPBX0100
arc: LSR0 H02E0301
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C8:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: S1_V02S0101 H02W0101
arc: A7 H00L0000
arc: B7 V02N0501
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C9:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02N0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 V02N0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 V02N0501
arc: A1 H02W0501
arc: A2 E1_H02W0701
arc: A5 N1_V01N0101
arc: B1 V02N0101
arc: B2 E1_H02W0101
arc: B5 V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C5 H02W0401
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V02S0201
arc: D5 E1_H02W0201
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: LSR0 V00T0000
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
word: SLICEB.K0.INIT 0011001100100010
word: SLICEC.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1101111111010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C10:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 S3_V06N0203
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: A0 H00L0000
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B4 N1_V02S0501
arc: B5 F3
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 S1_V02N0401
arc: C5 F4
arc: C6 S1_V02N0201
arc: C7 V02S0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 Q2
arc: D3 H02E0001
arc: D4 H01W0000
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0101 F7
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0401 F6
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0201 Q2
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 0000001100000011
word: SLICED.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1111000011000011
word: SLICEA.K0.INIT 1010101010101001
word: SLICEB.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111111111111110
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R25C11:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 E3_H06W0303
arc: A0 V02S0501
arc: A3 E1_H02W0701
arc: B0 F3
arc: B1 V02S0301
arc: B3 E1_H02W0301
arc: C0 V02S0601
arc: C1 H00L0100
arc: C3 N1_V02S0401
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D3 N1_V02S0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0000 Q6
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: V01S0100 Q6
word: SLICEB.K1.INIT 0100000001010001
word: SLICEA.K0.INIT 0011000000110001
word: SLICEA.K1.INIT 0000110000001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R25C12:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: V00B0100 V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 E3_H06W0203
arc: A0 H02W0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 F5
arc: B0 E1_H01W0100
arc: B2 H02W0301
arc: B3 H02W0301
arc: C1 F4
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H00R0100
arc: E1_H01E0001 F1
arc: E1_H02E0201 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F4
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 1000110010000000
word: SLICEB.K1.INIT 1011111110110011
word: SLICEC.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1011101100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R25C13:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: A0 N1_V02S0701
arc: A1 E1_H02W0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 F7
arc: A6 E1_H02W0701
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02S0701
arc: C0 V02S0601
arc: C1 N1_V01S0100
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 N1_V02S0201
arc: C6 V00T0100
arc: C7 H01E0001
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 F2
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F0
arc: LSR1 H02W0301
arc: M0 E1_H02W0601
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V00B0000 F6
word: SLICEB.K0.INIT 1111010111110011
word: SLICEB.K1.INIT 0000010100000011
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000100000001011
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1111001011110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R25C14:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 H02E0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: S3_V06S0003 N1_V02S0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H01E0001
arc: A3 F5
arc: A5 N1_V02S0101
arc: B0 F3
arc: B2 H01W0100
arc: B3 H02E0101
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 N1_V02S0701
arc: B7 N1_V02S0701
arc: C0 H02E0601
arc: C2 V02S0401
arc: C3 H00R0100
arc: C4 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 H01E0101
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: N1_V02N0201 F2
arc: V00B0000 F4
arc: W1_H02W0401 F6
word: SLICEC.K1.INIT 1101110100010001
word: SLICEB.K1.INIT 0000100000001011
word: SLICEA.K0.INIT 0000001100000001
word: SLICEA.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0011000011111100
word: SLICEB.K0.INIT 0011111100110000
word: SLICED.K1.INIT 0011000011111100
word: SLICED.K0.INIT 1100000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R25C15:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: A3 V02S0501
arc: A4 F5
arc: A7 F5
arc: B0 H02W0301
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: C0 N1_V02S0601
arc: C3 F4
arc: C5 H01E0001
arc: C6 E1_H02W0601
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 H02E0001
arc: D5 H00L0100
arc: D6 F0
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0201 Q2
arc: N1_V02N0501 F7
arc: S3_V06S0303 F6
word: SLICEB.K0.INIT 0000000011001100
word: SLICEA.K0.INIT 1100000011110011
word: SLICED.K0.INIT 1111000011111111
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1110111000100010
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000010111000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R25C16:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 V02S0501
arc: A4 W1_H02E0701
arc: A7 H02W0701
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 H02E0101
arc: B7 V02S0701
arc: C0 H00R0100
arc: C1 F4
arc: C4 H02W0401
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V01S0100
arc: D2 H01E0101
arc: D4 E1_H02W0201
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: H01W0000 F0
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 Q2
arc: N1_V02N0701 F7
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICEB.K0.INIT 1000100000000000
word: SLICEC.K0.INIT 0000010110101111
word: SLICED.K1.INIT 0001000111011101
word: SLICEA.K0.INIT 1010100000100000
word: SLICEA.K1.INIT 1111011111010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R25C17:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 W3_H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 H02E0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 F7
arc: A2 W1_H02E0501
arc: A3 F5
arc: A6 H00L0000
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 E1_H02W0101
arc: B4 W1_H02E0301
arc: B5 V02S0501
arc: B6 E1_H02W0101
arc: B7 V02S0701
arc: C0 H00R0100
arc: C1 H00R0100
arc: C3 F4
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: C6 W1_H02E0401
arc: C7 V00B0100
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02S0001
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 F5
arc: LSR1 V00T0100
arc: M0 W1_H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: N1_V02N0501 F7
arc: V01S0100 F3
word: SLICEB.K0.INIT 1000100000000000
word: SLICEB.K1.INIT 0000111101010101
word: SLICEC.K1.INIT 1111110000110000
word: SLICED.K1.INIT 0011000000111111
word: SLICEC.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 1011000010000000
word: SLICEA.K1.INIT 1011111110001111
word: SLICED.K0.INIT 0111010000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R25C18:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02W0701
arc: A0 E1_H02W0501
arc: A2 H02E0701
arc: A3 E1_H02W0701
arc: A7 H02W0701
arc: B0 V02S0301
arc: C0 N1_V01S0100
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0601
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 Q2
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: M0 H01E0001
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00T0000 F0
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0111000000000000
word: SLICED.K1.INIT 1010101011111111
word: SLICEB.K1.INIT 1111010100000101
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R25C19:PLC2
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 S3_V06N0203

.tile R25C20:PLC2
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 E1_H02W0301
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100

.tile R25C21:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 E3_H06W0303
arc: W1_H02W0401 E3_H06W0203

.tile R25C22:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R25C23:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: C0 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 S1_V02N0201
arc: N1_V02N0101 H06W0103
arc: N1_V02N0701 S1_V02N0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 N1_V02S0601
arc: C0 H00L0000
arc: C4 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D4 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C25:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: V00T0000 N1_V02S0401
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02S0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: A5 F7
arc: A6 F5
arc: A7 V02N0101
arc: B0 H02E0101
arc: B3 H02E0301
arc: B4 N1_V02S0501
arc: B5 F3
arc: B6 V02S0501
arc: B7 N1_V02S0701
arc: C0 H02E0601
arc: C3 V02S0401
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C6 F4
arc: C7 S1_V02N0001
arc: D0 H00R0000
arc: D3 N1_V02S0001
arc: D4 N1_V02S0601
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: D7 H02E0001
arc: E1_H02E0201 F0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 1111001101010001
word: SLICEB.K1.INIT 1000110010101111
word: SLICED.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 1000000000001000
word: SLICEC.K0.INIT 1001000000001001
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R25C26:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 N1_V02S0101
arc: N1_V02N0201 E3_H06W0103
arc: S3_V06S0103 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 F5
arc: A4 W1_H02E0501
arc: A5 V02S0101
arc: B0 V02S0301
arc: B1 E1_H01W0100
arc: B4 H02E0101
arc: C0 V02N0401
arc: C1 H02E0601
arc: C4 V02N0001
arc: C5 E1_H02W0601
arc: D0 V02S0201
arc: D1 F0
arc: D4 H02E0001
arc: D5 H02W0201
arc: E1_H01E0001 F4
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
word: SLICEC.K0.INIT 1001000000001001
word: SLICEC.K1.INIT 1010000001010000
word: SLICEA.K0.INIT 1001000000001001
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R25C27:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: S1_V02S0301 N3_V06S0003
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A1 H02E0701
arc: A2 H01E0001
arc: A3 H02E0501
arc: A4 E1_H02W0501
arc: A6 N1_V01N0101
arc: B0 H00R0100
arc: B1 N1_V02S0301
arc: B2 S1_V02N0101
arc: B3 H02W0301
arc: B4 S1_V02N0701
arc: B6 V00B0100
arc: B7 H02W0101
arc: C0 V02N0601
arc: C1 H02W0401
arc: C2 N1_V02S0601
arc: C3 N1_V01N0001
arc: C4 S1_V02N0001
arc: C6 N1_V02S0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 F0
arc: D4 H02E0201
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N3_V06N0303 Q6
arc: V00B0100 F7
word: SLICED.K1.INIT 0000001111001111
word: SLICED.K0.INIT 0000111100011011
word: SLICEB.K0.INIT 1000000000100000
word: SLICEA.K0.INIT 1000001001000001
word: SLICEB.K1.INIT 1001000000000000
word: SLICEA.K1.INIT 1000001001000001
word: SLICEC.K0.INIT 1001000000001001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C28:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0501
arc: A1 H00L0000
arc: A2 E1_H01E0001
arc: A4 F5
arc: B0 N1_V02S0301
arc: B1 W1_H02E0301
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 H02E0301
arc: B5 W1_H02E0101
arc: C0 W1_H02E0401
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 W1_H02E0601
arc: C4 V02N0001
arc: C5 N1_V02S0201
arc: D0 V02S0001
arc: D1 F2
arc: D2 H01E0101
arc: D3 F0
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: H01W0100 F1
word: SLICEC.K1.INIT 1100001100000000
word: SLICEC.K0.INIT 1000000000001000
word: SLICEA.K0.INIT 1001000000001001
word: SLICEB.K1.INIT 1100001100000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0011001011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R25C29:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 N1_V02S0601
arc: W1_H02W0501 N1_V02S0501
arc: A0 H00L0000
arc: A3 V00T0000
arc: B0 V02S0101
arc: B3 H02W0301
arc: C0 N1_V02S0601
arc: C3 N1_V01S0100
arc: C5 V02S0201
arc: C7 N1_V02S0001
arc: D0 H02E0001
arc: D3 H02E0001
arc: D5 H02E0001
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0101010111110011
word: SLICEB.K1.INIT 0000111110111011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R25C30:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06W0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601

.tile R25C31:PLC2
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0701
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C32:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: B0 H01W0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C33:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0001 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0701
arc: B0 V02N0301
arc: B2 F3
arc: C0 S1_V02N0601
arc: C3 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D2 V02S0001
arc: D3 N1_V02S0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: V00T0000 F2
word: SLICEA.K0.INIT 1111000100000000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R25C34:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0501
arc: C0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111101010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C35:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: V00T0000 H02W0201
arc: A0 E1_H02W0701
arc: A2 H02W0701
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: A5 H02E0701
arc: B2 H00L0000
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 E1_H02W0301
arc: B7 H02W0301
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
word: SLICED.K1.INIT 0011001100111100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C36:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: A5 N1_V01N0101
arc: A6 E1_H02W0701
arc: B2 H02W0101
arc: B3 V02S0101
arc: B4 H01E0101
arc: B5 N1_V01S0000
arc: B6 V01S0000
arc: C2 V02S0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 V02S0001
arc: C6 V00B0100
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 H02E0201
arc: E1_H01E0101 Q3
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q3
arc: V00B0100 F5
arc: V01S0000 Q2
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R25C37:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 V02S0701
arc: A0 V02S0701
arc: A2 H02E0701
arc: A3 N1_V02S0701
arc: A4 V00B0000
arc: A5 H02E0501
arc: A6 H02W0501
arc: A7 H00L0000
arc: B2 N1_V02S0301
arc: B3 H00R0000
arc: B4 H02E0301
arc: B5 V00B0100
arc: E1_H01E0001 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: W1_H02W0101 F3
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R25C38:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0203
arc: C7 E1_H02W0601
arc: D7 H01W0000
arc: F7 F7_SLICE
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R25C39:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0103 E3_H06W0103
arc: B0 V02S0101
arc: C0 E1_H01W0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C40:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: V00T0000 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: A0 H00L0000
arc: A1 H00L0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 V00T0000
word: SLICEA.K0.INIT 1111010111010101
word: SLICEA.K1.INIT 0000010100010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R25C41:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: V00T0100 H02E0101
arc: W1_H02W0001 V06S0003
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H00L0100
arc: A3 H00L0100
arc: A5 V00T0000
arc: A6 F5
arc: B0 V02S0101
arc: B1 H00R0100
arc: B2 E1_H01W0100
arc: B3 H02W0101
arc: B5 V01S0000
arc: B6 F3
arc: B7 H02W0101
arc: C0 H00R0100
arc: C1 N1_V01S0100
arc: C2 E1_H01W0000
arc: C3 H00L0000
arc: C5 H02E0401
arc: C6 H02E0601
arc: C7 N1_V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0201
arc: D2 V01S0100
arc: D3 N1_V02S0201
arc: D5 H02E0201
arc: D6 H02W0001
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K1.INIT 1000010010100101
word: SLICEB.K1.INIT 0000000000110001
word: SLICED.K0.INIT 1000000000001000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R25C42:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: W1_H02W0201 N1_V02S0201
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 H02E0701
arc: A5 H02E0701
arc: B0 V02S0101
arc: B1 N1_V02S0301
arc: B2 H02W0301
arc: B4 V02S0701
arc: B5 V02S0501
arc: B6 V02S0501
arc: C0 H02W0601
arc: C1 H02E0601
arc: C2 N1_V01S0100
arc: C4 H01E0001
arc: C5 H02W0401
arc: C6 F4
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 V00B0100
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 V00B0000
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F5
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEC.K1.INIT 0001110000000000
word: SLICED.K0.INIT 0000001100000000
word: SLICEC.K0.INIT 0100010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R25C43:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V02S0601
arc: A0 V02S0501
arc: A2 H01E0001
arc: A3 H01E0001
arc: A5 V02N0101
arc: B0 W1_H02E0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 V02S0001
arc: D3 V02S0201
arc: D5 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0000 F5
word: SLICEA.K0.INIT 0000000010001000
word: SLICEB.K0.INIT 1100000001110000
word: SLICEB.K1.INIT 1111000001110000
word: SLICEC.K1.INIT 1010111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C44:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0501
arc: A3 V00T0000
arc: A4 N1_V01S0100
arc: A6 N1_V01S0100
arc: A7 F5
arc: B0 V00T0000
arc: B2 W1_H02E0101
arc: B3 H02W0301
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: C0 V02S0601
arc: C2 H02E0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 F4
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 V02S0401
arc: E1_H01E0001 F7
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: V01S0000 F7
arc: V01S0100 F0
arc: W1_H02W0201 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 0100010101010110
word: SLICED.K1.INIT 0000010100000101
word: SLICED.K0.INIT 0000000001010110
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0000001100000000
word: SLICEB.K1.INIT 0011001100100001
word: SLICEA.K0.INIT 0000000001101010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C45:PLC2
arc: E1_H02E0301 V06S0003
arc: H00R0000 H02E0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: A0 H02E0701
arc: A1 H01E0001
arc: A2 H01E0001
arc: A4 V02S0101
arc: B0 H01W0100
arc: B4 H02E0101
arc: C0 H02E0601
arc: C1 N1_V01N0001
arc: C2 F4
arc: C4 N1_V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 N1_V02S0201
arc: D2 V01S0100
arc: D4 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V01S0100 Q0
arc: W1_H02W0301 F1
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 1010000010101010
word: SLICEC.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R25C46:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: B0 H01W0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1100110000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C47:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H06E0103
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: B1 E1_H01W0100
arc: C1 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: V01S0100 Q0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R25C48:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02S0501
arc: A1 V02N0701
arc: A2 V01N0101
arc: A7 Q7
arc: B1 V02N0301
arc: B2 H00R0100
arc: B4 V02S0701
arc: B7 N1_V01S0000
arc: C1 N1_V01S0100
arc: C2 V02S0401
arc: C4 E1_H01E0101
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 V00T0100
arc: D4 S1_V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: V00T0000 F2
arc: V01S0100 Q1
word: SLICEB.K0.INIT 1000001001000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001001000001
word: SLICED.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 1100000000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R25C49:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 H01E0001
arc: A3 F5
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B5 V02S0701
arc: C0 W1_H02E0601
arc: C1 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 N1_V01S0000
arc: D5 S1_V02N0601
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0101 F3
arc: V01S0000 Q1
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111111100110000
word: SLICEA.K1.INIT 1111111100110000
word: SLICEC.K1.INIT 1111111100110011
word: SLICEB.K1.INIT 1111111110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R25C50:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: H00R0000 H02E0601
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0201 V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C51:PLC2
arc: H00R0100 N1_V02S0501
arc: S3_V06S0203 N3_V06S0103
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
word: SLICEB.K0.INIT 1111111100110000
word: SLICEA.K1.INIT 1111111100110000
word: SLICEA.K0.INIT 1111111100110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R25C52:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 V02N0201
arc: W1_H02W0101 S1_V02N0101
arc: A2 H00L0100
arc: A5 S1_V02N0101
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B6 V00B0100
arc: C0 H00L0000
arc: C1 W1_H02E0401
arc: C2 H00L0000
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0201
arc: D2 V02N0201
arc: D5 H01W0000
arc: D6 V00B0000
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q5
arc: V01S0100 Q6
word: SLICEA.K1.INIT 1111111100110000
word: SLICEB.K0.INIT 1111111100001010
word: SLICEA.K0.INIT 1100111111001100
word: SLICEC.K1.INIT 1111010111110000
word: SLICED.K0.INIT 1111111100001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R25C53:PLC2
arc: H00L0000 H02E0001
arc: H00R0100 H02W0501
arc: A0 V01N0101
arc: A3 V00T0000
arc: B0 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: C2 H00L0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: V00T0000 Q2
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111111100100010
word: SLICEB.K0.INIT 1111111100110000
word: SLICEB.K1.INIT 1111111100100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R25C54:PLC2
arc: W1_H02W0501 N1_V02S0501

.tile R25C55:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 V02S0001
arc: V00T0100 N1_V02S0501
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C56:PLC2
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 V02N0201
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0301
arc: B1 Q1
arc: B3 Q3
arc: B6 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F0
arc: N1_V02N0401 F6
arc: V00T0000 Q2
arc: V01S0000 F4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C57:PLC2
arc: H00L0000 V02S0201
arc: V00B0000 H02W0601
arc: V00T0000 V02N0601
arc: A0 H00L0000
arc: A7 N1_V01S0100
arc: B1 V01N0001
arc: B2 V02N0101
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
arc: S1_V02S0101 F1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V01S0000 F7
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C58:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 S3_V06N0003
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0601 N1_V02S0601
arc: A5 Q5
arc: A7 Q7
arc: B0 V00B0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00T0000
arc: M0 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C59:PLC2
arc: A0 H01E0001
arc: B1 V02S0101
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0101 F1
arc: N1_V02N0201 Q2
arc: V00B0100 F7
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111000011111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C60:PLC2
arc: W1_H02W0601 H01E0001

.tile R25C7:PLC2
arc: E1_H02E0101 E1_H01W0100

.tile R25C87:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R25C88:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R25C8:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 H02W0401
arc: N1_V02N0201 E1_H01W0000
arc: V00B0000 V02S0001
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0101
arc: B3 Q3
arc: B4 V01S0000
arc: B6 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q3
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: V01S0000 Q4
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C9:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02W0701
arc: A6 F7
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B7 V01S0000
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D6 H00R0100
arc: D7 H02E0001
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 F6
arc: H01W0000 F6
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: W1_H02W0401 F6
word: SLICEC.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0000000100000000
word: SLICED.K0.INIT 1111111111110101
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C10:PLC2
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100

.tile R26C11:PLC2
arc: E3_H06E0303 N1_V01S0100

.tile R26C13:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R26C14:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203

.tile R26C15:PLC2
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0303 N3_V06S0303

.tile R26C16:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0203 N3_V06S0203

.tile R26C17:PLC2
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 S3_V06N0203

.tile R26C18:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R26C23:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R26C24:PLC2
arc: E1_H02E0401 V06S0203
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0501

.tile R26C25:PLC2
arc: E1_H02E0701 V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501

.tile R26C26:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R26C27:PLC2
arc: E1_H02E0001 V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303

.tile R26C28:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R26C29:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R26C30:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R26C31:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: V01S0100 N3_V06S0303

.tile R26C32:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103

.tile R26C33:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 N3_V06S0003
arc: V01S0000 N3_V06S0103

.tile R26C34:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100

.tile R26C35:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: W1_H02W0001 W3_H06E0003

.tile R26C37:PLC2
arc: E3_H06E0203 N3_V06S0203

.tile R26C38:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R26C39:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R26C40:PLC2
arc: N1_V02N0401 H06E0203

.tile R26C41:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0203 W3_H06E0203

.tile R26C42:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R26C43:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501

.tile R26C44:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N1_V01S0100

.tile R26C45:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R26C46:PLC2
arc: N1_V02N0701 H02W0701

.tile R26C47:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0701 V06S0203

.tile R26C48:PLC2
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0001
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B2 H02E0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C49:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N1_V01S0100
arc: B0 H01W0100
arc: B1 Q1
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
word: SLICEB.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R26C50:PLC2
arc: H00R0100 W1_H02E0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: C0 H02E0401
arc: C1 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111111100110000
word: SLICEA.K1.INIT 1111111100110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R26C51:PLC2
arc: N1_V02N0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0103 N3_V06S0103

.tile R26C52:PLC2
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 E1_H02W0601
arc: W1_H02W0101 V02N0101
arc: B0 V02N0101
arc: C0 N1_V01S0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111111100110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R26C53:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0201
arc: H00R0100 H02W0501
arc: N1_V02N0401 N1_V01S0000
arc: W1_H02W0201 N1_V02S0201
arc: B0 V02N0101
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1111111100110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R26C54:PLC2
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303

.tile R26C56:PLC2
arc: C0 H02W0401
arc: C1 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C57:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: V00B0100 V02S0101
arc: W1_H02W0401 V06S0203
arc: A0 V02S0501
arc: C1 V02N0401
arc: C4 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V00B0100
arc: D4 V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0601 Q4
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 1010101011111111
word: SLICEC.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C58:PLC2
arc: E1_H02E0001 V06N0003

.tile R26C59:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H02E0001

.tile R26C65:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R26C71:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R26C77:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203

.tile R26C83:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R27C10:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203

.tile R27C13:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R27C15:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C17:PLC2
arc: N1_V02N0601 E3_H06W0303

.tile R27C23:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R27C24:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 N3_V06S0303

.tile R27C25:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401

.tile R27C26:PLC2
arc: W1_H02W0201 N3_V06S0103

.tile R27C27:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203

.tile R27C28:PLC2
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303

.tile R27C29:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203

.tile R27C30:PLC2
arc: N1_V02N0201 H02W0201
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R27C31:PLC2
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103

.tile R27C32:PLC2
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203

.tile R27C33:PLC2
arc: N1_V02N0601 N1_V01S0000

.tile R27C37:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R27C38:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R27C46:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R27C47:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R27C48:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R27C49:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0303 N3_V06S0303

.tile R27C50:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R27C51:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R27C52:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103

.tile R27C53:PLC2
arc: N1_V02N0101 H02E0101

.tile R27C57:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 N1_V01S0100

.tile R28C11:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R28C13:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R28C14:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303

.tile R28C15:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303

.tile R28C16:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R28C17:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R28C18:PLC2
arc: N1_V02N0101 E3_H06W0103
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0101 S3_V06N0103

.tile R28C19:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R28C24:PLC2
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R28C25:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303

.tile R28C26:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303

.tile R28C27:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203

.tile R28C28:PLC2
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R28C29:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R28C30:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C31:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C32:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303

.tile R28C35:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303

.tile R28C36:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203

.tile R28C37:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003

.tile R28C38:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R28C41:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 W3_H06E0303

.tile R28C42:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C43:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501

.tile R28C44:PLC2
arc: N3_V06N0203 H06E0203

.tile R28C45:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303

.tile R28C47:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R28C48:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R28C49:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303

.tile R28C50:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R28C51:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R28C52:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R29C10:PLC2
arc: N1_V02N0201 S1_V02N0201

.tile R29C11:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R29C12:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C13:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R29C14:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R29C15:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R29C16:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C17:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C18:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R29C25:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R29C26:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R29C27:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R29C28:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C29:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R29C2:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R29C30:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C31:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R29C32:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C34:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R29C35:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R29C36:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C37:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R29C38:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C39:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R29C40:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R29C42:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C43:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R29C46:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R29C48:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R29C49:PLC2
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R29C50:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R29C51:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R29C52:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R29C53:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R29C57:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203

.tile R29C58:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R2C10:PLC2
arc: E1_H02E0501 V06N0303

.tile R2C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: S1_V02S0001 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103

.tile R2C12:PLC2
arc: H00R0000 H02W0401
arc: S1_V02S0201 H01E0001
arc: S3_V06S0003 E1_H01W0000
arc: C0 V02S0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C13:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: C0 E1_H02W0601
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R2C14:PLC2
arc: E3_H06E0103 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 H06W0003

.tile R2C15:PLC2
arc: N1_V02N0501 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 V02S0601

.tile R2C16:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E1_H01W0000
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100

.tile R2C17:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: H00R0000 H02E0401
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: C0 V02S0601
arc: C1 H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 F0
arc: V01S0000 Q1
arc: V01S0100 F1
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R2C18:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 H02W0701
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H01E0001
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: C1 V02S0601
arc: C2 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C19:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 E1_H02W0201
arc: H01W0100 E3_H06W0303
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: C0 V02S0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C20:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A2 H00L0100
arc: A3 H02W0701
arc: A4 F5
arc: A5 S1_V02N0101
arc: A7 H02W0701
arc: B0 F3
arc: B2 H02E0101
arc: B3 E1_H02W0301
arc: B4 V02S0501
arc: B5 H02E0101
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C2 S1_V02N0401
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q0
word: SLICEC.K0.INIT 1111111011111010
word: SLICEB.K1.INIT 1100111000000000
word: SLICEA.K0.INIT 1111111011101110
word: SLICEB.K0.INIT 0000000010001100
word: SLICEC.K1.INIT 1010101000001000
word: SLICED.K1.INIT 0000100000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C21:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 W1_H02E0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 V02N0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 F7
arc: A1 F5
arc: A2 E1_H02W0501
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V00T0000
arc: A7 H02W0701
arc: B0 F3
arc: B1 W1_H02E0301
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B4 H00L0000
arc: B5 E1_H02W0101
arc: B7 E1_H02W0301
arc: C0 H02E0601
arc: C1 F4
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 H02W0601
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 F2
arc: D4 H02W0201
arc: D5 W1_H02E0001
arc: D7 H02W0201
arc: E1_H02E0201 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEB.K1.INIT 1100110000001000
word: SLICEA.K1.INIT 1111111011111010
word: SLICEC.K0.INIT 0100000001000100
word: SLICEB.K0.INIT 1010100000100000
word: SLICEC.K1.INIT 1100010011000000
word: SLICEA.K0.INIT 1111111011101110
word: SLICED.K1.INIT 0100000001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C22:PLC2
arc: E1_H02E0701 V02N0701
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A1 W1_H02E0501
arc: A2 F5
arc: A3 H02E0501
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 H02E0501
arc: B0 V01N0001
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: B3 S1_V02N0301
arc: B4 V02N0501
arc: B5 V00B0100
arc: B6 V02S0701
arc: B7 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 H02W0601
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 H02E0601
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V02N0201
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 W1_H02E0001
arc: D7 E1_H02W0201
arc: E1_H01E0101 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0100 F3
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0301 F1
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 1010100000001000
word: SLICEA.K0.INIT 1100000011111111
word: SLICED.K0.INIT 1011000010000000
word: SLICEC.K1.INIT 0000100000001100
word: SLICEB.K1.INIT 1111000001000000
word: SLICEA.K1.INIT 1100100000001000
word: SLICEC.K0.INIT 1100101000000000
word: SLICEB.K0.INIT 1111111111101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R2C23:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H01E0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A1 V02N0501
arc: A2 E1_H02W0501
arc: A3 V02S0701
arc: A4 V00T0000
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 H02W0701
arc: B2 H00R0000
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 F3
arc: B6 V02S0501
arc: B7 V02S0701
arc: C0 V02N0601
arc: C1 F4
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 V02S0601
arc: D6 H01W0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: H01W0100 Q1
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q0
word: SLICEB.K1.INIT 1101100000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K0.INIT 1010001010000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1011100000000000
word: SLICEA.K1.INIT 1010111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R2C24:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: A0 V02N0701
arc: A2 H02E0701
arc: A5 W1_H02E0701
arc: A6 V02S0301
arc: B3 V02S0101
arc: B4 E1_H02W0301
arc: B7 E1_H02W0101
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 F6
arc: W1_H02W0401 F4
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C25:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A4 V02N0301
arc: B1 H02E0301
arc: B2 W1_H02E0101
arc: B3 H02E0101
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F1
arc: S1_V02S0501 F7
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C26:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02N0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 V06N0203
arc: A1 H02W0701
arc: A4 S1_V02N0101
arc: A6 H02E0501
arc: B0 V00B0000
arc: B2 H02W0101
arc: B3 V02N0101
arc: B5 V02N0501
arc: B7 H02E0301
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C27:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0103 H01E0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0501
arc: A1 W1_H02E0701
arc: A5 V00T0000
arc: A7 V02N0101
arc: B0 V02N0301
arc: B2 S1_V02N0301
arc: B3 V01N0001
arc: B4 E1_H02W0301
arc: B6 H02E0301
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0301 F1
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C28:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0003 H01E0001
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02W0401
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 V06N0003
arc: W3_H06W0003 E1_H01W0000
arc: A2 V02N0501
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 E1_H02W0701
arc: A6 F7
arc: A7 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 W1_H02E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 W1_H02E0401
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: C7 W1_H02E0601
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 F2
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V01S0000 F5
word: SLICEC.K0.INIT 1100010010000000
word: SLICEB.K1.INIT 1110000000100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1110010000000000
word: SLICEB.K0.INIT 1011000010000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R2C29:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 H02W0401
arc: V00T0000 H02W0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 H01W0100
arc: B1 F3
arc: B2 V02N0301
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 H02W0301
arc: B7 H02W0301
arc: C0 V02S0601
arc: C1 F4
arc: C2 E1_H02W0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 F2
arc: D4 S1_V02N0601
arc: D5 V02N0601
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 Q1
arc: V01S0100 Q0
word: SLICED.K1.INIT 1010000010101000
word: SLICEC.K1.INIT 0100010000000100
word: SLICEA.K0.INIT 1111111011101110
word: SLICEB.K0.INIT 1101000010000000
word: SLICEB.K1.INIT 1111000000100000
word: SLICEC.K0.INIT 0000000010001010
word: SLICEA.K1.INIT 1111111011111100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C30:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06N0203
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 H06W0003
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06N0003
arc: A2 S1_V02N0701
arc: A4 E1_H02W0701
arc: B0 H02W0301
arc: B1 V02N0301
arc: B2 H00R0000
arc: B4 H00L0000
arc: C0 H02E0401
arc: C1 W1_H02E0601
arc: C2 F4
arc: C4 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D4 V00B0000
arc: E1_H01E0101 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 Q1
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1100111100001111
word: SLICEC.K0.INIT 1110001000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1100000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C31:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0001
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: S3_V06S0103 H01E0101
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0501
arc: A2 S1_V02N0701
arc: A7 H00L0000
arc: B2 H01W0100
arc: B7 E1_H02W0101
arc: C1 H02E0401
arc: C2 W1_H02E0601
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 S1_V02N0201
arc: D7 V00B0000
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q1
word: SLICED.K1.INIT 1100010010000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1010000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R2C32:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 W3_H06E0303
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0701 W3_H06E0203
arc: A3 F7
arc: A7 V02S0301
arc: B0 F3
arc: B3 E1_H02W0301
arc: B7 V02N0701
arc: C0 V02N0601
arc: C3 W1_H02E0601
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D3 V02N0001
arc: D7 E1_H02W0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICED.K1.INIT 1101000010000000
word: SLICEA.K0.INIT 1111001100110011
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C33:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02N0701
arc: N1_V02N0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E3_H06W0203
arc: A0 S1_V02N0701
arc: A3 S1_V02N0501
arc: A4 H02W0701
arc: B0 F3
arc: B3 E1_H02W0301
arc: B4 V00B0100
arc: C0 H02E0601
arc: C3 W1_H02E0601
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1010111000000000
word: SLICEB.K1.INIT 0100000001010000
word: SLICEA.K0.INIT 1111111111101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C34:PLC2
arc: S3_V06S0103 H01E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203

.tile R2C35:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 W1_H02E0501
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06N0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R2C36:PLC2
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 H06E0303
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0203 E1_H01W0000

.tile R2C37:PLC2
arc: E1_H02E0401 V01N0001
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 E3_H06W0303

.tile R2C38:PLC2
arc: H00R0000 H02E0401
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: C0 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C39:PLC2
arc: E1_H02E0601 V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0701
arc: B0 E1_H02W0101
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C40:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02S0601
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02S0601
arc: A0 V02N0701
arc: B0 E1_H02W0101
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C41:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: H01W0100 E3_H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: C0 H02E0601
arc: C2 V02S0401
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 H00R0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q0
arc: V01S0000 F0
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C42:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: V00T0100 H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: C1 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0101 Q1
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C43:PLC2
arc: V00B0100 V02S0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: C1 S1_V02N0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: F1 F1_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: V01S0000 Q1
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R2C44:PLC2
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 H06W0303

.tile R2C45:PLC2
arc: W1_H02W0101 E1_H02W0101
arc: W3_H06W0203 S3_V06N0203

.tile R2C46:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100

.tile R2C47:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V02N0601
arc: A2 V00T0000
arc: A3 V00T0000
arc: A6 V00T0100
arc: B1 V00T0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C6 V00T0000
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D6 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 F2
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 0000000010100000
word: SLICED.K0.INIT 0000010100000000
word: SLICEB.K1.INIT 0101000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R2C48:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: S1_V02S0201 H01E0001
arc: B0 H02E0101
arc: C1 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: V00T0100 F1
arc: V01S0000 F0
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R2C49:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: H00R0100 V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H02E0201
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02S0301
arc: A0 V02N0501
arc: A1 V02N0501
arc: A3 H00L0100
arc: A4 E1_H01W0000
arc: B1 H02E0101
arc: B3 H02W0301
arc: C1 N1_V01S0100
arc: C3 H00R0100
arc: C4 H02E0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M3 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0100 Q0
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 1000110111011101
word: SLICEB.K1.INIT 1010001110101111
word: SLICEC.K0.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C50:PLC2
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 S3_V06N0003
arc: CLK0 G_HPBX0100
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: M2 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C51:PLC2
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 H02W0201
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: A0 H00L0000
arc: B0 E1_H01W0100
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111111100000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C52:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V06N0203
arc: E3_H06E0303 V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: V00B0100 V02N0101
arc: A4 E1_H02W0501
arc: B4 V02N0701
arc: C0 H00L0000
arc: C4 V02N0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 Q2
arc: D4 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0100 Q2
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000000001111
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R2C53:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E3_H06E0003 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 V02N0001
arc: V00T0000 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: A2 V00B0000
arc: B2 V01N0001
arc: B6 H02E0101
arc: C2 H02E0401
arc: C6 V01N0101
arc: D2 V02N0201
arc: D6 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: V01S0000 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111011111010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111110011001100
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C54:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02N0601
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 V01N0101
arc: V00B0000 H02W0601
arc: V00T0000 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A4 S1_V02N0301
arc: A6 S1_V02N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B4 S1_V02N0701
arc: B6 V00T0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 E1_H01W0000
arc: C4 V02N0201
arc: C6 V02N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0201
arc: D4 F0
arc: D6 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 F4
arc: H01W0000 Q2
arc: LSR1 H02W0301
arc: M0 H02W0601
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
word: SLICEB.K0.INIT 1100111110001111
word: SLICEA.K0.INIT 1110111111001010
word: SLICEA.K1.INIT 1111111111011111
word: SLICED.K0.INIT 0000000000000010
word: SLICEC.K0.INIT 1110111011100000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C55:PLC2
arc: E1_H02E0101 V06N0103
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0401
arc: S1_V02S0001 E1_H02W0001
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0000
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 F5
arc: A5 V00T0000
arc: A7 V02N0301
arc: B0 E1_H02W0301
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 V01S0000
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 H02E0601
arc: C7 H01E0001
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0401 Q4
arc: V01S0000 Q4
arc: V01S0100 Q4
arc: W1_H02W0401 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0100010111001111
word: SLICED.K1.INIT 1000101011001010
word: SLICEC.K1.INIT 0000000000001011
word: SLICEB.K0.INIT 1111101111101110
word: SLICEB.K1.INIT 1100100011101110
word: SLICEC.K0.INIT 1010101011111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C56:PLC2
arc: H00L0000 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: V00B0100 V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: C6 V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D6 V02N0401
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R2C57:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: V00B0100 H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 W3_H06E0203
arc: A2 V00T0000
arc: A3 V00T0000
arc: B3 Q3
arc: B7 V02N0701
arc: C0 H00L0000
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D7 E1_H02W0001
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
arc: W1_H02W0001 Q0
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111100110011001
word: SLICED.K1.INIT 1111001100110011
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R2C58:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0701 V06N0203
arc: A0 E1_H01E0001
arc: B0 V00B0000
arc: B1 Q1
arc: C0 H02W0401
arc: C1 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 S1_V02N0001
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0301 Q1
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111000011110001
word: SLICEA.K1.INIT 0011110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C59:PLC2
arc: H00L0000 S1_V02N0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 S1_V02N0601
arc: A0 H01E0001
arc: B0 H02E0301
arc: B4 H00L0000
arc: C0 H00L0000
arc: C4 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D4 V01N0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0000 F4
arc: W1_H02W0201 F0
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1111000011110011
word: SLICEA.K0.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R2C60:PLC2
arc: S3_V06S0003 H06E0003
arc: V00B0000 W1_H02E0401
arc: C0 V02N0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C63:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C64:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C69:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H02W0501

.tile R2C70:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: W1_H02W0501 V01N0101

.tile R2C71:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: W1_H02W0201 E1_H02W0201

.tile R2C73:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: W1_H02W0201 S1_V02N0201

.tile R2C74:PLC2
arc: N1_V02N0201 H02E0201

.tile R2C75:PLC2
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 W3_H06E0303

.tile R2C78:PLC2
arc: N1_V02N0201 H06E0103

.tile R2C80:PLC2
arc: N1_V02N0201 E1_H01W0000

.tile R2C81:PLC2
arc: H01W0000 W3_H06E0103

.tile R2C8:PLC2
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 H06W0103

.tile R2C9:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R30C11:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R30C13:PLC2
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303

.tile R30C14:PLC2
arc: V01S0100 N3_V06S0303

.tile R30C15:PLC2
arc: S3_V06S0003 N1_V01S0000

.tile R30C16:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R30C19:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R30C26:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 N3_V06S0103

.tile R30C27:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R30C28:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R30C29:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R30C30:PLC2
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0203 N3_V06S0203

.tile R30C31:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003

.tile R30C32:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103

.tile R30C33:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0301 N3_V06S0003

.tile R30C36:PLC2
arc: S1_V02S0201 N3_V06S0103

.tile R30C37:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R30C43:PLC2
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103

.tile R30C48:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R30C49:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R30C52:PLC2
arc: S3_V06S0303 N1_V01S0100

.tile R30C9:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R31C10:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile R31C13:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R31C14:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100

.tile R31C15:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R31C16:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303

.tile R31C17:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R31C18:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R31C19:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0303 N3_V06S0203

.tile R31C26:PLC2
arc: V01S0000 N3_V06S0103

.tile R31C28:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R31C29:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R31C30:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R31C31:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R31C32:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N1_V01S0000

.tile R31C33:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003

.tile R31C34:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203

.tile R31C37:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203

.tile R31C38:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R31C40:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0003 H06E0003

.tile R31C43:PLC2
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203

.tile R31C46:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N3_V06N0303 S3_V06N0303

.tile R31C47:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R31C48:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R31C49:PLC2
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S3_V06S0303 N3_V06S0303

.tile R31C50:PLC2
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R31C51:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R31C52:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R31C53:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R31C55:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303

.tile R31C58:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R31C59:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R31C65:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R31C71:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R31C77:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R31C83:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R31C87:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R31C88:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R32C13:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303

.tile R32C15:PLC2
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0303 N3_V06S0303

.tile R32C16:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R32C17:PLC2
arc: N3_V06N0203 S1_V02N0401

.tile R32C18:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401

.tile R32C26:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0301 N1_V02S0201

.tile R32C27:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501

.tile R32C28:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0201

.tile R32C29:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103

.tile R32C30:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301

.tile R32C31:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701

.tile R32C32:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401

.tile R32C35:PLC2
arc: N3_V06N0203 S1_V02N0701

.tile R32C36:PLC2
arc: S1_V02S0301 N1_V02S0201

.tile R32C37:PLC2
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0401

.tile R32C38:PLC2
arc: N3_V06N0103 S1_V02N0101

.tile R32C42:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201

.tile R32C47:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N3_V06S0103

.tile R32C48:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303

.tile R32C49:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02E0301

.tile R32C50:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R32C51:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303

.tile R33C13:PLC2
arc: E1_H02E0601 V06S0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R33C14:PLC2
arc: S1_V02S0001 V01N0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H02E0601

.tile R33C15:PLC2
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 N3_V06S0203

.tile R33C16:PLC2
arc: S1_V02S0701 N1_V02S0701

.tile R33C27:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0501 H06W0303

.tile R33C28:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H02W0701
arc: V01S0100 N3_V06S0303

.tile R33C29:PLC2
arc: N3_V06N0103 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N3_V06S0203

.tile R33C30:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 H06E0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303

.tile R33C31:PLC2
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R33C32:PLC2
arc: S1_V02S0301 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N1_V02S0301

.tile R33C37:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103

.tile R33C38:PLC2
arc: S1_V02S0101 H02E0101

.tile R33C39:PLC2
arc: S1_V02S0001 W1_H02E0001

.tile R33C42:PLC2
arc: S1_V02S0401 H02W0401

.tile R33C43:PLC2
arc: W1_H02W0401 V06S0203

.tile R33C46:PLC2
arc: E3_H06E0203 N3_V06S0203

.tile R33C47:PLC2
arc: E3_H06E0303 N3_V06S0303

.tile R33C48:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R33C49:PLC2
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203

.tile R33C50:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301

.tile R33C51:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203

.tile R35C11:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R35C12:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R35C13:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02W0701

.tile R35C14:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0701 N3_V06S0203

.tile R35C15:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile R35C16:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303

.tile R35C17:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R35C18:PLC2
arc: E1_H02E0401 N3_V06S0203

.tile R35C19:PLC2
arc: N1_V02N0401 H02E0401

.tile R35C20:PLC2
arc: N1_V02N0601 W3_H06E0303

.tile R35C26:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R35C27:PLC2
arc: N1_V01N0101 N3_V06S0203

.tile R35C28:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0401 N3_V06S0203

.tile R35C29:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501

.tile R35C2:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R35C30:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701

.tile R35C31:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0401 W1_H02E0401
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303

.tile R35C32:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401

.tile R35C34:PLC2
arc: E3_H06E0303 N3_V06S0303

.tile R35C35:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R35C36:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303

.tile R35C37:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 H06E0303
arc: V01S0000 N3_V06S0103

.tile R35C38:PLC2
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E1_H02W0701

.tile R35C39:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06E0303

.tile R35C40:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: W1_H02W0701 N3_V06S0203

.tile R35C41:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303

.tile R35C42:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0701 W1_H02E0701

.tile R35C43:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 N3_V06S0303

.tile R35C46:PLC2
arc: N1_V01N0101 N3_V06S0203

.tile R35C48:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303

.tile R35C49:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601

.tile R35C50:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501

.tile R35C51:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601

.tile R35C52:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: W1_H02W0501 N3_V06S0303

.tile R35C53:PLC2
arc: W1_H02W0101 N3_V06S0103

.tile R35C58:PLC2
arc: N3_V06N0303 S1_V02N0501

.tile R36C11:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R36C13:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0201 N3_V06S0103

.tile R36C15:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000

.tile R36C16:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0601 H06E0303

.tile R36C19:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 N3_V06S0203

.tile R36C27:PLC2
arc: E1_H02E0601 N3_V06S0303

.tile R36C28:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R36C29:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 W1_H02E0601

.tile R36C30:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R36C31:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 W1_H02E0401

.tile R36C32:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R36C33:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R36C37:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000

.tile R36C43:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R36C48:PLC2
arc: E1_H02E0301 N3_V06S0003

.tile R36C49:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R36C50:PLC2
arc: N1_V02N0301 W1_H02E0301

.tile R36C52:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R36C9:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R37C10:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R37C12:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R37C13:PLC2
arc: N3_V06N0103 H06W0103

.tile R37C14:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003

.tile R37C15:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R37C16:PLC2
arc: H00L0100 W1_H02E0301
arc: C3 V02N0401
arc: CLK0 G_HPBX0100
arc: D3 V02N0201
arc: E3_H06E0103 Q2
arc: F3 F3_SLICE
arc: LSR1 V00T0100
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N3_V06N0103 Q2
arc: V00T0100 F3
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR ENABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR ENABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C18:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R37C19:PLC2
arc: N3_V06N0103 H06E0103

.tile R37C22:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R37C24:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R37C28:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203

.tile R37C30:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R37C34:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203

.tile R37C36:PLC2
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: CLK0 G_HPBX0100
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: W3_H06W0103 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C37:PLC2
arc: N3_V06N0303 H06E0303

.tile R37C38:PLC2
arc: W1_H02W0401 N3_V06S0203

.tile R37C3:PLC2
arc: S3_V06S0003 H06W0003

.tile R37C40:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303

.tile R37C43:PLC2
arc: N3_V06N0303 H06E0303

.tile R37C46:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303

.tile R37C49:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 H06E0303

.tile R37C52:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303

.tile R37C55:PLC2
arc: N3_V06N0303 H06E0303

.tile R37C58:PLC2
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303

.tile R37C6:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R37C87:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R37C88:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R38C15:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R38C16:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N3_V06S0203

.tile R3C10:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 S1_V02N0701
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: C0 V02N0401
arc: C4 H02W0601
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D4 H02E0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0401 Q4
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C11:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: H00L0000 V02S0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 H02E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: C0 N1_V02S0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R3C12:PLC2
arc: H00L0000 E1_H02W0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 S1_V02N0401
arc: A1 E1_H02W0701
arc: A4 N1_V01S0100
arc: B0 E1_H01W0100
arc: B1 V00T0000
arc: B4 V02N0501
arc: C0 F4
arc: C1 H00L0000
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02W0001
arc: D4 V02N0401
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 0000101011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C13:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 V02S0501
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 N1_V02S0001
arc: A0 E1_H02W0501
arc: A3 H02W0701
arc: B0 E1_H02W0101
arc: B3 Q3
arc: C0 V02N0601
arc: C3 N1_V01N0001
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 N1_V02S0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q3
arc: M0 V00T0000
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
word: SLICEA.K0.INIT 0101110101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C14:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: A0 V02N0701
arc: B0 H02W0101
arc: C0 H00R0100
arc: D0 V02N0001
arc: F0 F5A_SLICE
arc: M0 V00T0000
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0001111111011111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C15:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02W0501
arc: V00T0100 H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 S1_V02N0501
arc: A2 W1_H02E0501
arc: A4 S1_V02N0301
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B4 V02N0701
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C7 H02E0601
arc: D0 H02E0001
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 H01W0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: V01S0000 F2
word: SLICED.K1.INIT 0000000011011000
word: SLICEC.K0.INIT 0111011101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0111011101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000010110101111
word: SLICEB.K1.INIT 1111000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R3C16:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A5 H02E0501
arc: B0 E1_H02W0301
arc: B5 H02E0101
arc: C0 H02E0401
arc: C1 H02W0601
arc: C5 V02N0201
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D5 E1_H02W0201
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0001 F0
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0101000101000000
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1111000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: A2 V02N0701
arc: B0 H02W0101
arc: B3 S1_V02N0101
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M5 H00L0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0301 F3
arc: V01S0000 Q5
word: SLICEC.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C18:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A2 V00T0000
arc: A4 V02S0101
arc: A6 H02E0501
arc: A7 V00T0100
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H02W0101
arc: B4 S1_V02N0501
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 H02E0601
arc: C1 F4
arc: C2 W1_H02E0601
arc: C4 V01N0101
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 V00B0100
arc: D4 V02N0601
arc: D6 F2
arc: D7 W1_H02E0201
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0401 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1110101011000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1100111100001111
word: SLICEB.K0.INIT 0101011111011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0010001011100010
word: SLICED.K1.INIT 0010001011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 S3_V06N0303
arc: H00L0000 V02S0201
arc: H01W0100 E3_H06W0303
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0501
arc: A1 H00L0000
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V00T0100
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C20:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: C0 N1_V02S0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 V01N0001
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A2 F5
arc: A4 N1_V02S0301
arc: A5 V00B0000
arc: A7 N1_V01N0101
arc: B2 H00R0100
arc: B4 V02S0501
arc: B5 V02S0501
arc: B7 H02W0101
arc: C0 V02S0401
arc: C2 V02N0601
arc: C4 E1_H02W0401
arc: C5 H02W0601
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 H02W0201
arc: D4 H02W0201
arc: D5 F0
arc: D7 V02N0401
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0100 F7
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F0
arc: S3_V06S0003 Q0
arc: V00B0000 F4
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1111111011101110
word: SLICEC.K0.INIT 1100010010000000
word: SLICED.K1.INIT 0000100000001010
word: SLICEC.K1.INIT 1011000010100000
word: SLICEA.K0.INIT 1111111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R3C22:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0000 H02E0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A1 F5
arc: A2 E1_H01E0001
arc: A4 H02W0501
arc: A5 F7
arc: A7 H02W0701
arc: B2 W1_H02E0101
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 E1_H02W0101
arc: B7 H02E0301
arc: C0 S1_V02N0601
arc: C1 H02W0601
arc: C2 V02N0401
arc: C3 H02W0601
arc: C4 H02E0601
arc: C5 E1_H02W0601
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 F2
arc: D4 V02S0401
arc: D5 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F0
arc: S1_V02S0101 Q1
arc: V01S0000 Q3
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 1011000010000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 1100000011111111
word: SLICEA.K1.INIT 1111010101010101
word: SLICED.K1.INIT 1011100000000000
word: SLICEA.K0.INIT 1111101011110000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C23:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 H01E0101
arc: H00R0000 H02E0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0601
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 N1_V02S0301
arc: A5 N1_V01N0101
arc: A6 E1_H02W0701
arc: A7 V02N0301
arc: B0 V00B0000
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 V00B0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
word: SLICEA.K0.INIT 0000000000001100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C24:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 E1_H02W0601
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06W0003
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02S0301
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 W1_H02E0301
arc: B2 H02W0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 E1_H02W0101
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: V01S0000 F6
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C25:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 H00L0000
arc: A2 S1_V02N0701
arc: A3 N1_V02S0701
arc: A4 E1_H02W0501
arc: A5 H02E0501
arc: A6 H02W0501
arc: A7 V00T0100
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 S1_V02N0101
arc: B3 V02S0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: B7 S1_V02N0501
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V01S0100 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C26:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02W0301
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 E3_H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 V00T0100
arc: A7 S1_V02N0101
arc: B0 V02S0301
arc: B1 E1_H02W0301
arc: B2 H00R0100
arc: B3 V02N0301
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 H02W0301
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0301 F3
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C27:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02W0301
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: A0 E1_H02W0501
arc: A4 V00T0000
arc: A6 V02S0301
arc: A7 N1_V01S0100
arc: B0 E1_H02W0101
arc: B4 H02E0101
arc: B6 H02E0101
arc: B7 V02N0701
arc: C4 V02S0201
arc: C6 V00T0100
arc: C7 F4
arc: D4 H00L0100
arc: D6 V02S0401
arc: D7 V02N0601
arc: E1_H01E0101 F6
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICED.K0.INIT 1110001000000000
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1010100000100000
word: SLICED.K1.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C28:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 V01N0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V01N0101
arc: A0 V02S0701
arc: A4 N1_V02S0101
arc: A7 H00L0000
arc: B4 H00R0000
arc: B7 V02N0701
arc: C0 S1_V02N0601
arc: C4 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D4 H02E0201
arc: D7 V00B0000
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: V00B0000 F4
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1100100001000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R3C29:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 F5
arc: A5 S1_V02N0301
arc: B5 H00R0000
arc: C0 H02E0401
arc: C1 H00L0000
arc: C5 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H01E0101
arc: D5 V02N0401
arc: E1_H02E0501 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0201 Q0
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V01S0000 Q1
arc: W3_H06W0303 F5
word: SLICEA.K1.INIT 1010000011111111
word: SLICEA.K0.INIT 1010111100001111
word: SLICEC.K1.INIT 0011001110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C30:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V01N0101
arc: A0 V02N0701
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: B0 F3
arc: B1 V01N0001
arc: B2 E1_H02W0301
arc: B3 V02S0101
arc: B4 H00R0000
arc: C0 H00L0000
arc: C1 V02S0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V01S0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02S0401
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0100 F4
word: SLICEA.K1.INIT 1100110000001000
word: SLICEB.K1.INIT 1011000010100000
word: SLICEB.K0.INIT 0000110100000000
word: SLICEA.K0.INIT 1111111111101100
word: SLICEC.K0.INIT 1100101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C31:PLC2
arc: E1_H02E0601 V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H02W0701
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0101 V06N0103
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: C0 H00R0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111010101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R3C32:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00R0000
arc: A1 H00R0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: F0 F5A_SLICE
arc: M0 H02E0601
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1111010000000100
word: SLICEA.K1.INIT 1111111010101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R3C33:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: B0 V02N0101
arc: C0 V02N0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C34:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: C0 H02W0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C35:PLC2
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H01E0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: C0 V02N0601
arc: C1 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 Q1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C36:PLC2
arc: E1_H02E0401 V06N0203
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: C0 V02N0601
arc: C1 H02E0601
arc: D0 V02N0201
arc: D1 V02N0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R3C37:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 E3_H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0701
arc: B0 E1_H02W0301
arc: C0 V02N0401
arc: D0 V02N0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: M0 H02W0601
word: SLICEA.K0.INIT 0101011111011111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C38:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02S0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A2 V02S0501
arc: B0 V02N0101
arc: B2 E1_H02W0101
arc: C0 H02W0401
arc: C2 E1_H01W0000
arc: D0 H02W0001
arc: D2 S1_V02N0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00B0100
arc: S3_V06S0103 F2
word: SLICEB.K0.INIT 1100000010001000
word: SLICEA.K0.INIT 0101111101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C39:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02E0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: A0 S1_V02N0701
arc: A2 S1_V02N0501
arc: A5 E1_H01W0000
arc: B0 H02E0301
arc: B2 H01W0100
arc: B5 V00B0100
arc: C0 H02E0601
arc: C2 E1_H01W0000
arc: C5 H01E0001
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 F0
arc: D5 H02E0001
arc: E1_H02E0001 Q2
arc: E3_H06E0103 F2
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: M0 H02W0601
arc: M2 V00B0000
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0701 Q5
arc: V00B0100 Q5
word: SLICEA.K0.INIT 0101110101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0100010011100100
word: SLICEC.K1.INIT 0000101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C40:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0101
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V01S0100
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 V02N0501
arc: A7 W1_H02E0701
arc: B0 H02E0301
arc: B1 E1_H02W0301
arc: B7 V02N0701
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 E1_H02W0201
arc: D7 H01W0000
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICED.K1.INIT 0101110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C41:PLC2
arc: N1_V02N0101 H02W0101
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 N1_V01S0000
arc: A0 V02N0501
arc: B0 H02W0101
arc: C0 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C42:PLC2
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: S3_V06S0003 H06W0003
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: B0 V01N0001
arc: C0 N1_V01N0001
arc: C2 V02N0401
arc: C3 V02N0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q3
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 1111001100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C43:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 V02N0601
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: C0 V02N0601
arc: C2 V02N0601
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F2
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C44:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 V01N0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0303
arc: C0 H02E0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 F0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R3C45:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0601
arc: N1_V02N0101 W1_H02E0101
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R3C46:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: H00R0100 V02S0501
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 F0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R3C47:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 N1_V01S0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C48:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 N1_V02S0201
arc: S1_V02S0601 V01N0001
arc: V00B0100 E1_H02W0501
arc: C0 N1_V01N0001
arc: C2 H00L0000
arc: C3 H00R0100
arc: CE0 S1_V02N0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M4 W1_H02E0401
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S3_V06S0103 Q1
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R3C49:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: A0 H02W0501
arc: A1 H02W0501
arc: C0 H02E0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0101000001010000
word: SLICEA.K1.INIT 0101010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C4:PLC2
arc: N1_V02N0501 H06W0303

.tile R3C50:PLC2
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0501 S1_V02N0501
arc: A5 V00T0100
arc: B0 E1_H01W0100
arc: B5 S1_V02N0501
arc: C0 H02W0601
arc: C2 E1_H02W0401
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 E1_H02W0201
arc: D5 W1_H02E0201
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 F2
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 1111111100110000
word: SLICEC.K1.INIT 1101111100010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C51:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02W0501
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 V01N0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02W0401
arc: W1_H02W0401 S1_V02N0401
arc: A0 E1_H02W0701
arc: A2 E1_H02W0701
arc: A4 N1_V01N0101
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 V02S0301
arc: B4 V02S0501
arc: B7 V00B0100
arc: C0 E1_H02W0401
arc: C2 E1_H02W0401
arc: C4 V02S0201
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 E1_H02W0201
arc: D4 H01W0000
arc: D5 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F1
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q4
arc: V00B0100 Q7
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 1111010111110101
word: SLICED.K1.INIT 1111100111111001
word: SLICEC.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 0000000100000011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000010100001111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010100111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C52:PLC2
arc: E1_H02E0001 V06N0003
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S1_V02N0401
arc: A0 H02W0701
arc: A2 H02W0701
arc: A4 H02W0501
arc: B0 H02E0301
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 E1_H02W0401
arc: C5 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V02N0001
arc: D4 E1_H02W0001
arc: D5 H02E0201
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0101 F1
arc: S3_V06S0003 Q3
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111111011111100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111101011110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 1111111111111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R3C53:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0000 H02W0201
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 F7
arc: A6 H02W0501
arc: A7 F5
arc: B3 V02N0101
arc: B4 N1_V01S0000
arc: B5 H02W0101
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 H02W0401
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: D5 F2
arc: D6 V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000000010001000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1111111111111110
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 1010000011111111
word: SLICEB.K1.INIT 1000000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C54:PLC2
arc: H00L0100 H02W0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: A1 H00L0100
arc: A3 H02W0701
arc: A7 S1_V02N0301
arc: B1 V00T0000
arc: B3 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 E1_H02W0601
arc: C3 H02W0601
arc: C6 H02E0401
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D3 V02S0201
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: S3_V06S0303 F6
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0201 Q0
arc: W1_H02W0701 F7
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011100100
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 0101000111110011
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R3C55:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: B4 H01E0101
arc: B5 H01E0101
arc: B7 H01E0101
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H02W0001
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000000001100
word: SLICEC.K1.INIT 1100110011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R3C56:PLC2
arc: E1_H02E0201 V01N0001
arc: H00R0000 V02N0601
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02S0001
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: A0 V02N0501
arc: A1 E1_H02W0701
arc: A3 V00T0000
arc: A4 H02E0701
arc: A6 V02N0301
arc: A7 E1_H02W0701
arc: B3 E1_H01W0100
arc: B4 S1_V02N0701
arc: B6 H02E0101
arc: C0 H00L0000
arc: C1 H00R0100
arc: C2 E1_H02W0601
arc: C3 F4
arc: C4 S1_V02N0001
arc: C6 V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D4 V00B0000
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 0001000011010000
word: SLICEC.K0.INIT 1111111111100100
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000001010101
word: SLICEA.K1.INIT 0000111100000101
word: SLICEA.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1010111010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C57:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0303 H06E0303
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: A6 F5
arc: B0 H02W0101
arc: B3 V01N0001
arc: B4 V02S0501
arc: B5 W1_H02E0301
arc: B6 F3
arc: C0 V02N0401
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0201
arc: C6 F4
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V02S0201
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 H02W0201
arc: D6 S1_V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F6
arc: W1_H02W0201 Q2
arc: W3_H06W0103 Q2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111111111110000
word: SLICEC.K0.INIT 1111110000000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 1111110000000000
word: SLICEA.K0.INIT 0000000000000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R3C58:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 N1_V01S0000
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06N0103
arc: W1_H02W0701 V06N0203
arc: A2 E1_H01E0001
arc: A3 V00T0000
arc: A7 F5
arc: B1 E1_H01W0100
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00R0000
arc: B5 H00L0000
arc: B6 H02W0301
arc: B7 N1_V01S0000
arc: C0 E1_H01W0000
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 H02E0401
arc: C4 V01N0101
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 H02W0201
arc: D3 H02W0001
arc: D4 S1_V02N0401
arc: D5 V01N0001
arc: D6 F0
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0501 F7
arc: S1_V02S0101 F1
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: W1_H02W0301 F1
arc: W1_H02W0601 F6
word: SLICEA.K1.INIT 1111110011111100
word: SLICED.K0.INIT 1111001111000011
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111111111000000
word: SLICED.K1.INIT 1111111111111101
word: SLICEC.K1.INIT 0000001100110011
word: SLICEB.K0.INIT 1110001000110000
word: SLICEB.K1.INIT 1111110101100100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C59:PLC2
arc: H00L0000 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: A0 F7
arc: A5 V00T0100
arc: B0 H02E0101
arc: B5 W1_H02E0301
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V01N0101
arc: C5 V00T0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: D5 V01N0001
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: H01W0100 F0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F4
arc: V01S0100 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1111000000001111
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 0011001110101111
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000001000100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C5:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R3C60:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 N1_V01S0100
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 H01E0001
arc: A0 H02W0701
arc: C0 N1_V01S0100
arc: C4 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D4 V01N0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 F4
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111101010101111
word: SLICEC.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C61:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0701 S3_V06N0203
arc: W1_H02W0701 W3_H06E0203

.tile R3C63:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C67:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C69:PLC2
arc: E1_H01E0101 W3_H06E0203

.tile R3C70:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0501 H01E0101

.tile R3C71:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601

.tile R3C73:PLC2
arc: E1_H01E0101 W3_H06E0203

.tile R3C74:PLC2
arc: N1_V02N0101 H01E0101

.tile R3C76:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R3C77:PLC2
arc: N1_V02N0101 S1_V02N0101

.tile R3C7:PLC2
arc: E1_H02E0201 V06N0103
arc: N1_V02N0101 S1_V02N0101
arc: W3_H06W0303 V06N0303

.tile R3C80:PLC2
arc: N1_V02N0501 S1_V02N0401

.tile R3C8:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303

.tile R3C9:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: A1 H02E0501
arc: B1 H02E0101
arc: C1 H02W0601
arc: D1 W1_H02E0201
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
word: SLICEA.K1.INIT 0111010100100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R40C11:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R40C14:PLC2
arc: E1_H02E0701 S3_V06N0203

.tile R40C16:PLC2
arc: N1_V02N0701 W1_H02E0701

.tile R40C88:PLC2
arc: E1_H02E0501 V06S0303

.tile R41C11:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R41C2:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R42C11:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R42C9:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R43C14:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R43C15:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R43C3:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R43C87:PLC2
arc: V01S0100 N3_V06S0303

.tile R44C15:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R44C87:PLC2
arc: E1_H02E0501 N1_V01S0100

.tile R47C11:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R47C2:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R48C11:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R48C9:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R49C14:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R49C15:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R49C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R4C10:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: A3 H02E0701
arc: B0 F3
arc: B3 V02N0101
arc: C0 V02N0401
arc: C3 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 N1_V01S0000
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111001100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C11:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: V00B0100 V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: C0 H02W0601
arc: C1 H02E0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C12:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H01E0101
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V06S0303
arc: A2 E1_H02W0701
arc: B0 V02N0301
arc: B2 E1_H02W0101
arc: B4 H02W0301
arc: C2 V02N0601
arc: CE0 N1_V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 H02E0201
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: LSR1 W1_H02E0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: V01S0000 F0
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000011001100
word: SLICEB.K0.INIT 0001111111011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C13:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 N1_V02S0001
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: A0 H02W0701
arc: A7 V00T0100
arc: B0 H02E0301
arc: B2 V02N0301
arc: B7 H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02E0401
arc: C4 H02E0601
arc: C7 V02S0201
arc: CE1 H00L0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D4 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 F0
arc: V01S0100 Q2
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000011001010
word: SLICEA.K0.INIT 0101001101010011
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 1100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C14:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 V01N0101
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 S3_V06N0203
arc: A0 W1_H02E0701
arc: A2 H02E0701
arc: A4 H02W0501
arc: A5 V02S0301
arc: A7 H02W0701
arc: B0 V00T0000
arc: B2 V02S0101
arc: B4 H01E0101
arc: B5 V02S0701
arc: B7 H02W0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H02W0601
arc: C4 V02S0201
arc: C5 V00T0100
arc: C7 V02S0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D4 W1_H02E0201
arc: D5 H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: V00B0100 F7
arc: W1_H02W0501 Q7
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0100010101000000
word: SLICEC.K1.INIT 0101000011011000
word: SLICED.K1.INIT 0000000010101100
word: SLICEB.K0.INIT 0001111111011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0101001101010011
word: SLICEA.K1.INIT 1111000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C15:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0501
arc: A3 F5
arc: A5 E1_H02W0701
arc: B0 V02S0101
arc: B3 H00R0100
arc: B5 N1_V01S0000
arc: C0 E1_H02W0601
arc: C3 H02W0401
arc: C5 V02N0201
arc: D0 E1_H02W0201
arc: D3 S1_V02N0201
arc: D5 E1_H02W0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 H02W0601
arc: M2 H02E0601
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0101110101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100000000
word: SLICEC.K1.INIT 1011000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C16:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 F5
arc: A4 E1_H02W0501
arc: A7 V00T0100
arc: B0 H02E0301
arc: B2 H01W0100
arc: B4 H02E0101
arc: B5 H02W0101
arc: B7 N1_V01S0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 F4
arc: C4 S1_V02N0001
arc: C5 W1_H02E0401
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 V02N0001
arc: D4 F0
arc: D5 V02S0601
arc: D7 E1_H02W0001
arc: E1_H02E0201 Q2
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0100
arc: MUXCLK1 CLK0
word: SLICEB.K0.INIT 1111110111111111
word: SLICEA.K0.INIT 0000001111110011
word: SLICEA.K1.INIT 1111000011111111
word: SLICEC.K1.INIT 0011111100000000
word: SLICEC.K0.INIT 1000000011001100
word: SLICED.K1.INIT 1011000000010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C17:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0001
arc: H00R0000 V02N0601
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: A0 H00L0000
arc: A1 W1_H02E0701
arc: A2 H02W0701
arc: A5 H02E0501
arc: A7 V00T0100
arc: B0 H02W0101
arc: B1 V00T0000
arc: B5 V02S0501
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 W1_H02E0601
arc: C5 E1_H01E0101
arc: C7 V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D5 H02E0001
arc: D7 F2
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0701 F5
arc: V01S0000 Q0
word: SLICEA.K1.INIT 1110110010101010
word: SLICEA.K0.INIT 1110110010101010
word: SLICEB.K0.INIT 0000101001011111
word: SLICED.K1.INIT 0011000100100000
word: SLICEC.K1.INIT 0000110000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C18:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V01N0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0501
arc: A2 W1_H02E0701
arc: A4 V02S0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 H02W0301
arc: B4 H02W0301
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 E1_H02W0401
arc: C4 V00B0100
arc: CE0 H00L0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 H02W0001
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 H02E0601
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0701 Q5
arc: V01S0000 F4
word: SLICEC.K0.INIT 0000000011011000
word: SLICEB.K0.INIT 0000010111110101
word: SLICEB.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 1100101011001010
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R4C19:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 V06N0003
arc: H00R0000 V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0701
arc: A2 V00B0000
arc: B0 E1_H02W0101
arc: B2 V02S0301
arc: C0 S1_V02N0601
arc: C2 W1_H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 V02N0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1111111000000100
word: SLICEA.K0.INIT 1010111110001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C20:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H02W0701
arc: A1 V02N0501
arc: A2 V00T0000
arc: A3 H02W0701
arc: A5 V00B0000
arc: A6 H02E0501
arc: A7 H02E0701
arc: B1 E1_H02W0301
arc: B2 S1_V02N0101
arc: B3 E1_H01W0100
arc: B5 V02S0701
arc: B7 V02S0701
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C2 H02E0401
arc: C3 W1_H02E0401
arc: C5 V00B0100
arc: C7 V00B0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 F2
arc: D2 H02W0201
arc: D3 E1_H02W0001
arc: D5 N1_V02S0401
arc: D6 H00L0100
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: S3_V06S0103 F1
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1111101010101010
word: SLICEB.K0.INIT 1100100001000000
word: SLICEB.K1.INIT 0010101000111111
word: SLICEA.K1.INIT 1000101000001010
word: SLICED.K1.INIT 0100111101000000
word: SLICEC.K1.INIT 0000101011001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C21:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 V01N0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A3 F7
arc: A4 V00T0000
arc: A6 E1_H02W0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V01N0001
arc: B3 V02S0101
arc: B4 H02W0301
arc: B6 V00B0100
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C3 H00L0000
arc: C4 S1_V02N0201
arc: C6 E1_H01E0101
arc: C7 F4
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 F0
arc: D4 H00R0100
arc: D6 F0
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 F4
arc: M0 V00T0100
arc: N1_V01N0001 F4
arc: S1_V02S0101 F3
arc: V00B0100 F7
arc: V01S0000 F3
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 1010000011100000
word: SLICED.K0.INIT 1010101010101000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1010000000100000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 1100110011001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C22:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0100
arc: A1 F5
arc: A4 F7
arc: A5 V02S0301
arc: A7 W1_H02E0701
arc: B0 V00B0000
arc: B5 E1_H02W0101
arc: B7 V02N0701
arc: C4 V00T0100
arc: C5 H02E0601
arc: C7 V02S0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D4 H00R0100
arc: D5 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S3_V06S0203 Q4
arc: V00B0000 F4
arc: V00T0100 Q3
word: SLICEA.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1100110001100110
word: SLICED.K1.INIT 1100100000001000
word: SLICEC.K1.INIT 1000111110110000
word: SLICEC.K0.INIT 1111101010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R4C23:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02N0401
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 W1_H02E0001
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0000
arc: A1 N1_V02S0501
arc: A2 V01N0101
arc: A3 V02N0701
arc: B2 H02E0301
arc: C0 V02S0601
arc: C1 S1_V02N0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: D3 V02N0001
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
word: SLICEA.K0.INIT 1010000011111111
word: SLICEA.K1.INIT 1111101011110000
word: SLICEB.K0.INIT 1010110010101100
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R4C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06E0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 W1_H02E0701
arc: A2 H02W0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: B0 V02N0301
arc: B1 H01W0100
arc: B2 F3
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: B5 H02W0101
arc: C0 E1_H02W0401
arc: C1 N1_V02S0601
arc: C3 E1_H02W0401
arc: C4 H02W0401
arc: C5 H02E0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: D5 V02S0601
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 Q2
word: SLICEC.K0.INIT 1101000010000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1111000011000000
word: SLICEA.K0.INIT 1111111011111010
word: SLICEB.K1.INIT 0000000100001111
word: SLICEB.K0.INIT 1011101100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: V00B0000 H02E0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A5 F7
arc: A7 N1_V01S0100
arc: B5 N1_V02S0501
arc: B7 N1_V02S0501
arc: C0 H00L0000
arc: C5 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D5 V00B0000
arc: D7 N1_V02S0401
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICED.K1.INIT 1010110000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C26:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0401
arc: V00T0000 H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H02W0501
arc: A3 F7
arc: A4 V02S0101
arc: A6 E1_H02W0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 H02E0101
arc: B3 S1_V02N0301
arc: B4 N1_V02S0501
arc: B5 W1_H02E0101
arc: B6 N1_V02S0501
arc: B7 H02E0301
arc: C0 N1_V01N0001
arc: C1 H00R0100
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C4 S1_V02N0001
arc: C5 V00T0000
arc: C6 F4
arc: C7 V02N0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 H02E0001
arc: D6 E1_H02W0201
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0100 Q1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0201 Q0
word: SLICEC.K0.INIT 1010110000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111000011000000
word: SLICEA.K0.INIT 1111111111111000
word: SLICEC.K1.INIT 1100110011000000
word: SLICEA.K1.INIT 1111111111111000
word: SLICED.K1.INIT 1100110011000000
word: SLICEB.K1.INIT 1111111011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C27:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A5 V02N0301
arc: B5 S1_V02N0501
arc: C0 S1_V02N0601
arc: C5 V00T0100
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEC.K1.INIT 0000000001010111
word: SLICEA.K0.INIT 1111010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C28:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 W1_H02E0601
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A1 F5
arc: A4 N1_V01N0101
arc: A5 S1_V02N0101
arc: A7 W1_H02E0501
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B5 W1_H02E0301
arc: B7 V00T0000
arc: C1 E1_H01W0000
arc: C2 H02W0601
arc: C4 E1_H01E0101
arc: C5 F4
arc: C7 F4
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D7 V01N0001
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M0 E1_H02W0601
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q2
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q5
arc: V00B0100 F7
arc: V01S0000 F0
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001000000000
word: SLICEC.K1.INIT 1001000010011001
word: SLICED.K1.INIT 1010111100100011
word: SLICEC.K0.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R4C29:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A2 V00T0000
arc: B2 S1_V02N0301
arc: B4 H02W0301
arc: B6 V00B0000
arc: C0 S1_V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0201
arc: C6 F4
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V02N0001
arc: D4 S1_V02N0601
arc: D6 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: S3_V06S0303 F6
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: W1_H02W0401 Q4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111000011010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R4C30:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: B2 S1_V02N0101
arc: C0 V02N0401
arc: C2 S1_V02N0401
arc: C6 H01E0001
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 H02E0201
arc: D6 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F6
arc: V01S0000 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111110011001100
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R4C31:PLC2
arc: H00L0000 V02N0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 H02E0401
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: B1 V01N0001
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: CE1 E1_H02W0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0301 F1
arc: S3_V06S0103 F1
arc: W1_H02W0401 Q4
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1100101000001010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C32:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: C0 S1_V02N0601
arc: C2 H02W0401
arc: C5 V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 W1_H02E0001
arc: D5 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 F2
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0303 F5
arc: S1_V02S0001 F0
arc: S3_V06S0303 F5
arc: V01S0000 F0
arc: V01S0100 Q0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C33:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02E0501
arc: A3 H02W0701
arc: C0 H02W0401
arc: C3 S1_V02N0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V01S0100
arc: D3 H02E0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 E1_H02W0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C34:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0601
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H01E0101
arc: S3_V06S0203 E1_H01W0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A1 S1_V02N0701
arc: A2 V02N0701
arc: B0 E1_H01W0100
arc: B1 F3
arc: B3 V02N0101
arc: C0 S1_V02N0401
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: CE0 H02E0101
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 S1_V02N0201
arc: D2 H00R0000
arc: D3 V02S0201
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q0
arc: S3_V06S0003 Q0
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C35:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 E1_H02W0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 N1_V01S0100
arc: S3_V06S0103 H06E0103
arc: V00T0100 V02S0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V01N0001
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V02N0101
arc: B0 F3
arc: B1 W1_H02E0301
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02S0701
arc: C0 E1_H02W0401
arc: C1 F4
arc: C2 W1_H02E0401
arc: C3 H00L0100
arc: C4 V02S0001
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 F2
arc: D2 S1_V02N0201
arc: D3 H02W0201
arc: D4 E1_H02W0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0001 F0
arc: W1_H02W0101 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111111011111
word: SLICEA.K1.INIT 1111111111110111
word: SLICEB.K0.INIT 1000000010101010
word: SLICEC.K0.INIT 1000110000000100
word: SLICEB.K1.INIT 1000000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C36:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 E1_H02W0501
arc: B0 N1_V02S0301
arc: B1 V00B0000
arc: B7 W1_H02E0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 N1_V02S0401
arc: C7 W1_H02E0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M2 H02E0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0203 F7
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111101011110000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110011001100
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R4C37:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H02W0001
arc: A0 V02N0701
arc: A2 E1_H02W0501
arc: A4 V02S0301
arc: B1 H02E0101
arc: B2 H00R0100
arc: B4 S1_V02N0501
arc: B6 V00T0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H02E0401
arc: C4 H02W0401
arc: C6 F4
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02S0001
arc: D4 H02W0001
arc: D6 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 W1_H02E0601
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0001 F0
arc: S1_V02S0701 Q7
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0401 F6
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111110011001100
word: SLICEB.K0.INIT 0011111101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0101000111110011
word: SLICED.K0.INIT 0011000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A4 W1_H02E0701
arc: A5 H02E0701
arc: A6 V02N0301
arc: A7 H02W0701
arc: B0 V02S0101
arc: B5 H00R0000
arc: B7 V00B0100
arc: C0 H02W0401
arc: C1 E1_H02W0401
arc: C5 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 N1_V01S0000
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 E1_H02W0501
arc: M0 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0401 F6
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000110111011101
word: SLICED.K0.INIT 0101000011110000
word: SLICEC.K1.INIT 0100010001010000
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R4C39:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A3 S1_V02N0501
arc: A4 F7
arc: A7 E1_H02W0501
arc: B0 V01N0001
arc: B1 H02W0101
arc: B4 H02E0301
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 H00L0000
arc: C3 F4
arc: C4 H02E0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V02S0001
arc: D3 H02W0201
arc: D4 V02S0601
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F1
arc: S1_V02S0201 Q0
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 0011101000001010
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0010101000111111
word: SLICEB.K1.INIT 0101000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R4C40:PLC2
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02E0701
arc: A1 E1_H01E0001
arc: A4 S1_V02N0101
arc: A5 V02N0101
arc: A6 V02S0301
arc: B0 V00T0000
arc: B1 V00B0000
arc: B4 S1_V02N0701
arc: B5 H02W0301
arc: B6 V01S0000
arc: C0 V02N0401
arc: C1 N1_V02S0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: C6 S1_V02N0201
arc: CE0 H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: D6 W1_H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: V00B0000 F4
arc: V01S0000 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0001001100010000
word: SLICEA.K1.INIT 0000001100001010
word: SLICEC.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0100000011111010
word: SLICED.K0.INIT 0000101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C41:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H02W0201
arc: C0 V02N0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C42:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A4 V02N0301
arc: B3 V02N0101
arc: B4 V02N0501
arc: C0 N1_V01S0100
arc: C2 F4
arc: C3 V02N0401
arc: C4 V02N0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 Q2
arc: D3 V02N0001
arc: D4 V02N0401
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1010111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R4C43:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 S3_V06N0203
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: C1 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0301 Q1
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C44:PLC2
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 N1_V02S0601
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: B5 H00R0000
arc: C0 E1_H02W0401
arc: C1 V02S0601
arc: C2 V02N0401
arc: C5 V00T0100
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0201
arc: D2 V02N0001
arc: D5 H02W0001
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: V01S0000 F1
arc: W1_H02W0201 F0
word: SLICEC.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C45:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 E1_H02W0601
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: C0 V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R4C46:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 N1_V02S0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: B0 E1_H02W0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: E1_H01E0001 F0
arc: E1_H02E0201 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R4C47:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V02N0501
arc: H00R0000 H02W0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 W1_H02E0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0701
arc: A3 V00B0000
arc: A7 H00R0000
arc: B4 V02N0501
arc: C3 F4
arc: C4 V01N0101
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 W1_H02E0201
arc: D4 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F7
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 1111111110100101
word: SLICEC.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1111111101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R4C48:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N1_V01S0000
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C6 V02N0001
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 V02N0001
arc: D6 H00R0100
arc: E1_H01E0101 F6
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: M0 H01E0001
arc: M2 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0201 F2
arc: V00B0000 Q6
arc: V01S0000 Q6
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000000100000
word: SLICEB.K0.INIT 1011100100100000
word: SLICEB.K1.INIT 1111110101100100
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000001100100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C49:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02N0501
arc: A1 H00R0000
arc: A2 H02W0501
arc: A4 V02S0101
arc: A6 H02W0501
arc: B0 H01W0100
arc: B1 E1_H02W0101
arc: B4 H00L0000
arc: C0 H02E0401
arc: C1 V02N0601
arc: C4 E1_H02W0601
arc: C6 V00T0000
arc: CE0 N1_V02S0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V01S0100
arc: D2 H02E0001
arc: D4 E1_H02W0201
arc: D6 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0601 F6
arc: S1_V02S0301 F1
arc: S3_V06S0203 F4
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0000000011000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C50:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0003 V06N0003
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: B2 W1_H02E0101
arc: C1 H00R0100
arc: C3 E1_H02W0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0301 F3
arc: S1_V02S0301 F3
arc: S3_V06S0003 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000011001100
word: SLICEB.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R4C51:PLC2
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 H06E0103
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 V01N0101
arc: B0 H02W0301
arc: B1 V00T0000
arc: C0 E1_H02W0601
arc: C1 H02W0601
arc: C3 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02E0001
arc: D3 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F1
arc: N3_V06N0003 F3
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000000111111
word: SLICEB.K1.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R4C52:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 H02W0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: B0 W1_H02E0301
arc: C0 E1_H02W0601
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D6 V02N0401
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V00B0000 F6
arc: V01S0100 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000001100110011
word: SLICED.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R4C53:PLC2
arc: E1_H02E0301 V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: S3_V06S0103 H06W0103
arc: V00T0000 V02N0401
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A1 F5
arc: A3 F5
arc: A5 E1_H02W0701
arc: A6 F7
arc: A7 F5
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 N1_V02S0001
arc: C5 S1_V02N0001
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 N1_V02S0401
arc: D6 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: V01S0100 F4
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1010000010100000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 1000000011000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1010000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R4C54:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A1 V01N0101
arc: A2 F5
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B5 H02E0101
arc: B6 F3
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 E1_H02W0601
arc: C3 N1_V01S0100
arc: C4 F6
arc: C5 H02W0601
arc: C6 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 H00R0000
arc: D3 F2
arc: D4 V02N0401
arc: D5 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F0
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M3 H00L0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
arc: N1_V02N0701 F5
arc: S1_V02S0401 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0010000000000000
word: SLICED.K0.INIT 1100110011001000
word: SLICED.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111000100010001
word: SLICEB.K0.INIT 1111101011111111
word: SLICEB.K1.INIT 0011000000100000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C55:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 H02E0701
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H02W0701
arc: A2 V01N0101
arc: A3 H00L0100
arc: A4 F5
arc: A6 V02S0101
arc: A7 F5
arc: B0 H02E0101
arc: B1 E1_H01W0100
arc: B2 E1_H02W0101
arc: B3 H02E0101
arc: B6 V00T0000
arc: B7 F3
arc: C0 E1_H02W0601
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C4 H02E0601
arc: C5 V01N0101
arc: C6 H02E0401
arc: C7 V02N0001
arc: D0 H02W0001
arc: D1 N1_V02S0001
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 V00B0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: N1_V02N0601 F6
arc: V00B0000 F4
arc: V00T0000 F2
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 0000000011110101
word: SLICED.K0.INIT 1100010011110101
word: SLICEB.K0.INIT 1101110110000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0111000001101111
word: SLICEA.K1.INIT 0000111100000011
word: SLICEB.K1.INIT 0010000000000000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C56:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: V00B0000 H02E0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A2 F7
arc: A4 H02W0501
arc: B0 H02E0101
arc: B2 H02E0301
arc: B6 H02E0101
arc: C0 N1_V01S0100
arc: C1 H02E0401
arc: C2 E1_H02W0601
arc: C3 E1_H01W0000
arc: C4 V01N0101
arc: C5 N1_V02S0001
arc: C6 E1_H01E0101
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 N1_V02S0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0501 F7
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111100010001111
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 1111100010001111
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R4C57:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: H00L0000 H02E0201
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A1 E1_H01E0001
arc: A3 F7
arc: A6 V02S0101
arc: B0 H02E0101
arc: B3 V02N0101
arc: B4 H01E0101
arc: B5 H01E0101
arc: B6 V02N0501
arc: C0 H00L0000
arc: C1 H00L0100
arc: C3 H02W0401
arc: C4 V00T0100
arc: C5 W1_H02E0601
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0001
arc: D2 Q2
arc: D3 V00T0100
arc: D4 W1_H02E0201
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F3
arc: V00B0100 F5
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 1111111111000000
word: SLICEA.K0.INIT 1111111100001100
word: SLICEA.K1.INIT 1111000011111010
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1100111100001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0010000000000000
word: SLICED.K0.INIT 1010000010000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C58:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A1 H00R0000
arc: B1 V02N0101
arc: B2 E1_H01W0100
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 V02S0401
arc: C1 F4
arc: C4 E1_H01E0101
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0201
arc: D2 H02W0001
arc: D4 V02N0601
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0301 F1
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0701 F7
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000000000001100
word: SLICED.K0.INIT 0000000000110000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000111111101110
word: SLICEB.K0.INIT 0011001111001100
word: SLICEA.K0.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C59:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A2 H00L0100
arc: A3 V00T0000
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 H02E0301
arc: B2 H00L0000
arc: B4 H00L0000
arc: B7 N1_V01S0000
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 F4
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 V01S0100
arc: D4 H00L0100
arc: D5 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 F4
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0011111100111100
word: SLICEA.K1.INIT 0100110000000000
word: SLICEB.K0.INIT 1100000000110010
word: SLICED.K1.INIT 0000000011110111
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 1111000011111010
word: SLICEA.K0.INIT 1010101010101110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R4C60:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: C0 N1_V01S0100
arc: C4 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D4 V02S0401
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S3_V06S0003 Q0
arc: V00B0000 F4
arc: W1_H02W0201 Q0
word: SLICEC.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 1111111100001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C62:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R4C63:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R4C64:PLC2
arc: W3_H06W0203 S3_V06N0203

.tile R4C65:PLC2
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R4C66:PLC2
arc: W3_H06W0303 S3_V06N0303

.tile R4C68:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R4C69:PLC2
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R4C6:PLC2
arc: E1_H02E0601 V06S0303

.tile R4C70:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R4C71:PLC2
arc: W3_H06W0303 S3_V06N0303

.tile R4C73:PLC2
arc: N1_V02N0201 S1_V02N0701

.tile R4C74:PLC2
arc: W3_H06W0003 S3_V06N0003

.tile R4C7:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: V00B0000 V02N0001
arc: C1 H02W0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: F1 F1_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0301 Q1
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C8:PLC2
arc: E1_H02E0401 V06S0203
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0601 V06S0303
arc: C0 W1_H02E0601
arc: C2 W1_H02E0601
arc: CE0 N1_V02S0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0201 Q2
arc: S3_V06S0003 F0
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C9:PLC2
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 V02N0701
arc: S1_V02S0401 H02E0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02N0001
arc: A4 S1_V02N0101
arc: B4 E1_H02W0301
arc: C0 E1_H02W0401
arc: C2 H02W0401
arc: C4 H02W0601
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V00T0100
arc: D4 E1_H02W0201
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F4
arc: S3_V06S0003 Q0
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0010001011100010
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C15:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R52C11:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R52C14:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R53C11:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R53C2:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R54C11:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R54C9:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R55C14:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R55C15:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R55C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R56C15:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R59C11:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R59C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R5C10:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N1_V01S0000
arc: V00T0000 V02S0601
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02N0501
arc: B0 E1_H01W0100
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C11:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00R0000 V02N0401
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H02W0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 E3_H06W0203
arc: C0 H02E0601
arc: C3 V02S0601
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D3 V00T0100
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0701 Q7
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C12:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0201
arc: V00T0100 V02N0501
arc: W1_H02W0201 H01E0001
arc: A0 V02S0501
arc: A2 E1_H02W0701
arc: B0 V00T0000
arc: B2 H02W0301
arc: C0 H02W0601
arc: C2 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H01W0100 F2
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M4 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0001111111011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011000010111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C13:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 V06N0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: A1 V02N0701
arc: A2 V02S0701
arc: A4 E1_H02W0701
arc: A5 V02N0101
arc: A6 E1_H02W0501
arc: A7 E1_H02W0701
arc: B1 V02N0301
arc: B2 V02S0301
arc: B4 V02S0501
arc: B5 V01S0000
arc: B6 H02W0101
arc: B7 N1_V01S0000
arc: C1 F4
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: C6 V02S0201
arc: C7 V02N0001
arc: CE0 H00L0000
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D3 V02S0201
arc: D4 F2
arc: D5 V02N0601
arc: D6 V02S0401
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0401 F6
arc: S1_V02S0401 Q4
arc: V01S0100 Q1
word: SLICED.K0.INIT 0101000101000000
word: SLICED.K1.INIT 1010001000100010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0011010100110101
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 1000000010101010
word: SLICEA.K1.INIT 0000011100000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C14:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 H02E0701
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: A1 V01N0101
arc: B0 H00R0100
arc: B1 H02W0101
arc: C0 H02W0401
arc: C1 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1110110011110000
word: SLICEA.K1.INIT 1110110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C15:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H06W0103
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0701
arc: A2 W1_H02E0501
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: B1 F3
arc: B3 V02N0101
arc: B4 V02N0501
arc: C1 F4
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 Q2
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H01E0001
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S3_V06S0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0100010111001111
word: SLICEB.K1.INIT 1000101000001010
word: SLICEA.K1.INIT 0001000000110000
word: SLICEB.K0.INIT 1111010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R5C16:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V01N0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 V06S0003
arc: A0 S1_V02N0701
arc: A1 N1_V02S0501
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A7 H02E0701
arc: B0 V02N0101
arc: B1 H01W0100
arc: B2 W1_H02E0301
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B7 V00B0100
arc: C0 H02E0401
arc: C1 F4
arc: C2 H02W0401
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D2 W1_H02E0001
arc: D3 N1_V02S0001
arc: D4 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q2
arc: E1_H02E0301 F3
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q2
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111111110110011
word: SLICEB.K0.INIT 1111111111110011
word: SLICEC.K0.INIT 0111000000000000
word: SLICED.K1.INIT 1000000010101010
word: SLICEA.K1.INIT 1110111111001111
word: SLICEB.K1.INIT 1000000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C17:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 H02E0501
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 S1_V02N0101
arc: B6 V01S0000
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: C6 W1_H02E0601
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V02N0201
arc: D6 F2
arc: E1_H01E0001 Q3
arc: E1_H02E0001 F0
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M3 H00L0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0701 Q5
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1100101011000000
word: SLICEA.K1.INIT 1100101011001111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1100000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R5C18:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02S0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0701
arc: A2 E1_H02W0701
arc: B0 H02W0301
arc: B1 W1_H02E0301
arc: B2 H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q5
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0501 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V01S0000 Q0
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1010001011111111
word: SLICEA.K1.INIT 1111110011111111
word: SLICEB.K0.INIT 1110110010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C19:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 V06N0003
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 F5
arc: A2 V02N0501
arc: A3 H02E0501
arc: A4 F7
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 N1_V01N0101
arc: B0 E1_H02W0301
arc: B1 V02N0301
arc: B2 H00R0100
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 E1_H02W0301
arc: B6 H02W0301
arc: B7 F1
arc: C0 S1_V02N0401
arc: C1 H00L0100
arc: C2 F4
arc: C3 H02E0601
arc: C4 H02E0401
arc: C5 V00T0000
arc: C7 E1_H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 V02S0201
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F6
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F6
arc: V00T0100 F3
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1011000011111111
word: SLICEA.K1.INIT 1111111111111011
word: SLICED.K0.INIT 1000100010001000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1100110000000100
word: SLICEB.K0.INIT 1111100011111111
word: SLICEB.K1.INIT 1000000010101010
word: SLICEC.K1.INIT 1000000010110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C20:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 V06N0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 V02S0501
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 F5
arc: A5 H02W0701
arc: A7 V02N0101
arc: B1 V00T0000
arc: B2 H02W0101
arc: B4 E1_H02W0101
arc: B5 H00R0000
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 F6
arc: C2 V02S0401
arc: C3 F4
arc: C4 V00T0100
arc: C5 V00B0100
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: CE0 H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 F2
arc: D6 E1_H02W0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q3
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M4 H02E0401
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: N1_V02N0101 F1
arc: S1_V02S0301 F1
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1010111110100000
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000011100000
word: SLICEB.K1.INIT 1010111100001111
word: SLICEB.K0.INIT 0111000001110111
word: SLICED.K1.INIT 1010001010000000
word: SLICEC.K1.INIT 1000000010101010
word: SLICEC.K0.INIT 0100010000000100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C21:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0201
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 V01N0101
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 E1_H02W0501
arc: A6 F5
arc: A7 V02S0301
arc: B1 S1_V02N0101
arc: B2 H02E0101
arc: B5 F3
arc: B6 V02N0701
arc: B7 V02N0501
arc: C0 H00L0000
arc: C1 H02E0401
arc: C3 F4
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: C6 E1_H02W0601
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 H02W0201
arc: D6 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: E1_H02E0301 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR0 H02W0501
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F4
arc: V01S0100 F4
arc: W1_H02W0401 F4
word: SLICEB.K1.INIT 0000111100001010
word: SLICEA.K1.INIT 1100000010100000
word: SLICEC.K0.INIT 0101010100001111
word: SLICEC.K1.INIT 0000110111011101
word: SLICED.K1.INIT 1000110010000000
word: SLICED.K0.INIT 1101000001010000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C22:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A1 V01N0101
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: A4 F7
arc: A5 W1_H02E0501
arc: A6 E1_H02W0501
arc: A7 F5
arc: B0 F3
arc: B1 H02W0301
arc: B2 E1_H01W0100
arc: B3 N1_V02S0101
arc: B4 V02S0701
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 H00L0000
arc: C1 H02E0601
arc: C2 N1_V02S0601
arc: C3 E1_H02W0401
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 N1_V02S0201
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 E1_H02W0201
arc: D2 S1_V02N0201
arc: D3 H00R0000
arc: D4 F2
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0100 F6
word: SLICEA.K0.INIT 1111111110110011
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1011100000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 1111000000010000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C23:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A3 V02S0701
arc: A5 V00T0100
arc: A6 N1_V02S0301
arc: B0 F3
arc: B1 V02S0101
arc: B2 H01W0100
arc: B3 W1_H02E0101
arc: B4 V02S0501
arc: B5 H02E0301
arc: B6 V00B0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H01E0101
arc: D2 S1_V02N0001
arc: D3 E1_H02W0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 V01N0001
arc: E1_H01E0101 F0
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 H02E0501
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICED.K0.INIT 1110000001000000
word: SLICEC.K0.INIT 1111001111111111
word: SLICEC.K1.INIT 0011000100110011
word: SLICEB.K1.INIT 1000110010000000
word: SLICEA.K0.INIT 1111110011001100
word: SLICEA.K1.INIT 1111111111000000
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 V01N0101
arc: A0 H00R0000
arc: A1 F7
arc: A2 V02S0701
arc: A5 V02N0101
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 H00R0100
arc: B1 N1_V02S0301
arc: B2 H02E0301
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 H02W0101
arc: B7 V02S0501
arc: C0 F4
arc: C2 V02N0601
arc: C4 N1_V02S0001
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D4 V02N0401
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: V01S0000 F6
arc: V01S0100 Q1
word: SLICED.K1.INIT 0001000100010011
word: SLICEA.K1.INIT 1101110101010101
word: SLICEC.K0.INIT 1111110000000000
word: SLICEA.K0.INIT 1111111011111100
word: SLICEC.K1.INIT 1101000010000000
word: SLICEB.K0.INIT 0100110001011111
word: SLICED.K0.INIT 1000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C25:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 V02N0701
arc: A3 F5
arc: A4 W1_H02E0501
arc: A5 V02N0101
arc: A6 W1_H02E0501
arc: B1 V01N0001
arc: B3 H00R0100
arc: B4 V02N0501
arc: B5 V00B0100
arc: B6 V02N0501
arc: C0 S1_V02N0601
arc: C2 H02E0601
arc: C3 H02W0601
arc: C4 N1_V02S0001
arc: C5 V00T0000
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 W1_H02E0001
arc: D2 Q2
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: S1_V02S0101 F3
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 1100000010100000
word: SLICEC.K0.INIT 1100101000000000
word: SLICEA.K0.INIT 1111101011110000
word: SLICEA.K1.INIT 1110111011001100
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1100110000000100
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C26:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 V01N0101
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: B0 E1_H02W0101
arc: C0 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111100011111000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1

.tile R5C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 W1_H02E0101
arc: H00R0100 H02E0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02E0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A2 V01N0101
arc: A3 V02N0701
arc: A5 V02S0101
arc: B0 H02E0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 H02W0101
arc: C0 H00R0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C5 V00B0100
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02W0301
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1110000011111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1010000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C28:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 H02W0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A1 F5
arc: A3 W1_H02E0501
arc: A4 H02E0501
arc: A6 F7
arc: A7 V02S0101
arc: B2 H01W0100
arc: B4 W1_H02E0301
arc: B5 F3
arc: B6 H01E0101
arc: B7 H02E0101
arc: C0 H02W0401
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H00R0100
arc: C4 H02W0601
arc: C5 V00T0100
arc: C6 V02S0201
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 F0
arc: D3 V02N0001
arc: D4 W1_H02E0201
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N3_V06N0003 Q3
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111110111011101
word: SLICEC.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 0000101000001010
word: SLICED.K1.INIT 0010101000111111
word: SLICED.K0.INIT 1101000011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C29:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0701
arc: A2 V00B0000
arc: B0 F1
arc: B1 V00T0000
arc: B2 S1_V02N0301
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C4 V02N0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 W1_H02E0201
arc: D2 H01E0101
arc: D4 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F1
arc: LSR0 E1_H02W0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 F4
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1000100011111111
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1111110011110000
word: SLICEB.K0.INIT 0000100000000100
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C2:PLC2
arc: S3_V06S0003 E3_H06W0003

.tile R5C30:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V06N0103
arc: E1_H02E0701 W1_H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 V01N0101
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0601
arc: A3 H02W0701
arc: A7 H02E0701
arc: B0 E1_H02W0301
arc: B1 N1_V02S0301
arc: B4 N1_V01S0000
arc: B7 H02W0301
arc: C0 H02E0601
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: C4 Q4
arc: C7 H02W0601
arc: CE0 N1_V02S0201
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V00B0100
arc: D3 V02N0001
arc: D7 V02S0401
arc: E1_H01E0001 Q2
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: N1_V02N0401 Q4
arc: S1_V02S0301 F1
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0011110011001100
word: SLICEA.K1.INIT 0000001100001111
word: SLICEB.K1.INIT 0000000010101010
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000001100000011
word: SLICEB.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C31:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 H01E0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A2 H02E0701
arc: A5 E1_H02W0701
arc: B0 W1_H02E0301
arc: B2 W1_H02E0301
arc: C0 V02N0401
arc: C2 W1_H02E0401
arc: C5 V02S0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 E1_H02W0001
arc: D5 H01W0000
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR1 E1_H02W0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C32:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 H06E0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: A6 N1_V01S0100
arc: A7 N1_V01S0100
arc: B1 V01N0001
arc: B2 S1_V02N0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 V02S0001
arc: D3 N1_V01S0000
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1101100001010000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1111000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R5C33:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02N0501
arc: A4 H02E0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 W1_H02E0301
arc: C1 S1_V02N0601
arc: C4 H01E0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 V01N0001
arc: E1_H01E0001 Q7
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M4 E1_H02W0401
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q7
arc: V01S0000 F1
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000011001100
word: SLICEA.K1.INIT 0000100011001100
word: SLICEB.K0.INIT 0000000011001100
word: SLICEB.K1.INIT 0000000011001100
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1000010000100001
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R5C34:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 V02S0101
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A3 H00L0100
arc: A5 V02S0101
arc: B1 V02S0101
arc: B3 V02N0301
arc: C3 H02E0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D3 S1_V02N0001
arc: D7 H00L0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0101010101010001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0101010101010101
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R5C35:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 H02W0101
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00T0000 V02N0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H02W0601
arc: C6 H02W0401
arc: C7 V02S0001
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: N1_V01N0001 F3
arc: S1_V02S0301 F3
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R5C36:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A2 V02N0701
arc: A3 V02N0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: C2 H02W0401
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V00B0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: V01S0000 Q6
arc: W1_H02W0101 F1
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1111111001010100
word: SLICEB.K1.INIT 1111111111101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C37:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 V01N0101
arc: H00L0000 V02S0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V01N0101
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 H02E0501
arc: A5 V02N0301
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 F3
arc: B2 E1_H02W0301
arc: B3 H02W0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B7 N1_V01S0000
arc: C0 N1_V01N0001
arc: C1 N1_V01S0100
arc: C3 E1_H02W0401
arc: C4 V00B0100
arc: C5 H02W0401
arc: C6 N1_V02S0201
arc: CE0 H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: M4 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: S1_V02S0301 F1
arc: S1_V02S0601 F4
arc: S3_V06S0203 Q4
arc: V01S0000 Q7
arc: V01S0100 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0100110001011111
word: SLICEB.K0.INIT 0010001010101010
word: SLICEB.K1.INIT 1000000011110000
word: SLICEA.K0.INIT 1111111111011111
word: SLICEC.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1101110110001000
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R5C38:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V01S0000
arc: B5 E1_H02W0101
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 V02N0401
arc: C4 H01E0001
arc: C5 H02E0601
arc: C7 S1_V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M4 H02E0401
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0401 F4
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000100010101010
word: SLICEA.K1.INIT 1111101110101010
word: SLICEB.K0.INIT 1010101000001010
word: SLICEB.K1.INIT 1011101110101010
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C39:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 H06E0203
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A1 V01N0101
arc: A2 H02W0701
arc: A4 W1_H02E0501
arc: A5 E1_H01W0000
arc: A6 N1_V02S0301
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 N1_V02S0301
arc: B4 N1_V02S0701
arc: B6 V02S0701
arc: B7 E1_H02W0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 V02S0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: D4 E1_H02W0201
arc: D5 V02N0401
arc: D6 H02W0201
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 H02E0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: S1_V02S0501 F5
arc: V00B0000 F6
arc: V00T0100 Q1
arc: V01S0000 F7
word: SLICED.K1.INIT 1111001100000000
word: SLICEC.K1.INIT 0000010100000000
word: SLICED.K0.INIT 0000111000000100
word: SLICEB.K0.INIT 0101110101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R5C40:PLC2
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 N1_V02S0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H02W0401
arc: A2 N1_V02S0701
arc: A4 H02W0501
arc: A6 N1_V02S0301
arc: A7 E1_H01W0000
arc: B2 S1_V02N0301
arc: B4 V02N0701
arc: B6 V02N0501
arc: B7 H02E0101
arc: C0 S1_V02N0401
arc: C2 H02W0601
arc: C3 V02N0401
arc: C4 H02E0601
arc: C6 H01E0001
arc: C7 N1_V02S0001
arc: CE0 E1_H02W0101
arc: CE1 H00L0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V02S0201
arc: D3 W1_H02E0201
arc: D4 V02N0601
arc: D6 S1_V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0401 Q4
arc: V01S0000 F3
arc: W1_H02W0101 Q3
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1010000010101000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0011101100001000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C41:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 S3_V06N0303
arc: A5 E1_H02W0701
arc: C0 E1_H01W0000
arc: C2 V02S0401
arc: C4 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 V02S0001
arc: D4 E1_H01W0100
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0601 Q4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C42:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 H02W0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06W0203
arc: V00B0100 E1_H02W0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A6 E1_H02W0501
arc: B1 E1_H02W0101
arc: B6 N1_V01S0000
arc: C0 H02W0601
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: V01S0100 Q3
word: SLICED.K0.INIT 1000100010001000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R5C43:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: A1 H00L0100
arc: A2 F5
arc: A5 N1_V01N0101
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B1 V02N0301
arc: B3 Q3
arc: B5 W1_H02E0301
arc: B6 V02S0701
arc: B7 E1_H02W0301
arc: C1 W1_H02E0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 H02E0401
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 Q2
arc: D3 V00B0100
arc: D5 V01N0001
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M4 V00T0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F0
arc: S1_V02S0201 Q2
arc: V00B0100 F7
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1100000011111111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111010101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R5C44:PLC2
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 V02N0001
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A1 F7
arc: A4 V02S0301
arc: A5 Q5
arc: A7 V02N0101
arc: B1 S1_V02N0301
arc: B4 W1_H02E0101
arc: B7 S1_V02N0501
arc: C1 F4
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C7 H02W0401
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S3_V06S0303 F5
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111101111111010
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1000000011110000
word: SLICED.K1.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C45:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 S3_V06N0303
arc: A2 F5
arc: A4 V02N0301
arc: A5 V00T0100
arc: B0 S1_V02N0301
arc: B1 Q1
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: C0 F4
arc: C1 W1_H02E0601
arc: C2 H00L0000
arc: C4 H02W0601
arc: C5 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D4 V02S0401
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q0
arc: V00T0100 Q1
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1100111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R5C46:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S3_V06N0303
arc: A0 H02E0701
arc: A7 H00L0000
arc: B0 V02S0301
arc: B7 V00T0000
arc: C0 V02S0601
arc: C7 N1_V02S0001
arc: D0 H00R0000
arc: D7 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
word: SLICEA.K0.INIT 0111010101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0010001011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R5C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: A0 H02W0501
arc: A1 S1_V02N0501
arc: A2 H00L0100
arc: A3 S1_V02N0501
arc: A4 F5
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0101
arc: B1 V02S0301
arc: B2 V02N0301
arc: B3 V02S0301
arc: B4 V01S0000
arc: B5 H02W0301
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 H02W0601
arc: C2 E1_H02W0601
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02S0001
arc: D2 Q2
arc: D3 H02W0201
arc: D4 F2
arc: D5 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 F3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S3_V06S0103 F1
arc: V00B0000 Q6
arc: V01S0000 F7
arc: W1_H02W0301 F1
word: SLICEB.K0.INIT 1000010000100001
word: SLICED.K1.INIT 1001000000001001
word: SLICEA.K0.INIT 1000001001000001
word: SLICEC.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0100000000000100
word: SLICEB.K1.INIT 0001010101010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C48:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0301
arc: A5 N1_V01N0101
arc: A6 S1_V02N0301
arc: A7 V00T0100
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: B7 F1
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C5 V02S0001
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK1 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 H00R0100
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 H02W0301
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: V00T0100 Q1
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1001000000001001
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R5C49:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 V01N0101
arc: A0 H00L0000
arc: A1 V01N0101
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V02S0101
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 V02N0301
arc: B0 V02N0101
arc: B1 Q1
arc: B5 H01E0101
arc: B6 H02E0101
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C1 W1_H02E0401
arc: C5 E1_H01E0101
arc: C6 W1_H02E0601
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F0
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 N1_V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V01S0000 F3
arc: V01S0100 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000001000000000
word: SLICEA.K0.INIT 1000010000100001
word: SLICEA.K1.INIT 1001000000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R5C50:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02W0501
arc: A1 S1_V02N0701
arc: A3 V02N0701
arc: A4 W1_H02E0701
arc: A5 S1_V02N0101
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 V02N0301
arc: B1 Q1
arc: B2 V02N0301
arc: B3 W1_H02E0301
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 V02N0701
arc: B7 V02N0501
arc: C0 N1_V02S0401
arc: C1 H00R0100
arc: C2 N1_V02S0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 E1_H02W0401
arc: C6 S1_V02N0201
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 S1_V02N0001
arc: D2 V02S0201
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 V02S0601
arc: D6 W1_H02E0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q6
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0201 F2
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
arc: W3_H06W0103 F1
word: SLICED.K1.INIT 1101000010000000
word: SLICEB.K0.INIT 1111111111110011
word: SLICEA.K0.INIT 1010101010100010
word: SLICEC.K0.INIT 1000100011000000
word: SLICEB.K1.INIT 1000101010000000
word: SLICED.K0.INIT 1100100001000000
word: SLICEC.K1.INIT 1100100000001000
word: SLICEA.K1.INIT 0011010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C51:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0501 H02W0501
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02W0701
arc: A1 H01E0001
arc: A2 V02N0701
arc: A3 V02N0501
arc: A4 W1_H02E0701
arc: A5 V00T0100
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 H02W0101
arc: B2 V02N0301
arc: B3 H00R0000
arc: B6 V02S0501
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C5 V01N0101
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: D7 V01N0001
arc: E1_H01E0101 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V00T0000 Q2
arc: V00T0100 Q3
word: SLICEB.K1.INIT 0000000011101111
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1110111001000100
word: SLICEA.K0.INIT 0000000011101111
word: SLICEA.K1.INIT 0000111000001111
word: SLICEB.K0.INIT 0000111000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R5C52:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V01N0101
arc: A0 W1_H02E0701
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 H02E0701
arc: A6 W1_H02E0501
arc: A7 V02S0301
arc: B0 V02S0101
arc: B1 W1_H02E0101
arc: B2 V02S0101
arc: B3 V01N0001
arc: B4 E1_H02W0101
arc: B5 V02S0701
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C1 N1_V02S0601
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 V02S0201
arc: D4 S1_V02N0601
arc: D5 E1_H02W0201
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0303 F6
arc: V00T0100 Q1
arc: V01S0100 F7
arc: W1_H02W0101 F3
word: SLICEC.K1.INIT 1100100000001000
word: SLICEB.K0.INIT 0011001000110011
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0011001100100011
word: SLICED.K1.INIT 1100101000000000
word: SLICEA.K1.INIT 0000000011101111
word: SLICEC.K0.INIT 1000101010000000
word: SLICEB.K1.INIT 1010000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C53:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V01N0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 W1_H02E0401
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 E1_H02W0101
arc: A0 V02N0701
arc: A4 V02N0301
arc: A5 V00T0100
arc: A6 F7
arc: A7 V02S0101
arc: B0 V02N0101
arc: B4 F3
arc: B5 W1_H02E0101
arc: B6 F3
arc: C0 S1_V02N0401
arc: C3 V02N0401
arc: C4 H02W0601
arc: C5 E1_H01E0101
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: D0 W1_H02E0001
arc: D3 H00R0000
arc: D4 H00L0100
arc: D5 H00R0100
arc: D6 V00B0000
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: V00T0100 F3
arc: V01S0000 F0
word: SLICED.K1.INIT 1010000010100000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C54:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H01E0101
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 V01N0101
arc: A1 H02E0701
arc: A2 E1_H02W0701
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: A6 V02S0301
arc: B1 S1_V02N0301
arc: B3 H00R0100
arc: B4 F3
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: C1 E1_H02W0601
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 H02W0601
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 H02W0201
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 F0
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: S1_V02S0001 F2
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1111011100000000
word: SLICEB.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 1000010000000000
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C55:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 E1_H02W0501
arc: A3 E1_H02W0701
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 V02N0301
arc: A7 F5
arc: B1 F3
arc: B2 S1_V02N0101
arc: B4 F3
arc: B6 H01E0101
arc: B7 S1_V02N0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 E1_H02W0601
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 E1_H02W0201
arc: D5 E1_H01W0100
arc: D6 S1_V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: W1_H02W0601 Q6
word: SLICEC.K1.INIT 0000000010101111
word: SLICEC.K0.INIT 1101110100001101
word: SLICED.K1.INIT 0101000111110011
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000111100000101
word: SLICEA.K0.INIT 1010101000001010
word: SLICEA.K1.INIT 1000100000001000
word: SLICED.K0.INIT 1010001000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C56:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02W0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: V00B0000 H02E0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: A0 E1_H02W0701
arc: A1 F7
arc: A2 V02S0501
arc: A5 V02S0101
arc: A6 H02W0501
arc: B0 V02S0101
arc: B1 S1_V02N0101
arc: B2 H02W0101
arc: B3 H02W0301
arc: B4 S1_V02N0701
arc: C0 W1_H02E0401
arc: C1 E1_H01W0000
arc: C2 H00L0100
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 S1_V02N0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0601 F4
arc: V00B0100 F7
arc: V01S0000 F7
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0011001100000011
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000001000101
word: SLICEB.K1.INIT 0000000011110011
word: SLICEC.K1.INIT 1111010100000000
word: SLICEA.K0.INIT 1110101011101110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R5C57:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: V00B0100 W1_H02E0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 S3_V06N0203
arc: A0 F7
arc: A1 F7
arc: A2 F5
arc: A3 V00B0000
arc: A4 N1_V02S0101
arc: A5 V02N0301
arc: B1 E1_H01W0100
arc: B2 W1_H02E0101
arc: B4 H01E0101
arc: B5 H00L0000
arc: B7 V00B0000
arc: C0 N1_V01S0100
arc: C2 S1_V02N0601
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D2 V02N0001
arc: D3 H02E0201
arc: D4 V00B0000
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F5
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q2
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1110000000010000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K1.INIT 0010001010101010
word: SLICED.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 1111100011111010
word: SLICED.K1.INIT 0000001100110000
word: SLICEC.K0.INIT 0101010000000001
word: SLICEA.K0.INIT 1010101011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R5C58:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0203
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 N1_V01S0100
arc: A4 S1_V02N0301
arc: A6 F5
arc: B0 H02E0101
arc: C0 N1_V01N0001
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0303 F5
arc: V00B0000 F4
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111101010101010
word: SLICEA.K0.INIT 1111000011111100
word: SLICED.K0.INIT 1111000010100000
word: SLICED.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R5C59:PLC2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 S1_V02N0601
arc: V00T0000 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 N1_V01S0000
arc: A0 V02N0501
arc: A1 H02E0701
arc: A6 H02E0701
arc: B0 V01N0001
arc: B1 V00T0000
arc: B6 H01E0101
arc: C0 H02E0401
arc: C1 V02S0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H01E0101
arc: D6 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: N1_V02N0401 F6
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1110110010110011
word: SLICEA.K1.INIT 1100100011001100
word: SLICED.K0.INIT 0000000001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R5C5:PLC2
arc: N1_V02N0301 H06W0003

.tile R5C60:PLC2
arc: S3_V06S0103 E1_H01W0100
arc: W1_H02W0001 V06S0003

.tile R5C61:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: W3_H06W0203 S3_V06N0203

.tile R5C62:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R5C63:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R5C64:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R5C67:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R5C68:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R5C69:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R5C70:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R5C71:PLC2
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H01E0001

.tile R5C74:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R5C75:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R5C77:PLC2
arc: N1_V02N0101 H06E0103

.tile R5C7:PLC2
arc: E1_H02E0201 V02N0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: A0 V02N0701
arc: B0 V02S0301
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C80:PLC2
arc: N1_V02N0401 E1_H01W0000

.tile R5C81:PLC2
arc: H01W0000 W3_H06E0103

.tile R5C8:PLC2
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02S0501
arc: B0 V02N0101
arc: C0 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C9:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 E1_H02W0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0501 H02W0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 S3_V06N0303
arc: C0 V02S0401
arc: C1 S1_V02N0601
arc: C2 V02S0401
arc: CE0 E1_H02W0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: E1_H01E0101 F0
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q0
arc: V01S0000 F0
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R60C11:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R60C9:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R61C14:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R61C15:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R61C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R62C15:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R64C11:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R64C14:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R64C2:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R64C8:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R65C11:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R65C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R66C11:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R66C9:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R67C11:PLC2
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0303 N1_V02S0501

.tile R67C14:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R67C15:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R67C3:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R68C11:PLC2
arc: S1_V02S0701 N1_V02S0701

.tile R68C15:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R68C2:PLC2
arc: E3_H06E0303 V06S0303
arc: S1_V02S0301 H02E0301

.tile R68C5:PLC2
arc: S1_V02S0501 H06E0303

.tile R69C11:PLC2
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 W1_H02E0201

.tile R69C12:PLC2
arc: S1_V02S0201 H06E0103

.tile R69C15:PLC2
arc: S1_V02S0601 N1_V02S0301

.tile R69C9:PLC2
arc: E1_H02E0201 V06S0103
arc: E3_H06E0103 V06S0103

.tile R6C10:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: H00R0100 H02W0501
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: A0 N1_V02S0701
arc: A1 V02S0501
arc: B0 H00R0100
arc: B1 H02E0301
arc: C0 V02S0601
arc: C1 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C11:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02S0201
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: A0 H02E0701
arc: B0 W1_H02E0101
arc: B2 V02S0301
arc: C0 V02N0401
arc: C2 H02E0601
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 V01S0100
arc: M3 H00L0000
arc: M4 W1_H02E0401
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q2
arc: V01S0000 F0
arc: V01S0100 F2
word: SLICEB.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R6C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V06N0203
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06W0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0501
arc: B0 E1_H02W0301
arc: C0 V02S0601
arc: CE0 V02S0201
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0100111101111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C13:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0501
arc: A1 F5
arc: A2 H02W0701
arc: A3 S1_V02N0701
arc: A4 V02N0301
arc: A5 S1_V02N0101
arc: A6 V02S0301
arc: A7 S1_V02N0101
arc: B1 W1_H02E0101
arc: B2 E1_H01W0100
arc: B3 E1_H02W0301
arc: B4 V02S0701
arc: B5 H00R0000
arc: B7 V00T0000
arc: C0 N1_V02S0601
arc: C1 H02W0601
arc: C2 N1_V01N0001
arc: C3 W1_H02E0401
arc: C4 Q4
arc: C5 V00T0000
arc: C6 N1_V02S0001
arc: C7 V01N0101
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H01E0101
arc: D2 V00T0100
arc: D4 H02E0201
arc: D5 S1_V02N0601
arc: D6 H02W0201
arc: D7 H02W0001
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: M0 V00B0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q4
arc: W3_H06W0003 Q3
word: SLICEC.K1.INIT 0000110111011101
word: SLICEA.K1.INIT 0010000010100000
word: SLICEC.K0.INIT 0101000011011000
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K0.INIT 1111000010101010
word: SLICED.K1.INIT 0011000111110101
word: SLICEB.K0.INIT 0111000000000000
word: SLICEB.K1.INIT 0010101000101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C14:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06N0303
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: A1 F7
arc: A3 S1_V02N0701
arc: A4 N1_V02S0101
arc: A6 H02W0701
arc: A7 N1_V02S0101
arc: B1 W1_H02E0101
arc: B2 V02S0301
arc: B3 H02W0101
arc: B4 H02W0101
arc: B7 V00B0000
arc: C1 W1_H02E0401
arc: C2 E1_H02W0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C6 V02N0001
arc: C7 S1_V02N0201
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 H02W0001
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: D6 H01W0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 F0
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S3_V06S0103 F2
arc: V01S0000 Q7
arc: V01S0100 F6
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000000010111000
word: SLICEC.K0.INIT 0100011111111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000110000001100
word: SLICEA.K1.INIT 0001010100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C15:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V06N0303
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A1 S1_V02N0701
arc: A3 V00B0000
arc: A4 F7
arc: A6 V02N0101
arc: A7 S1_V02N0101
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 F3
arc: B7 V02N0501
arc: C0 N1_V02S0601
arc: C1 H02E0401
arc: C3 S1_V02N0601
arc: C4 H02E0601
arc: C6 Q6
arc: C7 N1_V02S0001
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H01E0101
arc: D3 V02N0201
arc: D4 F2
arc: D6 E1_H01W0100
arc: D7 F0
arc: E1_H02E0301 Q3
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: V01S0000 Q1
arc: V01S0100 F6
word: SLICEC.K0.INIT 1111111110111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 1111010111110101
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0010101000111111
word: SLICED.K1.INIT 1000000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C16:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 N1_V02S0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 E1_H02W0001
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 F7
arc: A6 V00T0100
arc: A7 H02E0501
arc: B0 V02N0301
arc: B1 V02S0301
arc: B3 H02E0101
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: B7 E1_H02W0301
arc: C0 V02S0401
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 H00L0100
arc: C4 N1_V02S0201
arc: C6 V00T0000
arc: C7 S1_V02N0001
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0201
arc: D2 W1_H02E0001
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 E1_H02W0201
arc: D6 V02N0601
arc: D7 N1_V02S0401
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q2
arc: N1_V02N0601 F6
arc: S1_V02S0301 Q1
arc: S3_V06S0003 F3
arc: S3_V06S0103 Q1
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 1100110011111111
word: SLICED.K1.INIT 1000101000001010
word: SLICEB.K0.INIT 1111101011111111
word: SLICEA.K0.INIT 1100110011011000
word: SLICEA.K1.INIT 1111111000000100
word: SLICED.K0.INIT 0101000101000000
word: SLICEB.K1.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R6C17:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 H02W0701
arc: A3 F7
arc: A4 F5
arc: A5 E1_H02W0501
arc: A6 N1_V02S0301
arc: A7 W1_H02E0501
arc: B0 V02S0101
arc: B2 S1_V02N0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B6 W1_H02E0101
arc: B7 S1_V02N0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 F4
arc: C3 S1_V02N0401
arc: C4 H02W0601
arc: C5 V00T0100
arc: C6 H02E0601
arc: C7 V02N0001
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0001
arc: D4 V02N0601
arc: D5 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: S1_V02S0101 Q3
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1101000011111111
word: SLICED.K1.INIT 1000101000001010
word: SLICEB.K1.INIT 1111101111111111
word: SLICEA.K0.INIT 0000001100010011
word: SLICEA.K1.INIT 0000111101011111
word: SLICED.K0.INIT 1110001011100010
word: SLICEC.K1.INIT 0000111000000100
word: SLICEC.K0.INIT 1111000011100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C18:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: V00T0000 V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02E0501
arc: A2 V02S0701
arc: A3 V00T0000
arc: A4 S1_V02N0301
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 E1_H02W0501
arc: B1 F3
arc: B2 W1_H02E0301
arc: B3 H02W0301
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 E1_H02W0301
arc: C0 H00L0000
arc: C1 H02E0601
arc: C2 F4
arc: C3 S1_V02N0601
arc: C4 N1_V02S0001
arc: C5 E1_H01E0101
arc: C6 H01E0001
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 W1_H02E0001
arc: D4 N1_V02S0601
arc: D5 V01N0001
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F5
arc: H01W0100 Q6
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111111111111011
word: SLICEB.K1.INIT 1100010011111111
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000010000000000
word: SLICEC.K0.INIT 1000110000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C19:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A1 H02E0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V02N0101
arc: A7 W1_H02E0701
arc: B0 V02S0101
arc: B1 H00R0100
arc: B3 E1_H02W0301
arc: B6 N1_V01S0000
arc: B7 V02N0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0401
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 E1_H02W0601
arc: C6 V00B0100
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE2 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 H00R0000
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0601 Q6
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F2
arc: S3_V06S0203 Q4
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1100101000000000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 0101000000000000
word: SLICEB.K1.INIT 0101010001000100
word: SLICEA.K1.INIT 0000010011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C20:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 S1_V02N0701
arc: A2 H02E0701
arc: A3 V00T0000
arc: A4 V02N0101
arc: A6 W1_H02E0701
arc: A7 H02W0701
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 E1_H02W0101
arc: B3 N1_V02S0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 H02W0101
arc: B7 W1_H02E0301
arc: C0 S1_V02N0401
arc: C1 N1_V01N0001
arc: C2 V02S0401
arc: C3 N1_V01N0001
arc: C4 V01N0101
arc: C5 N1_V02S0201
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 V02S0401
arc: D5 H00L0100
arc: D6 V02S0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M5 H02E0001
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0303 F6
arc: V00B0100 F5
arc: V01S0100 Q6
word: SLICEC.K1.INIT 1100111100000000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1000110000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000100000001000
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1100110100000000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C21:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A5 W1_H02E0501
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 H02W0301
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 E1_H02W0101
arc: B4 F3
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 V01S0000
arc: C0 H02W0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C3 H02W0601
arc: C4 E1_H02W0401
arc: C5 F4
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: V01S0000 Q0
word: SLICED.K1.INIT 1010000011000000
word: SLICED.K0.INIT 1100000010100000
word: SLICEA.K1.INIT 1100000010001000
word: SLICEB.K0.INIT 1000100011000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1010000010110000
word: SLICEC.K1.INIT 0000010000001100
word: SLICEA.K0.INIT 1101111101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R6C22:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06N0303
arc: A1 F5
arc: A2 V02S0701
arc: A3 H02W0501
arc: A4 E1_H02W0501
arc: A5 N1_V02S0301
arc: A6 V02N0101
arc: A7 Q7
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: B2 F3
arc: B3 W1_H02E0301
arc: B4 V01S0000
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: C0 S1_V02N0601
arc: C1 E1_H02W0401
arc: C2 H00R0100
arc: C3 S1_V02N0401
arc: C4 N1_V02S0001
arc: C5 H02E0401
arc: C6 V02S0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 H02W0201
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 H02W0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q1
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q7
arc: S1_V02S0201 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1111111110110011
word: SLICED.K1.INIT 1010000011000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 0100110001011111
word: SLICEA.K1.INIT 1111001101110011
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0000110000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C23:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0201
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 V02N0701
arc: A4 H02E0701
arc: A5 V02S0301
arc: A6 E1_H02W0501
arc: A7 V00T0100
arc: B1 V02N0301
arc: B2 H00R0000
arc: B3 H02E0301
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: B6 H02W0301
arc: B7 E1_H02W0101
arc: C0 S1_V02N0601
arc: C1 V02S0401
arc: C2 F4
arc: C3 H00L0000
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C6 V02N0201
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D2 H02E0201
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 N1_V02S0401
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: S3_V06S0103 F1
arc: V00B0100 F7
arc: V00T0100 F3
arc: V01S0100 Q1
arc: W1_H02W0601 F6
word: SLICEA.K1.INIT 1110101011111111
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0010001110101111
word: SLICEA.K0.INIT 1010000011111111
word: SLICEB.K0.INIT 1100111101001111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0000101000000010
word: SLICEC.K0.INIT 0000001000001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C24:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: A4 V02N0101
arc: A5 V02N0101
arc: B0 V01N0001
arc: B1 S1_V02N0301
arc: B4 V01S0000
arc: B5 V01S0000
arc: B7 E1_H02W0301
arc: C0 V02N0601
arc: C1 E1_H02W0401
arc: C4 V00T0000
arc: C5 V00T0000
arc: C7 N1_V02S0001
arc: CE1 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 F0
arc: D4 V00B0000
arc: D5 V00B0000
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M2 H02W0601
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: S3_V06S0203 Q7
arc: V01S0000 Q2
arc: V01S0100 Q1
word: SLICEA.K1.INIT 1110101011111111
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0111001000100010
word: SLICEC.K1.INIT 0111001001110111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C25:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 H06W0203
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A1 V01N0101
arc: A2 W1_H02E0701
arc: A3 V02S0701
arc: B0 W1_H02E0101
arc: B1 S1_V02N0301
arc: B2 F3
arc: B3 H02E0301
arc: C0 W1_H02E0601
arc: C1 H00L0100
arc: C2 V02S0401
arc: C3 H02E0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H02W0001
arc: D2 N1_V02S0201
arc: D3 E1_H02W0201
arc: E1_H02E0001 Q2
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q0
arc: S3_V06S0103 Q2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1011101111111011
word: SLICEA.K1.INIT 1100000010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C26:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: A1 H02W0501
arc: A3 V00T0000
arc: B0 V02N0301
arc: B1 V02N0301
arc: B3 H02E0301
arc: C0 H00L0000
arc: C1 H00L0100
arc: C3 E1_H01W0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 W1_H02E0201
arc: D3 V00T0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1011101110110011
word: SLICEA.K1.INIT 1111001110110011
word: SLICEB.K1.INIT 0000110100001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C27:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 E1_H02W0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 F7
arc: A2 H02W0701
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A7 V02N0101
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B4 N1_V02S0701
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 N1_V02S0601
arc: C2 F4
arc: C3 W1_H02E0601
arc: C4 H02W0401
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 N1_V02S0001
arc: D3 V01S0100
arc: D4 H00L0100
arc: D7 H01W0000
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q1
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V01S0000 Q0
word: SLICEB.K1.INIT 1010100000100000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 1010101011110000
word: SLICED.K1.INIT 0000000010101100
word: SLICEB.K0.INIT 0000101000001100
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R6C28:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 F5
arc: A2 E1_H02W0501
arc: A3 W1_H02E0501
arc: A4 V02N0101
arc: A5 E1_H01W0000
arc: A6 H00L0000
arc: A7 S1_V02N0301
arc: B0 H02W0101
arc: B1 V00B0000
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 N1_V02S0701
arc: B5 V00B0100
arc: B6 H02E0101
arc: B7 V00T0000
arc: C0 V02S0401
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 F4
arc: C4 V00T0100
arc: C5 E1_H02W0401
arc: C6 W1_H02E0601
arc: C7 W1_H02E0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0601
arc: D6 H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F2
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q2
arc: N1_V02N0201 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 F0
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1111111111110111
word: SLICEC.K0.INIT 1110010000000000
word: SLICEB.K1.INIT 0000110100001111
word: SLICEA.K0.INIT 1111110101010101
word: SLICED.K0.INIT 0000110100001000
word: SLICED.K1.INIT 0000110000001010
word: SLICEC.K1.INIT 1000000011001100
word: SLICEA.K1.INIT 1110101011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C29:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A5 V00T0000
arc: A7 H02E0701
arc: B0 V02N0101
arc: B7 V02N0501
arc: C0 S1_V02N0601
arc: C5 H02W0601
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D5 V02N0401
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: MUXCLK0 CLK0
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V01S0100 Q0
word: SLICED.K1.INIT 1000000010101010
word: SLICEA.K0.INIT 1111111110001111
word: SLICEC.K1.INIT 0000000000000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R6C30:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A3 F7
arc: A4 H02W0701
arc: A7 V02N0301
arc: B0 V00T0000
arc: B1 E1_H02W0101
arc: B2 H02E0101
arc: B4 V02N0701
arc: B7 H02W0301
arc: C0 F4
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C4 V02S0201
arc: C7 V00B0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 F2
arc: D2 V02S0201
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D7 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F1
arc: V01S0000 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1000000010101010
word: SLICEA.K0.INIT 1111100011111111
word: SLICED.K1.INIT 0000110111011101
word: SLICEB.K1.INIT 0000101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R6C31:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0501
arc: B0 H02E0101
arc: B1 V00T0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q7
word: SLICEA.K0.INIT 0000000001000101
word: SLICEA.K1.INIT 0000000010001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C32:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V01N0101
arc: A1 E1_H02W0501
arc: A3 E1_H02W0501
arc: A7 E1_H02W0501
arc: B1 E1_H02W0301
arc: C1 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 E1_H02W0401
arc: C7 H02E0601
arc: D1 V00B0100
arc: D3 V00B0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: W1_H02W0101 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111101010101010
word: SLICEB.K1.INIT 1111101010101010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C33:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02W0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: V00B0100 V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0100
arc: A4 N1_V02S0301
arc: A5 H02W0701
arc: B0 E1_H02W0101
arc: B1 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: C0 S1_V02N0401
arc: C2 H00L0100
arc: C4 S1_V02N0001
arc: C7 N1_V02S0001
arc: CE1 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 E1_H01W0100
arc: D5 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q7
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 W1_H02E0201
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: N3_V06N0203 Q7
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: V01S0000 Q3
arc: V01S0100 Q3
arc: W1_H02W0501 F5
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000001110101010
word: SLICEA.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011001100
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R6C34:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06N0203
arc: W3_H06W0203 E1_H01W0000
arc: A2 E1_H01E0001
arc: A7 Q7
arc: B0 H01W0100
arc: B1 V01N0001
arc: B2 V02N0101
arc: B3 V01N0001
arc: B4 V01S0000
arc: B5 V01S0000
arc: B6 V01S0000
arc: C0 H02E0401
arc: C1 N1_V01N0001
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 H02E0401
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 V00T0100
arc: D3 H02E0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 H02E0001
arc: D7 V01N0001
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: V01S0000 Q7
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1100000010101010
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111101000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R6C35:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 E1_H01W0000
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0003 S3_V06N0003
arc: A0 F5
arc: A1 H02W0501
arc: A3 W1_H02E0701
arc: A6 H00L0000
arc: B1 N1_V02S0101
arc: B3 S1_V02N0101
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: C3 N1_V01S0100
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0201
arc: D3 V02N0201
arc: D6 V02S0401
arc: D7 E1_H01W0100
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: N1_V02N0401 F6
arc: N3_V06N0303 F6
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 F2
arc: W1_H02W0201 F2
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W1_H02W0701 F5
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1000000011001100
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000001100000011
word: SLICEA.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C36:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 E1_H01E0001
arc: A4 H02W0501
arc: A5 H02W0501
arc: A6 H02W0501
arc: A7 H02W0501
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 H01E0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: H01W0100 F3
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: V01S0000 Q7
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111010
word: SLICEC.K1.INIT 1111111111111010
word: SLICED.K0.INIT 1111111111111010
word: SLICED.K1.INIT 1111111111111010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R6C37:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V01N0101
arc: A1 V02S0701
arc: A2 H02W0501
arc: A3 S1_V02N0501
arc: A7 E1_H02W0701
arc: B1 S1_V02N0301
arc: B2 F3
arc: B3 V02N0101
arc: B4 E1_H02W0101
arc: B5 N1_V02S0701
arc: B6 H02E0301
arc: B7 V02S0501
arc: C1 H02E0401
arc: C2 H02W0401
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 V02S0001
arc: C6 V02N0201
arc: C7 V00T0100
arc: CE1 H00R0000
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 W1_H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0201 F0
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 Q4
arc: M0 V00B0000
arc: M4 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 Q7
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1111000011000000
word: SLICEB.K1.INIT 1000000011001100
word: SLICEB.K0.INIT 1111111111011111
word: SLICED.K1.INIT 0000110111011101
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C38:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V01N0001
arc: A3 F5
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: A7 Q7
arc: B0 E1_H02W0101
arc: B1 S1_V02N0101
arc: B3 V02N0301
arc: B4 V01S0000
arc: B5 W1_H02E0101
arc: B7 V02N0701
arc: C0 V02S0601
arc: C3 N1_V01S0100
arc: C4 S1_V02N0201
arc: C5 H02W0401
arc: C6 H02E0601
arc: C7 H02E0401
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 H00R0100
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F4
arc: H01W0100 F6
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M2 V00T0100
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V02N0001 F2
arc: S1_V02S0501 F7
arc: S3_V06S0103 F2
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 1000000011110000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1110111110101111
word: SLICED.K1.INIT 1011100010111000
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 0000000011000000
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 1111111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C39:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02S0001
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: A0 F7
arc: A2 H02E0701
arc: A3 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 V02N0101
arc: A6 V00T0100
arc: B0 F3
arc: B2 H00L0000
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 V02S0501
arc: C0 F4
arc: C2 H02W0401
arc: C4 S1_V02N0001
arc: C5 V01N0101
arc: C6 N1_V02S0201
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 V02N0201
arc: D3 N1_V01S0000
arc: D4 S1_V02N0601
arc: D5 W1_H02E0001
arc: D6 V02S0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M3 H00R0100
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: V00B0100 F5
word: SLICEB.K1.INIT 0101010100000000
word: SLICEB.K0.INIT 1000110010111111
word: SLICEC.K0.INIT 0101010101010000
word: SLICED.K1.INIT 0000110000001100
word: SLICEA.K0.INIT 0000000100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1110111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C40:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 H01E0101
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: A0 H01E0001
arc: A1 H00R0000
arc: A2 H02E0701
arc: A4 H02W0501
arc: A6 V02N0101
arc: A7 N1_V01N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 N1_V02S0101
arc: B4 E1_H02W0101
arc: B5 V01S0000
arc: B6 V02N0701
arc: C0 H02W0401
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C4 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 S1_V02N0001
arc: D4 W1_H02E0001
arc: D5 S1_V02N0601
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0100 F5
arc: LSR0 E1_H02W0301
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 F2
arc: S1_V02S0701 F5
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 0000000000100000
word: SLICEC.K1.INIT 0011001100000000
word: SLICED.K1.INIT 0000010100000000
word: SLICED.K0.INIT 1111000011101110
word: SLICEB.K0.INIT 0111010101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C41:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A3 V01N0101
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 V01N0001
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 V02N0501
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: C0 F4
arc: C2 V02S0401
arc: C5 E1_H01E0101
arc: C6 F4
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: S1_V02S0701 F7
arc: V00B0000 F6
arc: V01S0100 F4
word: SLICEC.K1.INIT 0001000000000000
word: SLICED.K0.INIT 1000100011001000
word: SLICEC.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000000010001
word: SLICEA.K0.INIT 0000000010000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R6C42:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06W0103
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0501
arc: A1 V02S0501
arc: A3 F7
arc: A5 W1_H02E0701
arc: A6 N1_V01S0100
arc: A7 E1_H02W0701
arc: B0 S1_V02N0301
arc: B1 F3
arc: B3 S1_V02N0101
arc: B7 H02W0301
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 V02S0601
arc: C3 E1_H02W0401
arc: C5 H02W0401
arc: C6 H02W0601
arc: C7 V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: S3_V06S0303 F5
arc: V01S0000 Q0
arc: V01S0100 F0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111111011111
word: SLICEB.K1.INIT 0000100010101010
word: SLICEA.K1.INIT 1111111111110111
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R6C43:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 V01N0101
arc: A0 S1_V02N0701
arc: A1 V02S0701
arc: A3 F7
arc: A5 F7
arc: A7 S1_V02N0301
arc: B0 V02N0101
arc: B3 H02W0301
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: C0 V02S0401
arc: C1 H00R0100
arc: C3 V02N0601
arc: C5 H01E0001
arc: C6 E1_H02W0401
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0201
arc: D3 H01E0101
arc: D5 S1_V02N0601
arc: D6 N1_V02S0601
arc: D7 S1_V02N0401
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q3
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0101010001010000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111110
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111111011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R6C44:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 V01N0101
arc: A1 V02N0701
arc: A2 H02E0501
arc: A4 N1_V01N0101
arc: A5 V00T0100
arc: A7 Q7
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B6 V00B0000
arc: C1 V02N0401
arc: C2 E1_H01W0000
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 H02E0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 N1_V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H00R0100
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 W1_H02E0201
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1010111110100000
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 0011001111111111
word: SLICEA.K1.INIT 0010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C45:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H02W0701
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 V06S0003
arc: A3 E1_H02W0701
arc: B0 V02S0301
arc: B2 F3
arc: B3 H02E0301
arc: C2 H00L0000
arc: C3 H02W0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V02N0001
arc: D3 H00R0000
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S3_V06S0103 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000011001100
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R6C46:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: A0 V02S0701
arc: A5 Q5
arc: A6 N1_V01N0101
arc: B0 H02E0301
arc: B2 H02E0101
arc: B5 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 S1_V02N0601
arc: C2 H00R0100
arc: C3 H02W0401
arc: C6 H02E0601
arc: C7 N1_V02S0201
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 Q2
arc: D3 N1_V01S0000
arc: D5 H02E0201
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0101 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0101011111011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1010101011001100
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K0.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C47:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E3_H06E0003 V06S0003
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H01E0101
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 E1_H01E0001
arc: A2 H02W0701
arc: A3 H02W0701
arc: A5 H02W0701
arc: B0 W1_H02E0301
arc: B5 E1_H02W0301
arc: C0 H00R0100
arc: C2 N1_V02S0601
arc: C3 V02N0601
arc: C5 V02N0201
arc: C6 V02N0001
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D5 F0
arc: D6 H02E0001
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: V01S0100 F2
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0100111101111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0101000011011000
word: SLICEB.K0.INIT 1010000010100000
word: SLICEB.K1.INIT 1010000010100000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R6C48:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A5 V00T0100
arc: A6 V02N0101
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: B5 E1_H02W0301
arc: B7 V01S0000
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 Q6
arc: C7 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E1_H02E0401 Q6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q6
arc: N3_V06N0203 F7
arc: S1_V02S0401 Q6
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q3
word: SLICED.K1.INIT 1001000000001001
word: SLICED.K0.INIT 0101101011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R6C49:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 V02S0301
arc: A5 V02S0101
arc: A6 H02E0501
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 W1_H02E0101
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02E0401
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: C7 H01E0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK1 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 W1_H02E0001
arc: D5 H02W0201
arc: D6 F2
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0301 F3
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
word: SLICED.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1001000000001001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C50:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: A0 H00L0000
arc: A1 S1_V02N0701
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 W1_H02E0501
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 W1_H02E0401
arc: C5 H02W0601
arc: C6 E1_H02W0601
arc: C7 E1_H02W0401
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H02E0001
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: LSR0 H02E0501
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: V01S0000 Q0
word: SLICED.K0.INIT 1011000010000000
word: SLICED.K1.INIT 1010100000001000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R6C51:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0701
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: B0 H02W0101
arc: B3 N1_V02S0101
arc: B4 V01S0000
arc: C0 H02W0401
arc: C3 N1_V01S0100
arc: C4 W1_H02E0601
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: M0 V00T0100
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q6
arc: S1_V02S0201 F0
arc: V01S0100 F4
arc: W1_H02W0201 Q2
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0111010101111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C52:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 W1_H02E0701
arc: A6 H02W0701
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 W1_H02E0301
arc: B6 N1_V02S0701
arc: B7 V02N0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 V00T0000
arc: C6 N1_V02S0201
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 E1_H02W0201
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 V01N0001
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F7
word: SLICED.K0.INIT 1100100000001000
word: SLICED.K1.INIT 1110000001000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R6C53:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02E0201
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A3 H02E0501
arc: A7 V00T0100
arc: B0 V00T0000
arc: B3 H02E0301
arc: B4 N1_V02S0501
arc: B7 V00B0000
arc: C0 W1_H02E0601
arc: C3 V02N0601
arc: C4 V02S0201
arc: C7 V00T0000
arc: D0 S1_V02N0201
arc: D3 H02E0001
arc: D4 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: S1_V02S0601 F4
arc: V01S0100 F4
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
word: SLICEC.K0.INIT 1100111100001111
word: SLICEA.K0.INIT 1100100001000000
word: SLICED.K1.INIT 1100000010100000
word: SLICEB.K1.INIT 0101000011011000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C54:PLC2
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06E0303
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: A0 F5
arc: A1 V02S0501
arc: A2 V01N0101
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: A5 W1_H02E0701
arc: A6 E1_H02W0501
arc: B0 F3
arc: B1 S1_V02N0101
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H00L0000
arc: B5 V00B0100
arc: C0 F4
arc: C1 E1_H02W0601
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C4 Q4
arc: C5 V00T0000
arc: C6 V00T0100
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02S0001
arc: D2 Q2
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 H01W0000
arc: D6 N1_V02S0401
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 W1_H02E0601
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F6
arc: N3_V06N0303 F6
arc: S1_V02S0601 F6
arc: V00B0100 Q5
arc: V01S0000 F0
arc: W1_H02W0301 F1
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1001000000001001
word: SLICEB.K0.INIT 1000010000100001
word: SLICEC.K0.INIT 1001000000001001
word: SLICEA.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R6C55:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: A1 E1_H02W0501
arc: A2 H02W0701
arc: A3 E1_H02W0701
arc: A7 N1_V02S0101
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 E1_H02W0301
arc: B4 W1_H02E0101
arc: B6 E1_H02W0101
arc: B7 N1_V02S0701
arc: C1 W1_H02E0601
arc: C2 H02W0401
arc: C3 V02N0401
arc: C5 V02N0001
arc: C6 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 V00B0100
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: V00B0100 F7
arc: V00T0100 F3
arc: V01S0000 F0
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 1111111011111110
word: SLICED.K0.INIT 1111111111111100
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0011001100000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1011111100000000
word: SLICEB.K0.INIT 0000000011011111
word: SLICED.K1.INIT 0100010000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R6C56:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: B0 N1_V02S0301
arc: B3 V01N0001
arc: C0 V02S0401
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V00B0100
arc: D0 H02W0001
arc: D1 V00B0100
arc: D3 V00B0100
arc: D6 V01N0001
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R6C57:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0201
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 H06E0303
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H01W0100
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H00L0100
arc: A3 V02S0701
arc: A5 V00T0100
arc: A6 N1_V01N0101
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B3 H01W0100
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02W0601
arc: C4 V00T0100
arc: C5 V02S0001
arc: C6 V01N0101
arc: C7 V00T0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 Q2
arc: D3 H02E0201
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 F0
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 F6
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F4
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F6
arc: S1_V02S0701 F5
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1010101000001010
word: SLICEA.K1.INIT 0010101000001010
word: SLICED.K0.INIT 0000000011010000
word: SLICEC.K1.INIT 0000010100000000
word: SLICED.K1.INIT 0000001100110000
word: SLICEB.K0.INIT 0000111000000001
word: SLICEB.K1.INIT 1100110011101110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R6C58:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: A1 H01E0001
arc: A2 H02E0501
arc: A3 F7
arc: A4 V02N0301
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: B7 H02E0301
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 V00B0100
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H02E0001
arc: D3 F2
arc: D4 F2
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0000 F2
arc: V01S0100 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 1111101010101010
word: SLICEA.K0.INIT 1111001111110000
word: SLICEB.K1.INIT 1010111100001111
word: SLICEB.K0.INIT 1010000010100000
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 0000000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C59:PLC2
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W3_H06E0303
arc: V00B0000 H02E0401
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A1 H02E0501
arc: B1 H01W0100
arc: C0 N1_V01N0001
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H01E0101
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1010101011111010
word: SLICEA.K1.INIT 1011101100110011
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C60:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303

.tile R6C61:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003

.tile R6C62:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R6C64:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103

.tile R6C65:PLC2
arc: S3_V06S0103 H01E0101
arc: W3_H06W0003 E1_H02W0301

.tile R6C67:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 E1_H02W0301

.tile R6C68:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R6C69:PLC2
arc: W1_H02W0301 S1_V02N0301

.tile R6C6:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401

.tile R6C70:PLC2
arc: N1_V02N0701 H06E0203
arc: S3_V06S0103 H06E0103

.tile R6C71:PLC2
arc: S3_V06S0203 H06E0203

.tile R6C73:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R6C7:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 S1_V02N0701
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: A5 H02W0701
arc: A6 H02W0701
arc: B5 H02E0101
arc: B6 V01S0000
arc: C5 H02W0401
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D5 V00B0000
arc: D6 S1_V02N0601
arc: E1_H01E0001 Q6
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q7
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q5
arc: M1 H00R0100
arc: M3 E1_H02W0201
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F6
arc: N1_V02N0701 Q5
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: V01S0000 Q6
word: SLICED.K0.INIT 0000110010101100
word: SLICEC.K1.INIT 0000101011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C8:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 V01N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02E0101
arc: S1_V02S0501 V01N0101
arc: V00B0000 V02N0001
arc: V00T0000 V02S0601
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0601
arc: A0 H01E0001
arc: A2 V02S0701
arc: A6 H02E0701
arc: B0 V00T0000
arc: B2 H00R0100
arc: B6 V00B0000
arc: C0 W1_H02E0401
arc: C2 V02S0601
arc: C6 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D2 H00R0000
arc: D6 V02N0401
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0601 F6
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 1110110010100000
word: SLICED.K0.INIT 0010001011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C9:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0303 V01N0101
arc: H00L0000 E1_H02W0201
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06N0203
arc: A2 V02N0701
arc: A4 N1_V01N0101
arc: A7 H00L0000
arc: B0 H02E0101
arc: B3 Q3
arc: B4 E1_H02W0301
arc: B6 H02W0301
arc: B7 E1_H02W0301
arc: C0 E1_H02W0601
arc: C2 F4
arc: C3 H02E0601
arc: C4 V00T0000
arc: C7 V00T0000
arc: CE0 E1_H02W0101
arc: CE2 S1_V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V02N0401
arc: D6 H01W0000
arc: D7 V02N0401
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 V00B0100
arc: LSR1 V00T0100
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: V01S0100 F7
word: SLICEA.K0.INIT 1100000011000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1010111100001111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1100000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R7C10:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02N0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00R0000
arc: A3 H01E0001
arc: B0 E1_H01W0100
arc: B3 V02N0101
arc: C0 H02E0401
arc: C3 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D3 N1_V01S0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C11:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: A3 F7
arc: A4 F5
arc: A5 V00T0000
arc: A7 H02E0701
arc: B0 H02W0301
arc: B2 H00L0000
arc: B3 Q3
arc: B5 V00B0100
arc: B6 E1_H02W0101
arc: B7 V01S0000
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 H02W0601
arc: C4 Q4
arc: C5 H02E0401
arc: C6 V00T0100
arc: C7 H02E0401
arc: CE0 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D5 S1_V02N0601
arc: D6 V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: V01S0000 Q4
arc: V01S0100 Q4
word: SLICED.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100000011000000
word: SLICEB.K0.INIT 1100000011111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1101110101010101
word: SLICEC.K0.INIT 1111010101010101
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C12:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 H02E0701
arc: A2 W1_H02E0501
arc: A3 V02S0501
arc: A5 V02S0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B4 W1_H02E0101
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C2 V02S0401
arc: C3 H02W0401
arc: C4 N1_V02S0001
arc: C5 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C13:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: A0 V02S0501
arc: A1 H02E0501
arc: A3 S1_V02N0701
arc: A5 W1_H02E0501
arc: A7 H02E0701
arc: B0 H02W0101
arc: B1 V02N0301
arc: B2 H02W0101
arc: B3 V01N0001
arc: B4 H02E0101
arc: B5 N1_V01S0000
arc: B6 V02N0501
arc: B7 V02S0701
arc: C1 W1_H02E0601
arc: C2 N1_V02S0401
arc: C4 W1_H02E0401
arc: C5 S1_V02N0201
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 E1_H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F5
arc: S3_V06S0303 F6
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0601 Q4
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1010101011001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110010101010
word: SLICED.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0111011100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C14:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A1 V02S0701
arc: A2 H01E0001
arc: A3 V01N0101
arc: A4 V00T0000
arc: A7 V02S0101
arc: B0 H01W0100
arc: B1 E1_H02W0101
arc: B3 H02E0301
arc: B4 V02S0501
arc: B5 W1_H02E0301
arc: B6 N1_V01S0000
arc: B7 N1_V02S0701
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C6 V00T0100
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0001
arc: D2 H02W0001
arc: D3 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 H02W0001
arc: D6 H02W0201
arc: D7 H02W0001
arc: E1_H01E0101 F3
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0601 F6
arc: S3_V06S0303 F5
arc: V01S0000 Q3
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 0100110001011111
word: SLICEC.K0.INIT 0111000000000000
word: SLICEA.K1.INIT 1111101111000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1010101011001100
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 E1_H02W0201
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0701
arc: A1 H02E0501
arc: A2 E1_H02W0701
arc: A3 H02E0501
arc: A4 S1_V02N0101
arc: A5 N1_V02S0101
arc: B0 H02E0301
arc: B1 E1_H01W0100
arc: B2 S1_V02N0101
arc: B4 W1_H02E0101
arc: B6 V00T0000
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C1 N1_V02S0401
arc: C2 H02E0601
arc: C3 F4
arc: C4 H02E0601
arc: C5 V00T0000
arc: C6 N1_V02S0001
arc: C7 V00T0000
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 F2
arc: D2 V02N0201
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0101 F6
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0501 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F5
arc: V00T0000 Q0
word: SLICEC.K0.INIT 0000110111011101
word: SLICEB.K1.INIT 0101000011110000
word: SLICEA.K0.INIT 1100110111001000
word: SLICED.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 0000101110111011
word: SLICEA.K1.INIT 0111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00R0000 H02E0601
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 N1_V01S0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 W1_H02E0701
arc: A4 V00T0000
arc: A5 V02S0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B4 H02W0101
arc: B5 V01S0000
arc: B7 H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C3 S1_V02N0401
arc: C4 V00B0100
arc: C7 H02W0401
arc: CE0 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M5 H00R0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 Q5
word: SLICEB.K0.INIT 0000010110101111
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 0011000000100010
word: SLICEC.K1.INIT 1100110010101010
word: SLICED.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 0001000010110000
word: SLICEA.K1.INIT 0001111110111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C17:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02N0201
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 V06N0203
arc: A0 H02E0701
arc: A2 V02S0501
arc: A3 E1_H02W0701
arc: A5 W1_H02E0701
arc: B0 F3
arc: B3 V02S0101
arc: B4 H01E0101
arc: B5 N1_V02S0501
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 H00L0000
arc: C2 H02W0401
arc: C3 H02W0601
arc: C4 V00T0000
arc: C6 V00T0100
arc: C7 V02S0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 N1_V01S0000
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 H02W0001
arc: D7 V02S0601
arc: E1_H02E0001 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1010000011111111
word: SLICEA.K0.INIT 1111101100110011
word: SLICEB.K1.INIT 0000101110111011
word: SLICEC.K1.INIT 1100110010101010
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1100110011110000
word: SLICED.K0.INIT 1111001111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R7C18:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00R0000
arc: A3 V00B0000
arc: A6 N1_V02S0101
arc: B0 V00T0000
arc: B2 V02S0101
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 H02W0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 W1_H02E0601
arc: C7 N1_V02S0001
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02E0201
arc: D2 E1_H02W0201
arc: D3 H02E0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 W1_H02E0201
arc: D7 N1_V02S0401
arc: E1_H01E0001 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 V00T0100
arc: M0 W1_H02E0601
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0103 Q2
arc: V00B0000 F6
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000000101010101
word: SLICEA.K1.INIT 0101010101011111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 1111010111010101
word: SLICED.K0.INIT 0101000111110011
word: SLICED.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R7C19:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 S1_V02N0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A1 V01N0101
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: A7 H02W0501
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V02N0701
arc: B5 H02E0301
arc: B6 V02S0701
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 V02N0201
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V01S0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 E1_H02W0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: V01S0000 F2
arc: V01S0100 F7
word: SLICEC.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1100000010001000
word: SLICEC.K1.INIT 1100000010100000
word: SLICEA.K0.INIT 1111101010101010
word: SLICEA.K1.INIT 1111111110100000
word: SLICED.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R7C20:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0701
arc: A2 W1_H02E0701
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 V02N0301
arc: B2 N1_V02S0101
arc: B3 H00R0100
arc: B4 H00R0000
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F4
arc: N1_V01N0101 F3
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H02W0701
arc: A1 V02N0501
arc: A2 V00B0000
arc: A3 H02W0501
arc: A4 V02N0301
arc: A5 V00T0000
arc: A6 N1_V02S0101
arc: A7 V02S0301
arc: B0 H00R0100
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: B3 H02W0301
arc: B4 E1_H02W0101
arc: B5 H00L0000
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: E1_H01E0001 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V01N0101 F0
arc: N3_V06N0303 F5
arc: S3_V06S0203 F7
arc: V01S0000 F3
arc: V01S0100 F4
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C22:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 V02S0501
arc: A2 V02S0701
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A6 H00R0000
arc: A7 S1_V02N0101
arc: B0 V00B0000
arc: B1 V02N0101
arc: B2 E1_H02W0101
arc: B3 S1_V02N0301
arc: B4 H02W0301
arc: B5 S1_V02N0501
arc: B6 W1_H02E0101
arc: B7 S1_V02N0701
arc: E1_H01E0001 F1
arc: E1_H01E0101 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: V01S0100 F4
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 S1_V02N0501
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 W1_H02E0701
arc: A4 V02N0301
arc: A5 E1_H02W0701
arc: A6 H00L0000
arc: A7 V02N0101
arc: B0 E1_H02W0301
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: B3 V02S0101
arc: B4 V02N0501
arc: B5 N1_V02S0701
arc: B6 V00T0000
arc: B7 V00B0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F0
arc: S3_V06S0103 F2
arc: V01S0000 F4
word: SLICED.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C24:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W1_H02E0301
arc: V00T0100 W1_H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 V02S0501
arc: A4 V00T0100
arc: B0 V02S0101
arc: B1 S1_V02N0301
arc: B4 V02N0701
arc: B7 V02S0701
arc: C4 S1_V02N0001
arc: C5 H02W0401
arc: C6 S1_V02N0201
arc: C7 W1_H02E0601
arc: D4 S1_V02N0601
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H02E0601 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: W1_H02W0501 F5
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0110011001101010
word: SLICEA.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 1100100000001000
word: SLICED.K1.INIT 0000000000000011
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R7C25:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 F5
arc: A2 H01E0001
arc: A3 H02E0701
arc: A4 V00B0000
arc: A5 V00T0100
arc: A7 V02S0301
arc: B0 N1_V02S0101
arc: B1 H02E0101
arc: B2 S1_V02N0301
arc: B3 H01W0100
arc: B4 N1_V02S0701
arc: B5 V02N0501
arc: B7 S1_V02N0501
arc: C0 V02N0601
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 F6
arc: C5 W1_H02E0601
arc: C6 N1_V02S0001
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0001
arc: D2 V01S0100
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 N1_V02S0601
arc: D6 H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q2
arc: S3_V06S0103 Q1
arc: V01S0000 Q0
arc: V01S0100 F4
word: SLICEB.K0.INIT 1110101011111111
word: SLICEB.K1.INIT 1111101110111011
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1111111111010101
word: SLICEA.K0.INIT 1110110011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R7C26:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: A1 F7
arc: A2 E1_H02W0701
arc: A4 V02S0101
arc: A5 E1_H02W0701
arc: A6 H02E0701
arc: A7 H02W0501
arc: B0 W1_H02E0301
arc: B1 V02N0101
arc: B2 E1_H02W0101
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: B6 V00B0000
arc: B7 H02W0101
arc: C0 V02S0601
arc: C1 V02N0401
arc: C4 E1_H02W0601
arc: C5 F4
arc: C6 V02N0201
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: D4 V01N0001
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F6
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F3
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0103 Q2
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W3_H06W0303 Q5
word: SLICEB.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 1100101011001010
word: SLICED.K0.INIT 1101000010000000
word: SLICEB.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 0010001100100000
word: SLICEA.K1.INIT 0000000000101010
word: SLICED.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R7C27:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0301
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02W0601
arc: V00T0000 V02S0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 H00R0000
arc: A3 N1_V02S0501
arc: A4 W1_H02E0701
arc: A5 F7
arc: A6 H00L0000
arc: A7 V02N0101
arc: B0 V02N0301
arc: B1 W1_H02E0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 V02S0701
arc: B6 N1_V02S0701
arc: B7 V00B0000
arc: C0 N1_V01N0001
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C5 V02S0001
arc: C6 H02E0601
arc: C7 V00T0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 N1_V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: E1_H02E0701 Q5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0101 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S3_V06S0303 Q5
arc: V00T0100 F3
arc: V01S0000 Q2
arc: V01S0100 F6
word: SLICEC.K0.INIT 1101100000000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1110101011111111
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0000101100001000
word: SLICEC.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1111111110001111
word: SLICEB.K1.INIT 0001111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C28:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 H00L0100
arc: A2 W1_H02E0701
arc: A4 H02W0701
arc: A5 N1_V02S0101
arc: A6 H00R0000
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 H02W0101
arc: B2 H00L0000
arc: B4 V02N0701
arc: B5 V00B0100
arc: B6 V02N0501
arc: B7 H02E0101
arc: C0 W1_H02E0401
arc: C1 H02E0401
arc: C2 N1_V01S0100
arc: C5 H02E0601
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02W0201
arc: D2 V02N0201
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0100 F6
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 F2
arc: V01S0100 Q4
arc: W1_H02W0101 F1
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000010000000101
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111000000100
word: SLICEC.K0.INIT 1110111000100010
word: SLICEC.K1.INIT 0000110100001000
word: SLICED.K0.INIT 0000101000001100
word: SLICED.K1.INIT 1000000011110000
word: SLICEA.K0.INIT 1111101110111011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R7C29:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 S1_V02N0501
arc: A2 F7
arc: A3 V02S0701
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 F1
arc: B1 H02E0301
arc: B2 F3
arc: B3 H00L0000
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 V00B0100
arc: B7 V02N0501
arc: C0 N1_V02S0601
arc: C1 H02W0601
arc: C2 N1_V02S0601
arc: C3 H02W0601
arc: C4 N1_V02S0001
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 H02E0201
arc: D3 N1_V02S0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q0
word: SLICED.K1.INIT 1000100011000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111101110111011
word: SLICEA.K0.INIT 1111101110111011
word: SLICED.K0.INIT 1101100000000000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R7C30:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A2 N1_V02S0501
arc: A3 N1_V02S0701
arc: A4 V00B0000
arc: A5 E1_H02W0501
arc: A6 V02N0101
arc: A7 E1_H02W0701
arc: B0 H02E0301
arc: B2 H00R0000
arc: B3 H02W0101
arc: B4 H02E0101
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: C0 E1_H02W0601
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 N1_V02S0601
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0301 F3
arc: S3_V06S0103 Q2
arc: V01S0100 F7
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1010000010001000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111101111110011
word: SLICED.K0.INIT 1010000010001000
word: SLICED.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 1111111110001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R7C31:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A2 H00L0100
arc: A3 F5
arc: A4 F7
arc: A5 V02N0101
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 F3
arc: B1 F3
arc: B2 H00R0000
arc: B5 H02W0301
arc: B6 H02E0301
arc: B7 V00T0000
arc: C0 H00L0000
arc: C1 V02S0601
arc: C2 S1_V02N0601
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 S1_V02N0001
arc: C7 V01N0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F0
arc: V01S0000 Q4
arc: V01S0100 F3
arc: W1_H02W0301 F3
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000100000000100
word: SLICEA.K1.INIT 1100000000001100
word: SLICED.K1.INIT 0101000001000100
word: SLICEC.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1010101010001010
word: SLICEB.K1.INIT 1010000010101010
word: SLICED.K0.INIT 0101000001000100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C32:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0100 E1_H02W0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A2 V02N0701
arc: A5 V02N0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 W1_H02E0101
arc: B3 E1_H02W0101
arc: B5 E1_H02W0101
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 H02E0401
arc: C7 S1_V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D3 H02W0201
arc: D5 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: N3_V06N0103 F1
arc: S3_V06S0303 Q5
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1111111100110011
word: SLICEA.K1.INIT 1111111100110011
word: SLICEB.K0.INIT 0011101000111111
word: SLICEB.K1.INIT 1111111111110011
word: SLICEC.K1.INIT 1010000011101100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C33:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 V00B0000
arc: A3 V00B0000
arc: A5 V00B0000
arc: A6 V02S0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H02E0101
arc: B4 V02S0701
arc: B7 V00B0000
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 V02S0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 V01N0001
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: S3_V06S0003 F3
arc: W1_H02W0301 F3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1100101000001010
word: SLICEB.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1111110000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R7C34:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02W0701
arc: A2 V02N0701
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 S1_V02N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: CE2 V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 H01W0000
arc: E1_H01E0101 Q6
arc: E1_H02E0601 Q6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F1
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N3_V06N0303 Q5
arc: S1_V02S0701 Q5
arc: V01S0000 Q5
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1100111111001100
word: SLICEA.K1.INIT 1110111011001110
word: SLICEB.K0.INIT 1100110001000100
word: SLICEB.K1.INIT 0100010011000100
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1111101011110000
word: SLICED.K0.INIT 1010111110100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C35:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02W0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A7 Q7
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 V00B0100
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F3
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111100111111
word: SLICEC.K1.INIT 1111111100111111
word: SLICED.K0.INIT 1111111100111111
word: SLICED.K1.INIT 1111111101011111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R7C36:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: A2 F7
arc: A5 S1_V02N0101
arc: A6 N1_V02S0301
arc: A7 S1_V02N0301
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B5 V02N0701
arc: B6 E1_H02W0301
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: C2 H02W0401
arc: C3 N1_V02S0401
arc: C5 E1_H01E0101
arc: C6 W1_H02E0601
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 N1_V02S0201
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D5 E1_H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 F0
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111101111
word: SLICED.K1.INIT 1000000011001100
word: SLICEB.K0.INIT 1111111110111111
word: SLICEB.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1011100010111000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R7C37:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 E1_H02W0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 W1_H02E0501
arc: A3 F7
arc: A4 F7
arc: A5 V02N0101
arc: A6 F5
arc: A7 H02W0701
arc: B1 V02N0301
arc: B3 H02E0301
arc: B5 F1
arc: C1 S1_V02N0401
arc: C3 E1_H01W0000
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00T0100
arc: D3 V02S0201
arc: D4 H02W0001
arc: D5 W1_H02E0201
arc: D6 V02S0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E3_H06E0003 Q3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: S3_V06S0003 Q0
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICED.K0.INIT 0000000000000101
word: SLICEA.K1.INIT 1100100000000000
word: SLICEC.K1.INIT 1010100000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000010
word: SLICED.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C38:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06E0103
arc: V00T0000 H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A2 W1_H02E0701
arc: A3 N1_V02S0701
arc: A4 H02E0701
arc: B5 F3
arc: B6 E1_H02W0101
arc: B7 F3
arc: C0 H02W0601
arc: C1 E1_H02W0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 F4
arc: C6 H02E0601
arc: C7 F4
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 V02S0601
arc: D6 V01N0001
arc: D7 F2
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0101 Q1
arc: V00B0100 F7
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0000110000001100
word: SLICEC.K0.INIT 0101010100001111
word: SLICEB.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R7C39:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V01N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H06E0203
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A2 H02E0501
arc: A3 S1_V02N0701
arc: A4 E1_H02W0501
arc: A6 F5
arc: B0 V02S0101
arc: B1 H02W0301
arc: B4 E1_H02W0101
arc: B6 S1_V02N0501
arc: C0 F4
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C4 V00T0000
arc: C5 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE1 V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V02S0001
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 W1_H02E0201
arc: D6 V02S0601
arc: D7 V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F7
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: V00T0000 Q0
arc: V01S0000 F3
arc: V01S0100 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0000000001000100
word: SLICEB.K0.INIT 0000101000001010
word: SLICEC.K0.INIT 0000000011011111
word: SLICEA.K0.INIT 1000111100001111
word: SLICEA.K1.INIT 0011111100001111
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 0101010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R7C40:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 V02N0501
arc: A2 V02S0701
arc: A3 F7
arc: A4 S1_V02N0301
arc: A5 H02E0501
arc: A6 F5
arc: B0 V02S0101
arc: B1 V02S0101
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B5 H01E0101
arc: B7 V02N0701
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 V02S0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 W1_H02E0001
arc: D3 F2
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: W1_H02W0301 F3
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0011001000111010
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0101000011110000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0011001100000011
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEC.K1.INIT 0000110100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C41:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: A0 F7
arc: A1 F5
arc: A4 F5
arc: A6 F5
arc: A7 V02S0301
arc: B2 H02W0101
arc: B5 E1_H02W0301
arc: B7 H02E0301
arc: C0 F4
arc: C1 H00R0100
arc: C2 V02S0601
arc: C3 F4
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: CE0 H00L0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 F2
arc: D2 V02S0001
arc: D3 V00B0100
arc: D4 F2
arc: D5 V02S0601
arc: D6 F2
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F1
arc: H01W0100 Q0
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q0
arc: N1_V02N0401 F6
arc: S1_V02S0401 Q4
arc: V00B0100 F7
arc: V01S0000 Q0
arc: V01S0100 Q7
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0101000000000000
word: SLICED.K0.INIT 0000101000000000
word: SLICEA.K1.INIT 0000000000001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R7C42:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A2 F5
arc: A3 V02N0501
arc: A4 H02W0501
arc: A5 H02E0701
arc: A7 E1_H02W0701
arc: B0 E1_H02W0301
arc: B2 H02E0101
arc: B5 S1_V02N0701
arc: B6 V02S0501
arc: B7 V02S0701
arc: C0 E1_H02W0401
arc: C2 V02N0601
arc: C3 S1_V02N0601
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 F0
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 H02E0001
arc: D6 E1_H02W0201
arc: D7 N1_V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F6
arc: M0 V00B0100
arc: M1 H00R0100
arc: M4 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F6
arc: S1_V02S0101 F3
arc: S3_V06S0203 Q7
arc: V01S0000 F3
arc: V01S0100 Q1
arc: W1_H02W0401 F6
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1111111011111111
word: SLICED.K0.INIT 0000000011001100
word: SLICEC.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1100100001000000
word: SLICED.K1.INIT 0000000001000100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R7C43:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0501
arc: A2 H02W0501
arc: A3 F5
arc: A4 V02N0101
arc: A5 V02N0301
arc: A6 V02S0101
arc: A7 E1_H02W0701
arc: B0 V00T0000
arc: B1 V02N0301
arc: B2 E1_H02W0101
arc: B3 S1_V02N0101
arc: B4 H02W0101
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: B7 W1_H02E0301
arc: C0 W1_H02E0401
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 E1_H02W0601
arc: C4 N1_V02S0201
arc: C5 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 N1_V02S0001
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: D5 V02S0401
arc: D7 H00L0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: S1_V02S0001 Q2
arc: S1_V02S0601 Q6
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F6
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000001001110
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1111111101111111
word: SLICEB.K0.INIT 1111111011111111
word: SLICED.K1.INIT 1110111001000100
word: SLICED.K0.INIT 1000100010001000
word: SLICEC.K0.INIT 0000000010000000
word: SLICEA.K1.INIT 0000001100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R7C44:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 H01E0101
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A3 H02W0701
arc: A7 V02S0301
arc: B0 H02E0101
arc: B2 V02S0101
arc: B6 N1_V01S0000
arc: B7 H02W0301
arc: C0 H02E0401
arc: C1 V02N0401
arc: C2 H00R0100
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 H02E0601
arc: C7 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0101000000010001
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K1.INIT 0011000100100000
word: SLICED.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R7C45:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02E0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 V06S0003
arc: A0 H01E0001
arc: A2 F7
arc: A4 V02N0101
arc: A6 H02E0501
arc: A7 V02N0101
arc: B0 H01W0100
arc: B2 H00R0000
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: C0 H02W0401
arc: C2 H02E0601
arc: C4 V00T0000
arc: C6 V01N0101
arc: C7 V00T0000
arc: D0 H00R0000
arc: D2 S1_V02N0201
arc: D4 W1_H02E0201
arc: D5 E1_H02W0201
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F7
arc: M0 V00B0000
arc: M2 V00B0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00B0000 F6
arc: V01S0000 F2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000010011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000001100000001
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000010100000
word: SLICED.K0.INIT 0000000000000101
word: SLICEC.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 0000000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R7C46:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 E1_H02W0501
arc: A0 V01N0101
arc: A2 W1_H02E0701
arc: A5 V02S0301
arc: A6 V02N0101
arc: A7 V02S0301
arc: B0 W1_H02E0301
arc: B2 E1_H01W0100
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B7 V02N0501
arc: C0 H00L0100
arc: C3 H02W0401
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 V00T0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 E1_H02W0601
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: S1_V02S0101 F3
arc: V01S0100 F2
arc: W1_H02W0401 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0011111100000000
word: SLICED.K0.INIT 0101111101011111
word: SLICEA.K0.INIT 0010111110101111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011011000
word: SLICEC.K1.INIT 0011000100100000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C47:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0701
arc: A2 V02N0501
arc: A4 V02S0301
arc: A5 N1_V01N0101
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 V02N0101
arc: B2 W1_H02E0301
arc: B4 V02S0701
arc: B7 V01S0000
arc: C0 W1_H02E0401
arc: C2 W1_H02E0401
arc: C4 H02W0401
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CE2 N1_V02S0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V00B0100
arc: D4 F2
arc: D5 H00R0100
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H02E0101 Q3
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M3 H00L0100
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: N3_V06N0203 F4
arc: S1_V02S0701 F5
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0101011111110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0111001101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011000010111000
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1101110110001000
word: SLICED.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C48:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H02W0501
arc: A1 F7
arc: A5 V02S0101
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B1 Q1
arc: B2 H02W0301
arc: B3 H02E0101
arc: B5 H01E0101
arc: B6 V01S0000
arc: B7 V00B0100
arc: C0 V02N0601
arc: C1 H02W0401
arc: C2 H02E0401
arc: C3 E1_H02W0401
arc: C4 S1_V02N0001
arc: C6 V02N0001
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02N0601
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0100 F0
arc: M1 H00R0100
arc: M2 V00T0100
arc: M4 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q2
arc: N3_V06N0303 F6
arc: S1_V02S0001 F2
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V01S0000 Q6
arc: V01S0100 F0
arc: W1_H02W0001 F0
arc: W1_H02W0401 Q4
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0010000010100000
word: SLICED.K0.INIT 0100111001000100
word: SLICEC.K1.INIT 1010101011001100
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R7C49:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: A1 H02E0701
arc: A3 H01E0001
arc: A5 H02E0501
arc: A6 H02E0501
arc: A7 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 F3
arc: B3 H02E0101
arc: B4 H02E0301
arc: B7 V02S0701
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 V02S0001
arc: C5 V00T0100
arc: C6 Q6
arc: C7 E1_H02W0601
arc: CE0 N1_V02S0201
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 V02S0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M3 H02E0201
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0100110000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0011110000111100
word: SLICEA.K0.INIT 0011110011110000
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C4:PLC2
arc: E1_H02E0501 E3_H06W0303

.tile R7C50:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 H02E0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 W1_H02E0301
arc: B5 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 W1_H02E0401
arc: C5 V00T0000
arc: C7 H02W0401
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D7 V02N0601
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02W0501
arc: M5 H00R0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q5
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0701 Q5
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R7C51:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0701
arc: A1 W1_H02E0701
arc: A3 H02E0501
arc: A7 H02E0701
arc: B0 V00T0000
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B7 S1_V02N0701
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 H02W0501
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
word: SLICEB.K1.INIT 1110111110101111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEA.K0.INIT 0000111000001111
word: SLICED.K1.INIT 0101000011011000
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R7C52:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02E0301
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 E1_H02W0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 E1_H02W0101
arc: B5 V02S0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK1 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R7C53:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0100 V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 H02W0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V01N0101
arc: A4 V02N0301
arc: B1 H02E0301
arc: B2 V02N0101
arc: B3 E1_H01W0100
arc: B4 V01S0000
arc: B5 F3
arc: C1 H00R0100
arc: C2 V02S0401
arc: C3 E1_H01W0000
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: D1 H01E0101
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 F2
arc: D5 V01N0001
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: V00B0100 F5
arc: V01S0000 F0
word: SLICEB.K1.INIT 1000101011001111
word: SLICEC.K1.INIT 1100000000001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001001000001
word: SLICEB.K0.INIT 1000001001000001
word: SLICEC.K0.INIT 1000010000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R7C54:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 V02S0401
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 H02W0701
arc: A6 V00T0100
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: B5 H00R0000
arc: B6 F1
arc: B7 F3
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 E1_H02W0601
arc: C5 H02W0601
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK1 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q1
arc: LSR0 H02W0301
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q3
arc: V00T0100 F3
arc: V01S0000 Q3
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000101011001111
word: SLICED.K1.INIT 1010111100100011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C55:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: A1 E1_H01E0001
arc: A2 H01E0001
arc: A4 V02S0301
arc: A6 F5
arc: B0 H01W0100
arc: B1 H01W0100
arc: B4 E1_H02W0101
arc: B5 V02N0701
arc: B6 V00B0000
arc: C2 H00L0000
arc: C4 H02E0401
arc: C5 H02E0601
arc: C6 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H01E0101
arc: D4 H00R0100
arc: D5 W1_H02E0201
arc: D6 F2
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0601 F6
arc: V00B0000 F4
arc: V01S0000 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 0000000000100000
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0110011010101010
word: SLICEB.K0.INIT 1010000000001010
word: SLICEC.K1.INIT 1100000000110000
word: SLICED.K0.INIT 0100110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C56:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 W1_H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 V06S0303
arc: B7 V02N0701
arc: D7 S1_V02N0401
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: N1_V01N0001 F7
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
word: SLICED.K1.INIT 0000000000110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R7C57:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00L0000 V02S0201
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 N1_V02S0501
arc: A0 V02S0701
arc: A3 V01N0101
arc: A4 H02W0701
arc: A5 S1_V02N0301
arc: A6 S1_V02N0301
arc: A7 H02W0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B3 H02W0301
arc: B4 V02N0501
arc: B6 V02S0701
arc: B7 W1_H02E0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 H02W0401
arc: C6 V00B0100
arc: C7 V02N0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 V02N0601
arc: D6 F2
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F5
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 H02W0501
arc: M0 H02W0601
arc: M2 E1_H02W0601
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: V01S0100 Q7
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0100010100000101
word: SLICEA.K1.INIT 1100111100001111
word: SLICEC.K1.INIT 1111111111111010
word: SLICEC.K0.INIT 0100110001111111
word: SLICED.K1.INIT 0111000001101111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C58:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0501 S3_V06N0303
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 V06S0103
arc: A0 H00L0000
arc: A2 V02S0701
arc: B0 H01W0100
arc: B1 Q1
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: CE0 H00L0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D2 Q2
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1111100110011001
word: SLICEA.K1.INIT 1111001100110011
word: SLICEB.K0.INIT 0101010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C59:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0100
arc: A4 V00T0000
arc: A6 H00L0000
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 H00L0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: C6 H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H02E0201
arc: D6 V00B0000
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0401 F6
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000000000000101
word: SLICEA.K0.INIT 1100111110011111
word: SLICEA.K1.INIT 1100111100111111
word: SLICEB.K1.INIT 1100111111111111
word: SLICEB.K0.INIT 0011111111001111
word: SLICED.K0.INIT 1010000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C60:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V06S0003
arc: W3_H06W0103 V06N0103

.tile R7C61:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile R7C62:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R7C64:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R7C65:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile R7C66:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R7C67:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003

.tile R7C68:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R7C6:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303

.tile R7C70:PLC2
arc: N3_V06N0303 S1_V02N0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103

.tile R7C71:PLC2
arc: S3_V06S0003 H06E0003

.tile R7C72:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R7C79:PLC2
arc: N3_V06N0003 S1_V02N0001

.tile R7C7:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: C0 V02N0401
arc: C1 S1_V02N0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: E1_H01E0001 F0
arc: E1_H02E0101 F1
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R7C8:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 H01E0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H06W0303
arc: V00B0000 E1_H02W0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: A1 V02S0501
arc: A2 F7
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 V00T0100
arc: B0 H01W0100
arc: B1 H01W0100
arc: B3 F1
arc: B4 H02E0301
arc: B6 V02N0501
arc: B7 H02E0301
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 N1_V01N0001
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE0 V02N0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 S1_V02N0001
arc: D2 Q2
arc: D3 H00R0000
arc: D4 H01W0000
arc: D5 V01N0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: S1_V02S0301 Q3
arc: V00T0100 Q3
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1111001100110011
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 1010000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R7C9:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 N1_V01S0000
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 S3_V06N0203
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: A0 H02E0501
arc: A1 V02S0701
arc: A2 H01E0001
arc: A5 S1_V02N0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H00R0000
arc: B3 H02E0101
arc: B5 H00L0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 H00L0100
arc: C5 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 H02E0001
arc: D5 S1_V02N0601
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F5
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C10:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 V01N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: A2 V02S0501
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A5 H02E0501
arc: A7 H02E0701
arc: B4 N1_V02S0501
arc: B5 H02E0301
arc: B7 N1_V02S0501
arc: C0 H00L0100
arc: C2 F4
arc: C3 V02S0601
arc: C4 H02E0401
arc: C5 H02E0601
arc: C7 W1_H02E0601
arc: CE0 E1_H02W0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V02N0401
arc: D5 H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F5
arc: E1_H02E0001 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0601 Q4
arc: S1_V02S0001 Q2
arc: S3_V06S0103 Q2
arc: V01S0100 F7
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1010111100001111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1010000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R8C11:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 S1_V02N0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 H00R0000
arc: A5 V00T0000
arc: B0 V02S0101
arc: B1 V02S0301
arc: B4 H02E0101
arc: B5 V01S0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C4 H02E0401
arc: C5 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02E0001
arc: D4 V02S0401
arc: D5 H02E0201
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0401 F4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C12:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 E1_H02W0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A2 V00B0000
arc: A4 V00T0000
arc: A5 N1_V02S0301
arc: A6 V02N0301
arc: A7 V00T0100
arc: B0 H01W0100
arc: B2 H02W0301
arc: B4 N1_V01S0000
arc: B5 H02W0301
arc: B7 H02E0101
arc: C0 N1_V02S0601
arc: C2 S1_V02N0601
arc: C4 V02N0001
arc: C5 E1_H02W0401
arc: C6 V02S0201
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H00R0000
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 W1_H02E0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0100 F5
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0011000100100000
word: SLICEB.K0.INIT 0011011110111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06W0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A3 H00L0100
arc: A5 V02N0301
arc: A6 S1_V02N0301
arc: A7 Q7
arc: B0 V02S0301
arc: B2 V02S0101
arc: B4 N1_V01S0000
arc: B6 S1_V02N0701
arc: C0 W1_H02E0601
arc: C2 E1_H02W0601
arc: C3 V02S0601
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 W1_H02E0401
arc: C7 V02S0201
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0000
arc: M5 H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: V01S0000 F5
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0111011100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1010111110100000
word: SLICED.K0.INIT 0111000001110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C14:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: A0 S1_V02N0701
arc: A1 V02N0701
arc: A2 S1_V02N0501
arc: A6 H00R0000
arc: A7 V02N0301
arc: B0 H02W0301
arc: B2 V01N0001
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 E1_H02W0101
arc: B7 H02W0301
arc: C0 V02N0401
arc: C2 H00L0000
arc: C4 S1_V02N0201
arc: C6 F4
arc: C7 V02S0001
arc: CE1 N1_V02S0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D2 V02S0001
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 F0
arc: S3_V06S0203 Q7
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 1100110011111111
word: SLICED.K0.INIT 1000111100000000
word: SLICEB.K0.INIT 0001110111111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000111000000100
word: SLICEA.K0.INIT 0101001101010011
word: SLICEA.K1.INIT 1010101011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: A0 F5
arc: A2 V01N0101
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 W1_H02E0501
arc: A6 H02E0701
arc: A7 E1_H01W0000
arc: B1 F3
arc: B2 H02W0101
arc: B3 N1_V02S0101
arc: B4 S1_V02N0501
arc: B5 V02N0501
arc: B6 W1_H02E0301
arc: B7 V00B0100
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 W1_H02E0401
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 F2
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 V01N0001
arc: D6 V00B0000
arc: D7 N1_V02S0401
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: V01S0100 F4
word: SLICED.K1.INIT 0111000000000000
word: SLICEC.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 1111111110101111
word: SLICED.K0.INIT 0100110001011111
word: SLICEC.K0.INIT 0111000001110111
word: SLICEB.K1.INIT 0111000000000000
word: SLICEB.K0.INIT 1101000001010000
word: SLICEA.K1.INIT 1111111111110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R8C16:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 E1_H02W0701
arc: A3 W1_H02E0501
arc: B0 V00T0000
arc: B1 E1_H02W0301
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 H02E0101
arc: B6 H02E0101
arc: C0 S1_V02N0401
arc: C1 W1_H02E0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C6 Q6
arc: CE2 H00L0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: D6 N1_V02S0601
arc: E1_H02E0401 Q4
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1111001111110011
word: SLICEC.K0.INIT 1111001111000000
word: SLICED.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1100111000000010
word: SLICEB.K1.INIT 1111111000110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C17:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 V01N0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0203 V06S0203
arc: A0 V02N0701
arc: A2 H02W0501
arc: A3 V00B0000
arc: A4 E1_H01W0000
arc: A7 N1_V02S0301
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: B2 H01W0100
arc: B4 V00B0100
arc: B5 V01S0000
arc: B6 H02E0301
arc: C0 E1_H01W0000
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 E1_H01E0101
arc: C6 V02N0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 Q4
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 Q4
arc: M1 H00R0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0301 F1
arc: S3_V06S0103 F1
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEC.K1.INIT 1111000011000000
word: SLICEB.K0.INIT 0000111111110010
word: SLICEB.K1.INIT 0000111111110101
word: SLICEC.K0.INIT 1110111010101111
word: SLICEA.K0.INIT 1111110011111110
word: SLICED.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 0000000000000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R8C18:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02S0701
arc: A3 H02E0501
arc: A4 V00B0000
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: A7 H02E0701
arc: B0 E1_H02W0301
arc: B1 H02W0301
arc: B2 H02E0301
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 H02W0101
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C2 N1_V01S0100
arc: C4 W1_H02E0601
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 N1_V02S0001
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 Q5
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F1
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0103 Q2
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0000010100000000
word: SLICEA.K0.INIT 1100110011001111
word: SLICED.K0.INIT 0101000001011111
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 0101000001000100
word: SLICEB.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1101100011011000
word: SLICEC.K1.INIT 1010110010101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1

.tile R8C19:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 H02E0201
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: A0 F7
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 E1_H01W0000
arc: A7 E1_H02W0501
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: B6 H02W0101
arc: B7 V02N0701
arc: C0 H02W0601
arc: C2 H00L0000
arc: C3 H00L0000
arc: C5 N1_V02S0001
arc: C6 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 V01S0100
arc: D3 V02S0201
arc: D4 H02W0201
arc: D5 H02E0201
arc: D6 V01N0001
arc: D7 E1_H02W0201
arc: E1_H02E0001 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: S3_V06S0203 F4
word: SLICED.K1.INIT 1110001000000000
word: SLICEA.K0.INIT 1111101010101010
word: SLICED.K0.INIT 0000001000100010
word: SLICEC.K0.INIT 1011101110001000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R8C20:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 V06N0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02N0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 F7
arc: A2 V02N0501
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B0 V00B0000
arc: B1 V01N0001
arc: B3 E1_H02W0101
arc: B4 S1_V02N0701
arc: B5 H02E0301
arc: B6 V02S0501
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C2 E1_H02W0401
arc: C4 V00B0100
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 H01E0101
arc: D2 V02N0201
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: S1_V02S0201 Q0
arc: V01S0000 F0
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 1111111010101110
word: SLICED.K1.INIT 1100101000000000
word: SLICEA.K1.INIT 1110111010101010
word: SLICEB.K1.INIT 0011001100000000
word: SLICEC.K1.INIT 1111111110000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C21:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02N0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V01N0101
arc: A0 E1_H02W0501
arc: A1 V02N0701
arc: A2 F7
arc: A3 F7
arc: A4 W1_H02E0701
arc: A5 V02N0101
arc: A6 H02E0701
arc: A7 H02W0501
arc: B1 V00T0000
arc: B3 W1_H02E0101
arc: B4 N1_V02S0701
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: C0 N1_V01N0001
arc: C1 S1_V02N0401
arc: C2 H00L0000
arc: C3 E1_H01W0000
arc: C4 W1_H02E0601
arc: C5 H02W0401
arc: C6 F4
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 N1_V02S0201
arc: D2 H01E0101
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 N1_V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F0
arc: V01S0000 F6
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111110111110101
word: SLICEA.K1.INIT 1100100001000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 1100101000000000
word: SLICEA.K0.INIT 1111101011110000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1100110000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C22:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 S1_V02N0701
arc: A4 V00T0000
arc: A5 N1_V02S0301
arc: A6 H02E0501
arc: B0 V00B0000
arc: B3 H02E0301
arc: B7 W1_H02E0301
arc: E1_H01E0001 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F3
arc: N1_V02N0701 F7
arc: S3_V06S0303 F5
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R8C23:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A4 V00T0000
arc: B0 W1_H02E0101
arc: B1 N1_V02S0301
arc: B2 V02S0101
arc: B3 H00R0000
arc: B5 V02S0501
arc: B6 E1_H02W0101
arc: B7 H02W0101
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F7
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: V01S0100 F4
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R8C24:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 H02W0401
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A3 W1_H02E0501
arc: A4 V02S0301
arc: A5 V00T0000
arc: B0 V00B0000
arc: B1 V02N0101
arc: B2 W1_H02E0301
arc: B6 V02N0501
arc: B7 V02N0701
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: E1_H02E0201 F0
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: V01S0100 F7
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R8C25:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: H00R0000 H02W0401
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02N0201
arc: V00T0000 H02W0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0601
arc: A1 S1_V02N0501
arc: A2 H02W0501
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: B0 V00B0000
arc: B3 H00R0000
arc: B6 V02S0501
arc: B7 S1_V02N0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F5
arc: V01S0000 F6
arc: V01S0100 F1
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEA.K0.INIT 1100110011000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R8C26:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 N1_V02S0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A2 F7
arc: A3 V02S0701
arc: A4 V02S0301
arc: A6 H02W0701
arc: A7 V00T0100
arc: B2 H02W0301
arc: B4 V02N0701
arc: B6 V02S0501
arc: B7 V02S0501
arc: C3 H00L0000
arc: C5 H02E0401
arc: C6 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 V02N0601
arc: D6 V00B0000
arc: D7 V02S0401
arc: E1_H01E0101 Q2
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q2
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V01S0000 Q4
arc: V01S0100 Q3
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1010101011001100
word: SLICED.K1.INIT 0000111000000010
word: SLICEC.K0.INIT 1100110010101010
word: SLICED.K0.INIT 0000111000000010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C27:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02W0301
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 W1_H02E0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 H02E0701
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 Q7
arc: B0 V00B0000
arc: B1 V01N0001
arc: B4 V02S0501
arc: B5 V02N0501
arc: B6 V02N0701
arc: B7 H02W0101
arc: C0 W1_H02E0601
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 V02S0201
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 S1_V02N0001
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D3 V02N0001
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N3_V06N0003 Q3
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S3_V06S0103 Q2
arc: V01S0000 Q3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1110101011111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1111111110110011
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1111101001010000
word: SLICED.K1.INIT 0000000010101100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C28:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06N0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A1 H00R0000
arc: A2 W1_H02E0701
arc: A4 H02W0501
arc: A5 V00T0000
arc: A7 V00T0100
arc: B0 E1_H01W0100
arc: B1 W1_H02E0301
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: B6 E1_H02W0101
arc: B7 S1_V02N0501
arc: C0 W1_H02E0401
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 H00R0100
arc: C5 H02W0601
arc: C6 V01N0101
arc: C7 H02E0601
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0201
arc: D2 W1_H02E0001
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q3
arc: V00B0100 F7
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q4
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111101110111011
word: SLICEA.K1.INIT 1111111110001111
word: SLICEC.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K1.INIT 0000101100001000
word: SLICED.K0.INIT 1111000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R8C29:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 F5
arc: A2 E1_H02W0501
arc: A3 H02E0501
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: A6 F7
arc: B2 H00R0100
arc: B3 S1_V02N0101
arc: B4 V01S0000
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 W1_H02E0301
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 H02W0401
arc: C3 V02S0601
arc: C4 V01N0101
arc: C5 H02W0601
arc: C6 V01N0101
arc: CE0 H02E0101
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M3 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0301 Q3
arc: N1_V02N0701 F7
arc: N3_V06N0003 F0
arc: W1_H02W0201 F2
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0011001100000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1000100010100000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 1111111110100000
word: SLICEA.K1.INIT 1111101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C30:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 V02S0701
arc: A2 F5
arc: A3 E1_H02W0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 H02E0701
arc: A7 V02N0101
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B4 V02S0501
arc: B5 V02S0501
arc: B6 V02S0501
arc: C0 H02E0401
arc: C1 V02N0601
arc: C2 S1_V02N0401
arc: C3 F6
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CE1 V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 N1_V02S0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 N1_V02S0401
arc: D5 E1_H01W0100
arc: D6 S1_V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F0
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q3
arc: V00B0000 F4
arc: V01S0000 Q2
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111110111011101
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 0101010000010000
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 0101000101000000
word: SLICED.K0.INIT 0101000101000000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R8C31:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 F5
arc: A3 F7
arc: A4 H02E0501
arc: A5 S1_V02N0101
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 H02E0101
arc: B6 S1_V02N0501
arc: B7 E1_H02W0101
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 W1_H02E0401
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V00B0100
arc: C6 V00T0000
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D5 V02S0601
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q0
arc: V00B0000 F6
arc: V01S0000 F3
arc: V01S0100 Q2
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1111111111010101
word: SLICEA.K1.INIT 1111101111110011
word: SLICEB.K0.INIT 1111110111011101
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1000000011110000
word: SLICEA.K0.INIT 1111101111110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C32:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 V01N0101
arc: A0 H00L0100
arc: A1 F7
arc: A2 V00T0000
arc: A3 N1_V02S0701
arc: A4 W1_H02E0701
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B1 N1_V02S0101
arc: B2 H00R0000
arc: B3 E1_H01W0100
arc: B5 H00R0000
arc: B6 H02W0301
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 V00B0100
arc: C5 F4
arc: C6 V02N0001
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F6
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: V00T0100 F3
arc: W1_H02W0101 Q1
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1100100000001000
word: SLICEC.K0.INIT 0000000010101111
word: SLICEB.K1.INIT 1000101000001010
word: SLICEC.K1.INIT 1000110000001100
word: SLICEB.K0.INIT 1000110000001100
word: SLICEA.K0.INIT 1111111110110011
word: SLICED.K1.INIT 1000101000001010
word: SLICEA.K1.INIT 1110111110101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C33:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 S1_V02N0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 S3_V06N0303
arc: A4 F5
arc: A5 V02S0301
arc: A7 V02N0301
arc: B0 H01W0100
arc: B4 E1_H02W0301
arc: C0 N1_V02S0401
arc: C1 V02N0601
arc: C4 E1_H02W0601
arc: C7 V00B0100
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V00B0100
arc: D4 H00R0100
arc: D5 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q0
arc: N1_V02N0201 F0
arc: S1_V02S0101 F1
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F1
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 1010100000100000
word: SLICEC.K1.INIT 0000000010101010
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000101001011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R8C34:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00T0100 H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: B1 V02N0301
arc: B3 V02N0301
arc: B4 V02S0501
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02S0201
arc: C7 H02E0401
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 N1_V02S0001
arc: D2 V02N0201
arc: D3 N1_V02S0001
arc: D4 W1_H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q5
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: V01S0100 F4
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1111000011111010
word: SLICEA.K1.INIT 1111101011110010
word: SLICEB.K0.INIT 1111000001010000
word: SLICEB.K1.INIT 0101000011010000
word: SLICED.K1.INIT 0000111111111111
word: SLICEC.K0.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C35:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 W1_H02E0501
arc: A2 V00T0000
arc: A3 V02N0701
arc: A4 V02N0101
arc: A6 N1_V01N0101
arc: A7 V00T0100
arc: B1 S1_V02N0101
arc: B2 F3
arc: B3 W1_H02E0301
arc: B4 H02W0301
arc: B7 S1_V02N0701
arc: C0 V02S0601
arc: C1 V02N0401
arc: C2 F6
arc: C3 H00L0100
arc: C4 V02N0001
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02N0201
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 H02W0201
arc: D6 N1_V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0001 F2
arc: V00T0100 F1
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1111111111011111
word: SLICEC.K0.INIT 0011011110111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0010001110101111
word: SLICED.K0.INIT 0101000011110000
word: SLICEB.K1.INIT 1100010000000100
word: SLICEA.K0.INIT 0000000010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C36:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: A0 H01E0001
arc: A1 V02S0501
arc: A3 W1_H02E0701
arc: A4 V00B0000
arc: A7 W1_H02E0501
arc: B0 E1_H02W0301
arc: B1 H02W0101
arc: B3 W1_H02E0301
arc: B4 E1_H02W0301
arc: B5 V02N0501
arc: C0 H00L0000
arc: C1 V02S0401
arc: C3 H00L0100
arc: C4 W1_H02E0401
arc: C7 N1_V02S0201
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 N1_V02S0001
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: W1_H02W0101 F3
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1101010111000000
word: SLICEA.K0.INIT 1100000011101010
word: SLICEA.K1.INIT 1100111110001111
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K1.INIT 1110010000100000
word: SLICEC.K1.INIT 1100110000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R8C37:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A1 F7
arc: A3 E1_H02W0501
arc: A5 E1_H02W0701
arc: A6 F5
arc: A7 F5
arc: B0 S1_V02N0101
arc: B1 W1_H02E0301
arc: B2 V02N0101
arc: B3 V02S0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: C0 H02E0601
arc: C1 H02E0601
arc: C5 V00T0000
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 W1_H02E0601
arc: M5 H02E0001
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: S1_V02S0001 F0
arc: V00B0100 Q5
arc: V01S0000 F3
arc: V01S0100 Q7
word: SLICEB.K1.INIT 1110111001000100
word: SLICEA.K0.INIT 0101000101010001
word: SLICEA.K1.INIT 0101000101010101
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEC.K1.INIT 0100010001000000
word: SLICED.K0.INIT 0000000001010101
word: SLICED.K1.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C38:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A3 E1_H01E0001
arc: A4 V00B0000
arc: A5 V02S0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 S1_V02N0501
arc: B7 H02W0301
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C7 F4
arc: D0 H02W0201
arc: D2 V00B0100
arc: D3 V02S0001
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 H00R0100
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00T0100
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: N3_V06N0003 F3
arc: N3_V06N0303 F6
arc: S3_V06S0103 F2
arc: V01S0000 F6
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 0101000111110011
word: SLICED.K1.INIT 0011000011110000
word: SLICED.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000011100010
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1100111111001111
word: SLICEB.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 0000000000010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R8C39:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V02N0701
arc: A3 F7
arc: A4 W1_H02E0701
arc: A6 F7
arc: A7 F5
arc: B2 V02S0101
arc: B6 V02N0701
arc: C0 H02W0401
arc: C2 F4
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C5 H02E0401
arc: CE1 E1_H02W0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 E1_H02W0001
arc: D3 F2
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 F2
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0701 F5
arc: V01S0000 Q2
arc: V01S0100 Q5
arc: W1_H02W0001 F0
word: SLICEB.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0000010110101111
word: SLICEA.K1.INIT 1010101011111111
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K0.INIT 1110111000000000
word: SLICEC.K0.INIT 0000000000001010
word: SLICEB.K0.INIT 0000101100001011
word: SLICED.K1.INIT 0000000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C40:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 F5
arc: A2 V00B0000
arc: A5 H02E0701
arc: A6 H00L0000
arc: B1 W1_H02E0101
arc: B2 S1_V02N0101
arc: B5 S1_V02N0701
arc: B6 H02E0301
arc: C1 S1_V02N0601
arc: C2 E1_H02W0401
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 H02E0001
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 H02W0001
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0103 F2
arc: S1_V02S0301 F1
arc: V01S0000 Q0
arc: V01S0100 F7
word: SLICEC.K1.INIT 0000010000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 1111000010000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICED.K0.INIT 0011001000010000
word: SLICEB.K0.INIT 0010011111111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R8C41:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 H02E0301
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 N1_V01S0100
arc: A0 S1_V02N0501
arc: A1 F5
arc: A3 V01N0101
arc: A4 S1_V02N0301
arc: A6 F5
arc: A7 W1_H02E0501
arc: B0 V01N0001
arc: B1 V00B0000
arc: B3 E1_H01W0100
arc: B4 N1_V02S0701
arc: B6 N1_V01S0000
arc: C0 S1_V02N0601
arc: C1 H02E0401
arc: C3 H00L0100
arc: C5 W1_H02E0601
arc: C6 F4
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0101 F1
arc: N3_V06N0003 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q4
arc: V01S0100 F7
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0101111101000100
word: SLICEA.K1.INIT 0101010001000100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1101010111000000
word: SLICED.K1.INIT 1010000010101010
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 1000000011000000
word: SLICEC.K0.INIT 0000000001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R8C42:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 W1_H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 H02E0701
arc: A2 H02W0501
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 E1_H02W0701
arc: B0 W1_H02E0101
arc: B2 N1_V02S0101
arc: B4 S1_V02N0701
arc: B5 V01S0000
arc: B6 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 H02E0401
arc: C7 V02S0201
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 E1_H01W0100
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H00L0000
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0001 F0
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q6
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: V00B0000 F4
arc: V01S0100 Q5
arc: W1_H02W0001 Q2
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 0001000100000001
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1110111110101010
word: SLICEB.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 0101010000010000
word: SLICEC.K1.INIT 1000101010000000
word: SLICEA.K1.INIT 1111000001010000
word: SLICEA.K0.INIT 1110000000100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C43:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0001
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: A0 V02N0501
arc: A1 V01N0101
arc: A2 V02S0501
arc: A4 H02W0701
arc: A5 E1_H02W0701
arc: A6 V02N0301
arc: B0 V02S0301
arc: B1 S1_V02N0101
arc: B3 V01N0001
arc: B4 E1_H02W0301
arc: B5 F3
arc: B6 V02S0701
arc: B7 H01E0101
arc: C2 H00L0000
arc: C3 H02E0401
arc: C4 H02E0601
arc: C5 V02S0201
arc: C6 E1_H02W0401
arc: C7 F4
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0101 F4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F7
arc: N3_V06N0203 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F7
arc: V01S0000 F1
arc: V01S0100 Q0
arc: W1_H02W0401 F4
arc: W3_H06W0303 F5
word: SLICEB.K1.INIT 0000001100000011
word: SLICEC.K1.INIT 1111101000110010
word: SLICEC.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 0001000100010001
word: SLICED.K1.INIT 0000111100000011
word: SLICED.K0.INIT 0011000010111000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1010101011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R8C44:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02N0101
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 V01N0101
arc: A1 V02N0701
arc: A2 H02W0501
arc: A4 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 V02N0301
arc: B0 V00T0000
arc: B2 N1_V02S0301
arc: B4 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 W1_H02E0301
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: C2 H00L0100
arc: C4 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 V00B0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02S0001
arc: D4 H02W0201
arc: D6 V01N0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 H02W0601
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: N1_V01N0001 F7
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1000000011001100
word: SLICEB.K0.INIT 0001110111111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0111001111110011
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1000101010000000
word: SLICEA.K1.INIT 1010101000001010
word: SLICEA.K0.INIT 1010100000100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C45:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0103 H06E0103
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 V01N0101
arc: A0 V01N0101
arc: A1 V02S0501
arc: A2 S1_V02N0701
arc: A4 V02S0101
arc: A5 S1_V02N0301
arc: A7 V00T0100
arc: B0 H02E0101
arc: B2 V02S0101
arc: B4 S1_V02N0701
arc: B5 V02S0501
arc: B7 H02W0301
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C4 S1_V02N0001
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D1 H02E0201
arc: D2 V00B0100
arc: D4 S1_V02N0601
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F0
arc: N3_V06N0203 F7
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V00B0000 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1001100110011001
word: SLICEC.K0.INIT 0101010000010000
word: SLICEB.K0.INIT 0011011110111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000101011001010
word: SLICEC.K1.INIT 1010101011001100
word: SLICEA.K1.INIT 1111010110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R8C46:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 V02S0301
arc: B0 H02E0301
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 H01E0101
arc: B5 H00L0000
arc: C0 E1_H02W0401
arc: C1 S1_V02N0401
arc: C2 F4
arc: C3 H00R0100
arc: C4 V02S0201
arc: C5 F4
arc: C6 W1_H02E0601
arc: C7 V00B0100
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02E0001
arc: D2 V02N0201
arc: D3 F2
arc: D4 V02S0601
arc: D6 H00R0100
arc: D7 F2
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F5
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F0
arc: V01S0100 F4
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0000000011000000
word: SLICEC.K1.INIT 0001000000010000
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 1111111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R8C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 V06N0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0701
arc: A2 W1_H02E0701
arc: A4 E1_H01W0000
arc: A5 V02N0101
arc: A6 H02W0701
arc: A7 S1_V02N0301
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0101
arc: B4 V02N0701
arc: B5 H00R0000
arc: B7 S1_V02N0701
arc: C2 H00L0000
arc: C5 W1_H02E0401
arc: C6 H02W0601
arc: C7 N1_V02S0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D4 E1_H01W0100
arc: D5 F0
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F2
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M2 V00T0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0701 F7
arc: S1_V02S0601 F4
arc: S3_V06S0103 Q1
arc: V01S0000 F6
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
word: SLICED.K1.INIT 0000000010101100
word: SLICEB.K0.INIT 0111010101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1011101110001000
word: SLICEA.K0.INIT 0001000111011101
word: SLICEA.K1.INIT 1100110011111111
word: SLICEC.K1.INIT 1000000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C48:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A2 V00T0000
arc: A3 H02W0501
arc: A5 E1_H02W0701
arc: A6 H02E0501
arc: A7 N1_V02S0301
arc: B4 N1_V02S0701
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C6 W1_H02E0401
arc: C7 V02S0201
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 Q2
arc: D3 H02E0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0103 F2
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0601 Q6
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100110011110000
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C49:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 V01N0101
arc: V00B0100 V02S0301
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A5 Q5
arc: A7 Q7
arc: B0 S1_V02N0101
arc: B6 V00B0000
arc: C0 H00L0000
arc: C5 V02N0201
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE1 S1_V02N0201
arc: CE2 V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 Q2
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0201 Q0
arc: V00B0000 Q4
arc: V01S0000 Q2
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C50:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: V00B0000 E1_H02W0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0301
arc: B4 W1_H02E0101
arc: B5 S1_V02N0501
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 F6
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 V02S0401
arc: D6 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02E0301
arc: LSR1 H02W0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: S3_V06S0303 F6
arc: V01S0000 Q3
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R8C51:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A2 H00L0100
arc: A4 H02E0501
arc: A6 V02N0101
arc: B0 V00T0000
arc: B2 H02W0301
arc: B4 H00R0000
arc: B6 H02W0101
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C6 W1_H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 H02E0201
arc: D4 S1_V02N0401
arc: D6 H02E0201
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0401 F6
arc: N3_V06N0203 Q4
word: SLICED.K0.INIT 1011100000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0011011111110111
word: SLICEB.K0.INIT 0011010111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R8C52:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00R0000
arc: A1 E1_H02W0701
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 W1_H02E0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02W0301
arc: B5 H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V02S0201
arc: C5 V00B0100
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK1 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N3_V06N0103 Q1
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R8C53:PLC2
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0401 H02E0401
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 V01N0101
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0301
arc: A5 W1_H02E0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V02S0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F3
arc: V01S0000 Q3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R8C54:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 S1_V02N0301
arc: A5 H02W0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02W0601
arc: C5 V02N0001
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V00B0000
arc: D5 V02S0601
arc: D6 N1_V02S0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q2
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1111111100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R8C55:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V02S0301
arc: A5 V00T0100
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 S1_V02N0701
arc: B5 H02W0101
arc: B6 F1
arc: B7 V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V01N0101
arc: C5 V00T0000
arc: C6 H01E0001
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 H01W0000
arc: D7 F0
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 H02E0501
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICED.K1.INIT 1000010000100001
word: SLICED.K0.INIT 1000010000100001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R8C56:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 H06E0003
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 H02E0401
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: A1 W1_H02E0701
arc: A3 V00T0000
arc: A4 V00T0100
arc: A6 H02E0701
arc: A7 V02N0301
arc: B1 H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0301
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: C1 H00L0000
arc: C3 W1_H02E0401
arc: C4 V02S0001
arc: C6 F4
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H01E0101
arc: D3 H02E0001
arc: D4 F2
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F6
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000001000000
word: SLICEA.K1.INIT 1000001001000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000001001000001
word: SLICEC.K0.INIT 1000001000000000
word: SLICED.K0.INIT 0111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C57:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: A1 N1_V02S0501
arc: A2 V01N0101
arc: A3 F7
arc: A4 N1_V01S0100
arc: A5 S1_V02N0101
arc: B0 H02W0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B7 S1_V02N0501
arc: C0 E1_H02W0601
arc: C1 H00L0000
arc: C2 H00R0100
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 V00T0100
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N3_V06N0303 F5
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V00T0100 F1
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0401 F4
word: SLICEC.K1.INIT 0000000010000000
word: SLICEA.K1.INIT 1111111110100000
word: SLICEA.K0.INIT 1111111100110000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0100010100000101
word: SLICEB.K1.INIT 1101110101010101
word: SLICED.K1.INIT 0000001100110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C58:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 F5
arc: A1 F5
arc: A3 F5
arc: A4 V00T0000
arc: A6 F5
arc: A7 H00R0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B4 H02E0101
arc: B5 H02E0101
arc: B7 V02N0501
arc: C0 H02W0401
arc: C1 W1_H02E0601
arc: C2 H00L0100
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 F2
arc: D4 F2
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0401 F6
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q4
arc: V01S0000 Q3
arc: V01S0100 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000111100
word: SLICED.K1.INIT 1100000010000100
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1010000011110000
word: SLICEA.K1.INIT 0000100011001100
word: SLICEB.K1.INIT 1111111101010000
word: SLICEC.K0.INIT 1111111110110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R8C59:PLC2
arc: H01W0000 E3_H06W0103
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02E0501
arc: B0 V01N0001
arc: B5 V02N0501
arc: C0 S1_V02N0601
arc: C5 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D5 W1_H02E0001
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0701 F5
word: SLICEA.K0.INIT 1110110010110011
word: SLICEC.K1.INIT 1100111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C60:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E1_H02W0601

.tile R8C61:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E1_H02W0101

.tile R8C62:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H02W0301

.tile R8C63:PLC2
arc: W1_H02W0101 S1_V02N0101
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101

.tile R8C64:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0301 S1_V02N0301

.tile R8C65:PLC2
arc: S1_V02S0301 H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0201

.tile R8C66:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R8C67:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0301 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201

.tile R8C68:PLC2
arc: S1_V02S0101 W3_H06E0103

.tile R8C69:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0401 H06E0203

.tile R8C6:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E3_H06E0203 V01N0001
arc: N1_V02N0401 E3_H06W0203

.tile R8C70:PLC2
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W3_H06E0203

.tile R8C7:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 E3_H06W0003
arc: V00T0100 V02S0501
arc: B0 H02W0301
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C8:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06W0303
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: A1 E1_H02W0701
arc: A3 S1_V02N0501
arc: A5 F7
arc: A6 V02S0101
arc: A7 E1_H02W0501
arc: B1 H00R0100
arc: B3 V02S0301
arc: B4 F3
arc: B7 E1_H02W0101
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C4 Q4
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 V02N0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 V02S0401
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V02N0501 Q5
arc: S3_V06S0203 Q4
arc: V01S0000 Q6
arc: V01S0100 Q5
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1111010101010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R8C9:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06S0003
arc: H00L0000 H02E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 H01E0101
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: A0 H02E0501
arc: B0 S1_V02N0101
arc: C0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C10:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A1 H02W0501
arc: A2 F7
arc: A4 F5
arc: A5 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 W1_H02E0301
arc: B5 H02E0301
arc: B7 V02S0501
arc: C1 H02W0401
arc: C2 V02N0601
arc: C4 Q4
arc: C5 V02N0001
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 Q2
arc: D4 V02N0601
arc: D5 V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0301 F1
arc: S3_V06S0103 Q2
arc: V01S0000 Q4
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1111010101010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R9C11:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02N0701
arc: A1 H02W0701
arc: A2 V00B0000
arc: A4 H02E0501
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: B6 H02E0301
arc: B7 V02S0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 H00L0000
arc: C4 W1_H02E0601
arc: C6 V02S0201
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 H00R0000
arc: D4 N1_V02S0401
arc: D6 N1_V02S0401
arc: D7 N1_V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q0
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V01S0000 F4
arc: W1_H02W0101 Q1
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1110101011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C12:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06N0203
arc: A0 H02W0501
arc: A2 V02N0701
arc: A6 V02S0301
arc: B0 W1_H02E0101
arc: B1 N1_V02S0301
arc: B2 H02W0301
arc: B4 S1_V02N0501
arc: B5 W1_H02E0301
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 H00L0000
arc: C2 H02W0401
arc: C4 V02S0201
arc: C5 H02E0601
arc: C6 N1_V02S0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: S1_V02S0501 F5
arc: V01S0000 F1
word: SLICEB.K0.INIT 0111011100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 1110101011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R9C13:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H02W0101
arc: S3_V06S0103 H06W0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 H02W0701
arc: A2 H02W0501
arc: A3 N1_V02S0701
arc: A4 V00T0100
arc: A6 V02S0101
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 S1_V02N0701
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 S1_V02N0601
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 H02E0201
arc: D4 H02W0201
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F6
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1010101011001100
word: SLICED.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0100110001011111
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1110110010100000
word: SLICEB.K1.INIT 1110101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C14:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: A0 V02N0501
arc: A2 V00T0000
arc: A4 H02W0701
arc: A5 W1_H02E0501
arc: A6 V02S0301
arc: A7 S1_V02N0101
arc: B2 H02E0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B7 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02S0401
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 S1_V02N0001
arc: CE0 H00L0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 H02E0001
arc: D4 H02W0201
arc: D5 H02E0201
arc: D6 N1_V02S0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0501 F5
arc: V01S0000 Q1
arc: W1_H02W0401 Q6
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q7
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0011000000100010
word: SLICEB.K0.INIT 0011011110111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0011001000000010
word: SLICED.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 0101000001011111
word: SLICEA.K1.INIT 1111000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C15:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06N0003
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0501
arc: A4 V02N0101
arc: A5 V02S0101
arc: B0 E1_H02W0101
arc: B1 S1_V02N0101
arc: B2 V01N0001
arc: B4 H02E0301
arc: B6 H02E0101
arc: C0 F4
arc: C1 S1_V02N0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0601
arc: C5 V00B0100
arc: C6 E1_H02W0601
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: N1_V02N0701 Q5
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0011000000111111
word: SLICEB.K1.INIT 1111000011111111
word: SLICED.K0.INIT 0000001111001111
word: SLICED.K1.INIT 1111000011111111
word: SLICEC.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0000101100001000
word: SLICEA.K1.INIT 1111000000110000
word: SLICEA.K0.INIT 1100100001000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C16:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 S1_V02N0501
arc: A2 H02E0501
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 V00T0100
arc: A7 N1_V02S0301
arc: B0 V00B0000
arc: B2 E1_H02W0101
arc: B3 H00R0000
arc: B4 H02W0101
arc: B6 H02E0101
arc: B7 E1_H02W0301
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C5 H02E0401
arc: C6 N1_V02S0001
arc: C7 V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F0
arc: N3_V06N0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1000110010000000
word: SLICEC.K1.INIT 1010000011110000
word: SLICED.K1.INIT 0100010001010000
word: SLICED.K0.INIT 0000111000000010
word: SLICEA.K1.INIT 1111000001010000
word: SLICEA.K0.INIT 1110000000100000
word: SLICEB.K0.INIT 0000100001001100
word: SLICEB.K1.INIT 0101110101111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C17:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: A1 H00L0000
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V02N0101
arc: A5 V00B0000
arc: A6 S1_V02N0301
arc: A7 W1_H02E0701
arc: B0 E1_H02W0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 S1_V02N0501
arc: C0 V02S0401
arc: C1 N1_V02S0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V02N0001
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H02E0001
arc: D5 H02W0201
arc: D6 H01W0000
arc: D7 H02W0201
arc: E1_H01E0101 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0401 Q4
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1110111011000100
word: SLICEB.K0.INIT 0000100011111000
word: SLICEB.K1.INIT 0000110111111101
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 1100110010101010
word: SLICED.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1000101100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H02W0001
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: A0 E1_H02W0701
arc: A2 E1_H02W0501
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 F7
arc: A6 W1_H02E0701
arc: A7 H02W0501
arc: B0 H02E0101
arc: B1 E1_H02W0101
arc: B2 W1_H02E0101
arc: B3 H00R0000
arc: B5 S1_V02N0501
arc: B6 H02E0101
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C1 H00L0000
arc: C2 N1_V02S0401
arc: C3 E1_H02W0601
arc: C4 V02S0001
arc: C5 E1_H01E0101
arc: C6 S1_V02N0201
arc: C7 V00B0100
arc: CE1 V02S0201
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 S1_V02N0201
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 V02N0601
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q2
arc: N1_V02N0601 F6
arc: S1_V02S0201 Q2
arc: V01S0100 Q4
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1111010001000100
word: SLICEC.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010100000100000
word: SLICED.K1.INIT 0101010000010000
word: SLICEC.K1.INIT 1111111000110010
word: SLICEA.K1.INIT 1100000011110000
word: SLICEA.K0.INIT 1100010010000000
word: SLICED.K0.INIT 1100110011001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C19:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 E1_H02W0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0501
arc: A3 V00B0000
arc: A4 H02E0501
arc: A6 H02W0701
arc: A7 H00L0000
arc: B1 H01W0100
arc: B2 V02S0101
arc: B3 H01W0100
arc: B4 H00R0000
arc: B6 F3
arc: B7 S1_V02N0701
arc: C0 N1_V01N0001
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C4 H02E0601
arc: C6 F4
arc: C7 S1_V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H02E0201
arc: D2 N1_V02S0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D6 W1_H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: S3_V06S0203 F7
arc: V01S0100 F2
arc: W1_H02W0101 F1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100100001000000
word: SLICED.K1.INIT 0011000100100000
word: SLICEC.K0.INIT 0000000011100010
word: SLICEA.K1.INIT 0011001000000010
word: SLICED.K0.INIT 1111111000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C20:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02S0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 H00L0000
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V00B0000
arc: A5 H02E0501
arc: A6 N1_V02S0101
arc: B0 S1_V02N0101
arc: B1 H02E0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 E1_H02W0301
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 V02N0501
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 F4
arc: C6 V02S0201
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 F2
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 N1_V02S0401
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: W1_H02W0001 Q0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1101010111011101
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000001110000
word: SLICED.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1000110010111111
word: SLICEB.K0.INIT 1010001010000000
word: SLICEB.K1.INIT 1111011111010101
word: SLICEA.K1.INIT 1000110010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0701
arc: A2 N1_V02S0701
arc: A4 F5
arc: A5 V00B0000
arc: A6 S1_V02N0101
arc: A7 H00R0000
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 H01W0100
arc: B4 V02N0701
arc: B5 F3
arc: B6 W1_H02E0101
arc: B7 V02S0701
arc: C0 E1_H02W0601
arc: C1 S1_V02N0601
arc: C2 H02W0401
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V02S0001
arc: C6 E1_H02W0401
arc: C7 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 V02N0201
arc: D4 F2
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 W1_H02E0201
arc: E1_H02E0301 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: S1_V02S0301 Q1
arc: V01S0000 Q4
word: SLICEB.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1010110000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1111111111010101
word: SLICEA.K0.INIT 1000110011111111
word: SLICEA.K1.INIT 1111111110001111
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1100110011001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C22:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 H02E0101
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 H00R0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 W1_H02E0301
arc: B3 V02N0101
arc: B4 S1_V02N0501
arc: B5 V00B0100
arc: B6 H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02N0601
arc: C3 V02S0401
arc: C4 H02E0401
arc: C5 E1_H02W0601
arc: C6 N1_V02S0001
arc: C7 E1_H02W0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 N1_V02S0201
arc: D3 E1_H02W0001
arc: D4 F0
arc: D5 V02N0601
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0101 F3
arc: S1_V02S0701 F5
arc: V01S0000 F2
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000000001110000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1011101100001111
word: SLICEB.K0.INIT 1111001101010011
word: SLICEA.K0.INIT 0000100000101010
word: SLICEA.K1.INIT 0101110101111111
word: SLICEC.K0.INIT 1000000010110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C23:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02W0701
arc: A3 E1_H02W0701
arc: A4 F5
arc: A6 H00L0000
arc: A7 V00T0100
arc: B1 H02E0101
arc: B4 E1_H02W0301
arc: B5 V02N0501
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 N1_V02S0401
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C6 N1_V02S0201
arc: C7 S1_V02N0001
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D2 Q2
arc: D3 E1_H02W0001
arc: D4 F0
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V02S0601
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q2
arc: N3_V06N0103 Q1
arc: S1_V02S0101 F1
arc: S1_V02S0301 Q1
arc: S3_V06S0103 F1
arc: V00B0100 F7
arc: W1_H02W0101 F3
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0011001100000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000001000000
word: SLICEA.K1.INIT 0000110100001000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000010110101111
word: SLICED.K0.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C24:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 V01N0101
arc: A4 V02N0301
arc: A5 H02W0701
arc: A6 V02N0101
arc: A7 H02W0701
arc: B0 N1_V02S0101
arc: B3 H00R0100
arc: B4 W1_H02E0301
arc: B5 H00R0000
arc: B6 W1_H02E0301
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 V02N0401
arc: C2 E1_H02W0601
arc: C3 W1_H02E0401
arc: C4 H02W0401
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 H00R0000
arc: D4 V01N0001
arc: D5 V02N0601
arc: D6 E1_H02W0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: V01S0000 F0
arc: V01S0100 F0
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
arc: W3_H06W0003 F3
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000110100001000
word: SLICEB.K0.INIT 0000010110101111
word: SLICED.K0.INIT 1011000010000000
word: SLICEC.K0.INIT 1110000000100000
word: SLICED.K1.INIT 1100010010000000
word: SLICEC.K1.INIT 1100010010000000
word: SLICEB.K1.INIT 1011100000000000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R9C25:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H01E0001
arc: A2 S1_V02N0501
arc: A3 V00T0000
arc: A5 H02E0701
arc: B1 V02N0301
arc: B2 H00R0000
arc: B3 V02S0101
arc: B5 F3
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 E1_H02W0401
arc: C5 W1_H02E0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D5 F2
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0301 F1
word: SLICEA.K1.INIT 1101110100001101
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 H02W0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0501
arc: A1 H02W0501
arc: A3 S1_V02N0701
arc: A5 H02W0701
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B2 E1_H01W0100
arc: B3 E1_H02W0101
arc: B5 H01E0101
arc: B7 E1_H02W0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 W1_H02E0201
arc: D2 Q2
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F4
arc: N1_V02N0201 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q0
arc: V01S0000 F3
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000111000000100
word: SLICEA.K0.INIT 0000110100001000
word: SLICED.K1.INIT 0101000101000000
word: SLICEB.K1.INIT 0000101100001000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100010010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C27:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00T0100 H02W0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 H00R0000
arc: A2 V02S0501
arc: A4 H02E0701
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: A7 W1_H02E0701
arc: B0 S1_V02N0301
arc: B1 V02S0101
arc: B2 H00L0000
arc: B4 V02N0701
arc: B5 H02W0101
arc: B6 N1_V02S0501
arc: B7 V02N0501
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 N1_V02S0201
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 W1_H02E0001
arc: D5 V02S0401
arc: D6 H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 F0
arc: W1_H02W0301 Q1
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000011100100
word: SLICEA.K1.INIT 0100010001010000
word: SLICEB.K0.INIT 0000110100001000
word: SLICEC.K1.INIT 0000101100001000
word: SLICEC.K0.INIT 0101010000000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C28:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 H02W0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: B5 V02N0701
arc: B6 V00T0000
arc: B7 N1_V02S0501
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02E0401
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D5 E1_H01W0100
arc: D6 N1_V02S0401
arc: D7 H02W0201
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: S1_V02S0101 Q1
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V01S0000 F2
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000110000001010
word: SLICEA.K1.INIT 0000101000001100
word: SLICEB.K0.INIT 0000101100001000
word: SLICED.K1.INIT 0000111000000100
word: SLICEB.K1.INIT 0101010000010000
word: SLICEC.K0.INIT 0000110100001000
word: SLICEC.K1.INIT 0000111000000100
word: SLICED.K0.INIT 0000111000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C29:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V01N0101
arc: A0 E1_H02W0501
arc: A1 S1_V02N0701
arc: A2 F5
arc: A3 N1_V02S0501
arc: A4 H02W0701
arc: A5 V02N0101
arc: A7 V02N0301
arc: B0 S1_V02N0101
arc: B1 H02W0101
arc: B2 F3
arc: B3 H02E0101
arc: B5 V00B0100
arc: B6 H02E0301
arc: B7 V02S0501
arc: C0 E1_H01W0000
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 W1_H02E0601
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: C7 W1_H02E0401
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 W1_H02E0201
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 H01W0000
arc: D5 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F6
arc: S1_V02S0201 Q2
arc: S3_V06S0003 F0
arc: S3_V06S0203 Q4
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q2
word: SLICED.K0.INIT 0011000000110000
word: SLICEA.K0.INIT 1111110111011101
word: SLICEB.K1.INIT 1110001000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1011101100110011
word: SLICEB.K0.INIT 1111110111011101
word: SLICED.K1.INIT 0000110100001000
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R9C2:PLC2
arc: S1_V02S0001 E3_H06W0003

.tile R9C30:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: V00B0000 W1_H02E0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00L0000
arc: A2 H02E0701
arc: A3 F5
arc: A5 V00B0000
arc: A6 N1_V02S0301
arc: A7 S1_V02N0101
arc: B0 N1_V02S0101
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 H02W0301
arc: B5 V02S0501
arc: B6 H02E0101
arc: B7 V01S0000
arc: C0 H00L0100
arc: C2 N1_V02S0601
arc: C3 F4
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 H02W0401
arc: C7 V00T0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 W1_H02E0001
arc: D3 V00T0100
arc: D4 V01N0001
arc: D5 W1_H02E0201
arc: D6 N1_V02S0401
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F0
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 1100111110001111
word: SLICED.K0.INIT 1111011101010101
word: SLICEC.K1.INIT 1100000010001000
word: SLICEC.K0.INIT 0000110000000000
word: SLICEB.K1.INIT 0000000100000101
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C31:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0401
arc: V00T0000 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V01N0101
arc: A0 H00L0000
arc: A1 H00L0000
arc: A3 H00L0100
arc: A4 S1_V02N0301
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 V02S0301
arc: B1 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 S1_V02N0701
arc: B6 V00B0000
arc: B7 H02W0101
arc: C0 H02E0601
arc: C1 N1_V01S0100
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 S1_V02N0001
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V01S0100
arc: D3 N1_V02S0001
arc: D5 E1_H02W0001
arc: D6 S1_V02N0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: V00T0100 Q3
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000101000001010
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0100010101000000
word: SLICEA.K1.INIT 0101000101000000
word: SLICEB.K1.INIT 0000000010111000
word: SLICED.K1.INIT 0000110100001000
word: SLICED.K0.INIT 0000110100001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C32:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A1 F5
arc: A2 H02W0701
arc: A3 E1_H02W0501
arc: A4 V02S0301
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 H00R0000
arc: B0 N1_V02S0301
arc: B1 H02E0101
arc: B2 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 H00R0000
arc: B7 H02W0301
arc: C0 H02W0601
arc: C1 S1_V02N0401
arc: C2 W1_H02E0401
arc: C3 H02E0401
arc: C4 E1_H02W0401
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 S1_V02N0201
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 H02W0201
arc: D2 V02S0001
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D6 N1_V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q3
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q6
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F1
arc: S3_V06S0203 Q4
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0401 Q4
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 1110111111001111
word: SLICEA.K0.INIT 1111110111011101
word: SLICEA.K1.INIT 1111111111010101
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1000101010000000
word: SLICED.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C33:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 V02S0501
arc: A4 H02E0501
arc: A5 W1_H02E0701
arc: A7 E1_H02W0701
arc: B0 V02N0101
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B7 V00B0000
arc: C0 H00L0100
arc: C1 N1_V02S0601
arc: C2 H00L0000
arc: C3 N1_V02S0401
arc: C4 H02W0601
arc: C5 S1_V02N0201
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 S1_V02N0201
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 H02W0201
arc: D6 V02N0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: N1_V02N0701 Q7
arc: S1_V02S0201 Q0
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q2
arc: V01S0100 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100000011101010
word: SLICEC.K0.INIT 1010111000001100
word: SLICEC.K1.INIT 1100111110001111
word: SLICED.K1.INIT 1011101110110011
word: SLICEB.K0.INIT 1111001110110011
word: SLICEA.K1.INIT 1110000011111111
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R9C34:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A3 H02E0701
arc: A4 N1_V01S0100
arc: A6 N1_V02S0301
arc: B0 V02N0101
arc: B1 V02N0301
arc: B4 H02W0101
arc: B6 V02S0701
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C6 V01N0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D3 V02N0201
arc: D4 V01N0001
arc: D6 H02E0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0303 Q6
arc: V00T0100 F3
arc: V01S0000 Q6
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1101110001010000
word: SLICED.K0.INIT 1110000011111111
word: SLICEB.K1.INIT 0000010110101111
word: SLICEA.K0.INIT 0001000010110000
word: SLICEA.K1.INIT 0001111110111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C35:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 E1_H02W0701
arc: A5 S1_V02N0101
arc: A7 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0101
arc: B5 H02W0101
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 V00T0000
arc: C7 V01N0101
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: N3_V06N0003 F0
arc: N3_V06N0303 F5
arc: V00T0000 F2
arc: V01S0000 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000010011000100
word: SLICEA.K1.INIT 0011011111110111
word: SLICEB.K0.INIT 1101100011111111
word: SLICEB.K1.INIT 1101100000000000
word: SLICEC.K1.INIT 1100100001000000
word: SLICED.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 0011001000010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C36:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 S1_V02N0701
arc: A2 V02N0501
arc: A3 W1_H02E0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 V02N0301
arc: A7 N1_V02S0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 H02W0301
arc: B7 W1_H02E0101
arc: C0 S1_V02N0401
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0201 F0
arc: V00B0000 F4
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111101010101010
word: SLICEC.K0.INIT 0011001000010000
word: SLICEC.K1.INIT 1100010010000000
word: SLICEA.K1.INIT 1100110001000100
word: SLICEA.K0.INIT 1100100000001000
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1110101011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C37:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 V06S0303
arc: H00L0000 E1_H02W0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A2 H02W0501
arc: A4 H02E0501
arc: A5 E1_H02W0501
arc: A6 N1_V02S0301
arc: A7 H00L0000
arc: B1 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H00L0000
arc: B6 V02N0501
arc: B7 V02S0501
arc: C0 V02N0401
arc: C2 V02N0601
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 V01N0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 E1_H02W0001
arc: D2 W1_H02E0001
arc: D3 H01E0101
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D6 V00B0000
arc: D7 F0
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N3_V06N0203 Q4
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
word: SLICED.K0.INIT 0000111000000100
word: SLICEC.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 1100110011111111
word: SLICED.K1.INIT 1000000010101010
word: SLICEB.K0.INIT 0000010110101111
word: SLICEB.K1.INIT 1100110011111111
word: SLICEC.K0.INIT 1000110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C38:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: A6 E1_H02W0501
arc: A7 N1_V02S0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02E0101
arc: B3 W1_H02E0101
arc: B4 H02W0101
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 W1_H02E0601
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 H02W0601
arc: C7 N1_V02S0001
arc: D0 F2
arc: D2 V02N0201
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 E1_H01W0100
arc: D6 E1_H02W0001
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 E1_H02W0601
arc: M4 V00B0100
arc: N1_V01N0001 F3
arc: W1_H02W0001 F0
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 1111111100001111
word: SLICED.K1.INIT 0000111000000100
word: SLICEB.K0.INIT 1100100001000000
word: SLICEA.K1.INIT 1100010011000100
word: SLICEA.K0.INIT 1100010010000000
word: SLICEB.K1.INIT 1111111000001110
word: SLICED.K0.INIT 0000010111110101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R9C39:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 E1_H02W0701
arc: A5 V02S0101
arc: A6 N1_V02S0301
arc: A7 V02N0101
arc: B0 S1_V02N0301
arc: B2 H01W0100
arc: B3 Q3
arc: B4 E1_H02W0301
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 W1_H02E0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 E1_H02W0401
arc: C4 Q4
arc: C6 V02N0201
arc: C7 V02N0001
arc: CE0 H00L0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0001 F2
arc: N1_V02N0301 Q1
arc: N3_V06N0003 F0
arc: S3_V06S0103 Q1
arc: V01S0000 Q4
arc: V01S0100 Q6
arc: W1_H02W0101 Q3
arc: W1_H02W0401 F4
arc: W1_H02W0601 Q4
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 1100110011111111
word: SLICED.K0.INIT 0101000101000000
word: SLICEC.K1.INIT 1100110010101010
word: SLICED.K1.INIT 1100100000001000
word: SLICEA.K1.INIT 1111000001010000
word: SLICEA.K0.INIT 1110000000100000
word: SLICEC.K0.INIT 0000001111110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R9C40:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: A1 H02W0501
arc: B1 V02S0301
arc: C1 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0100 Q7
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q7
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C41:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0501 N1_V02S0401
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 H02E0701
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V02N0501
arc: B5 F3
arc: B6 E1_H02W0301
arc: B7 V00T0000
arc: C2 S1_V02N0601
arc: C4 E1_H01E0101
arc: C5 S1_V02N0001
arc: C6 V00B0100
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V01S0100
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 F0
arc: D5 H02E0001
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V01S0100 F3
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 0010000010100000
word: SLICED.K1.INIT 0000101000000010
word: SLICEC.K0.INIT 0000111000001111
word: SLICEB.K0.INIT 0000111000001100
word: SLICED.K0.INIT 1101000000000000
word: SLICEA.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0001000100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R9C42:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A4 H02E0701
arc: A6 V02S0301
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02S0501
arc: B5 N1_V02S0501
arc: B6 N1_V02S0701
arc: B7 E1_H02W0101
arc: C0 F4
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 H02E0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 W1_H02E0201
arc: D3 V02N0201
arc: D4 H02W0201
arc: D5 E1_H02W0201
arc: D6 W1_H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 W1_H02E0601
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: S1_V02S0501 F5
arc: S3_V06S0203 Q7
arc: V00B0100 F7
word: SLICEB.K0.INIT 0000110000111111
word: SLICEB.K1.INIT 1100110011111111
word: SLICED.K0.INIT 0011000100100000
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0011000100100000
word: SLICEC.K0.INIT 1101000010000000
word: SLICEA.K1.INIT 1111000000110000
word: SLICEA.K0.INIT 1010100000100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C43:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 S3_V06N0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 N1_V02S0501
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A5 E1_H02W0501
arc: A6 H02W0701
arc: A7 W1_H02E0701
arc: B0 S1_V02N0101
arc: B1 N1_V02S0101
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 W1_H02E0101
arc: B6 V02S0501
arc: C0 F4
arc: C2 H02W0601
arc: C3 H02W0601
arc: C5 F4
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D6 F2
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0401 F6
arc: S1_V02S0401 F4
arc: S3_V06S0003 Q0
arc: V00B0100 F7
word: SLICEA.K0.INIT 0000000000001011
word: SLICEC.K1.INIT 1111101011110000
word: SLICEC.K0.INIT 1111111100110011
word: SLICEA.K1.INIT 1100110010101010
word: SLICED.K1.INIT 0000010110101111
word: SLICEB.K0.INIT 0000010010001100
word: SLICEB.K1.INIT 0011011110111111
word: SLICED.K0.INIT 1000000010001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C44:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02W0001
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 H02W0701
arc: A3 V02N0701
arc: A6 N1_V01N0101
arc: A7 H02E0701
arc: B0 H01W0100
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 H01W0100
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 F3
arc: B7 V02N0501
arc: C0 H02W0401
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 H02W0401
arc: C4 V02N0001
arc: C6 V00B0100
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 F0
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 1100110011111111
word: SLICEB.K1.INIT 1000110010000000
word: SLICEA.K0.INIT 0000010011000100
word: SLICEA.K1.INIT 0101011111011111
word: SLICEB.K0.INIT 1000000010110000
word: SLICED.K0.INIT 1010101010101000
word: SLICED.K1.INIT 0000110100001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 H06E0203
arc: V00B0000 W1_H02E0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00R0000
arc: A1 H02E0501
arc: A2 N1_V02S0501
arc: A3 H02W0501
arc: A5 V02N0301
arc: A6 H02E0501
arc: B0 V02N0101
arc: B1 S1_V02N0101
arc: B2 V02N0301
arc: B3 W1_H02E0301
arc: B4 W1_H02E0301
arc: B5 N1_V02S0501
arc: B6 E1_H02W0101
arc: B7 N1_V02S0501
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C6 V02N0201
arc: C7 H02E0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 E1_H02W0001
arc: D4 H00R0100
arc: D5 H01W0000
arc: D6 E1_H01W0100
arc: D7 H01W0000
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F1
arc: S1_V02S0501 F5
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000010101100
word: SLICED.K0.INIT 1000000011110000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0010000000100000
word: SLICEC.K1.INIT 1010101011001100
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100101011001010
word: SLICEA.K1.INIT 1000110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C46:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: H00R0100 V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0701 H02W0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H02W0501
arc: A1 V02N0501
arc: A3 V01N0101
arc: A6 E1_H02W0701
arc: B0 H02E0301
arc: B2 H02E0301
arc: B4 H02E0301
arc: C0 H02W0601
arc: C2 E1_H02W0401
arc: C4 E1_H02W0601
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 H01E0001
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H02W0201
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M6 V00T0100
arc: N1_V01N0001 F2
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 0000010111110101
word: SLICED.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 1111111101010101
word: SLICEB.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 1111111101010101
word: SLICEC.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 1111000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R9C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: A4 V02S0101
arc: A5 W1_H02E0501
arc: A6 H02E0701
arc: A7 V02S0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H00R0000
arc: B6 V02N0501
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 V02S0001
arc: C7 E1_H02W0601
arc: CE0 H02W0101
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 H02E0201
arc: D5 H01W0000
arc: D6 W1_H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02E0601
arc: M3 H00R0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 0000000010101100
word: SLICEC.K0.INIT 0011000100100000
word: SLICED.K1.INIT 0011001000010000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 1100110011111111
word: SLICEA.K1.INIT 1000000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C48:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A2 V02S0701
arc: A4 V02S0101
arc: A7 Q7
arc: B3 Q3
arc: B4 H01E0101
arc: B5 H02E0101
arc: B7 V02S0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 H02E0401
arc: C6 V00T0000
arc: CE0 V02S0201
arc: CE1 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 S1_V02N0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 S1_V02N0401
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H02E0601 Q4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q4
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q4
arc: W1_H02W0101 F1
word: SLICEC.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K1.INIT 1010101011001100
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0101000010100000
word: SLICEC.K0.INIT 0001010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C49:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 F5
arc: A5 E1_H02W0501
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 H02W0101
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C5 V02N0001
arc: CE0 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D5 H02W0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0301 Q3
arc: V01S0000 F7
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011110011110000
word: SLICEA.K1.INIT 0011001111001100
word: SLICED.K1.INIT 1010101011001100
word: SLICEC.K1.INIT 1100010010000000
word: SLICEB.K1.INIT 1100000011001100
word: SLICEB.K0.INIT 1100000010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E3_H06E0303 V01N0101

.tile R9C50:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00R0100 W1_H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: B0 V02S0101
arc: B2 S1_V02N0101
arc: C0 E1_H02W0601
arc: C6 W1_H02E0601
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 V02N0001
arc: D6 H00R0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F0
arc: S3_V06S0103 F2
arc: V01S0100 F6
word: SLICEB.K0.INIT 1100110011111111
word: SLICEA.K0.INIT 0101110101111111
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C51:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0601 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 W1_H02E0501
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: B6 H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 S1_V02N0201
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK1 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 S1_V02N0401
arc: D5 W1_H02E0201
arc: D6 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0301
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q2
arc: V01S0000 F6
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1111000000110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C52:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0003 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A6 V02N0101
arc: B6 H01E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C6 V00B0100
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 Q2
arc: D6 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0101101010101010
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0101111101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R9C53:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02N0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 H06E0103
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A2 E1_H02W0701
arc: A4 V02S0101
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 V02N0101
arc: B0 S1_V02N0101
arc: B2 H00L0000
arc: B4 W1_H02E0101
arc: B5 H02E0301
arc: B7 H02E0301
arc: C0 H00R0100
arc: C2 V02S0401
arc: C4 V02N0201
arc: C5 V01N0101
arc: C6 H02W0401
arc: C7 W1_H02E0601
arc: D0 H02E0001
arc: D2 V02S0201
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00B0000
arc: M2 V00B0100
arc: N1_V01N0101 F7
arc: V00B0000 F4
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0111001101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0011001000010000
word: SLICED.K1.INIT 0011001000000010
word: SLICEC.K0.INIT 1010000011000000
word: SLICEA.K0.INIT 0100111101111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R9C54:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 V02S0101
arc: A7 H00L0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B7 F3
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 E1_H02W0601
arc: C5 H02E0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D7 F2
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F0
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q1
arc: S1_V02S0001 Q0
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0301 Q3
word: SLICED.K1.INIT 1000001001000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R9C55:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H01E0001
arc: A1 W1_H02E0501
arc: A3 W1_H02E0701
arc: A6 V02S0101
arc: A7 W1_H02E0501
arc: B1 H02E0301
arc: B3 H02E0301
arc: B6 H01E0101
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 V02N0601
arc: C3 H00R0100
arc: C6 Q6
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 E1_H02W0001
arc: D3 H02W0001
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: LSR1 V00T0100
arc: M4 H02E0401
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: V00B0000 Q4
arc: W1_H02W0201 Q0
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1000001001000001
word: SLICEA.K0.INIT 0101101010101010
word: SLICED.K1.INIT 0011000100100000
word: SLICEB.K1.INIT 0011001000010000
word: SLICEA.K1.INIT 0011001000010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C56:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H01E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103

.tile R9C57:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 E1_H02W0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A2 F5
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 N1_V01S0100
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 V00B0100
arc: C0 H00R0100
arc: C1 H00L0000
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0201 Q0
arc: N1_V02N0701 F7
arc: S1_V02S0101 F1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0100 Q4
word: SLICEC.K1.INIT 1010000010010000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1010101000100010
word: SLICEB.K1.INIT 0011000010110000
word: SLICED.K0.INIT 0000000010100010
word: SLICEC.K0.INIT 0000101000001001
word: SLICEA.K0.INIT 1111000011111010
word: SLICEA.K1.INIT 0000001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R9C58:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V01N0101
arc: A0 H00L0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 F5
arc: A6 F5
arc: A7 F5
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02S0301
arc: B4 S1_V02N0701
arc: B5 N1_V01S0000
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02E0401
arc: C6 V02N0001
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0100 F7
arc: H01W0000 Q2
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q2
arc: N1_V02N0701 F7
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: V01S0000 F0
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0000000010000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEC.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 0100000001010101
word: SLICEA.K1.INIT 1100000011111111
word: SLICED.K1.INIT 0000110000000100
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000010101001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C59:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: V00B0100 H02W0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: B0 W1_H02E0301
arc: C0 N1_V01N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C5:PLC2
arc: E1_H02E0201 V02N0201

.tile R9C60:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H02W0501

.tile R9C61:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0203 S1_V02N0401
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R9C62:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101

.tile R9C63:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: S1_V02S0001 H06E0003
arc: W1_H02W0001 V02N0001
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101

.tile R9C64:PLC2
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H02W0601

.tile R9C65:PLC2
arc: S1_V02S0501 W1_H02E0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103

.tile R9C66:PLC2
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0601 V02N0601

.tile R9C67:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 V01N0101

.tile R9C68:PLC2
arc: E1_H02E0301 W3_H06E0003

.tile R9C69:PLC2
arc: S1_V02S0501 W1_H02E0501
arc: W1_H02W0201 V02N0201

.tile R9C6:PLC2
arc: A1 V01N0101
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 V02N0301
arc: A6 H02W0501
arc: B1 H02W0301
arc: B4 H02W0301
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: C1 H02W0601
arc: C3 V02N0401
arc: C4 V02N0001
arc: C6 V02N0201
arc: D1 W1_H02E0001
arc: D3 H02E0201
arc: D4 V01N0001
arc: D5 H02W0001
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F5
word: SLICEB.K1.INIT 0000101001011111
word: SLICED.K0.INIT 0101000101000000
word: SLICEC.K0.INIT 0011001000010000
word: SLICEA.K1.INIT 0010001100100000
word: SLICEC.K1.INIT 1010101011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R9C70:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 W1_H02E0301

.tile R9C71:PLC2
arc: W3_H06W0103 V01N0101

.tile R9C76:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R9C79:PLC2
arc: N1_V02N0001 S1_V02N0501

.tile R9C7:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: CE0 H00R0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: E1_H02E0701 Q7
arc: M1 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C8:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 S1_V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: A0 H02E0501
arc: A2 S1_V02N0501
arc: A3 H02E0701
arc: A6 E1_H02W0701
arc: B0 H00R0100
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B5 H02E0101
arc: C0 V02S0601
arc: C3 E1_H02W0601
arc: C5 N1_V02S0201
arc: C6 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 H02W0201
arc: D3 V02S0001
arc: D5 H02W0201
arc: D6 V02S0401
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0701 F5
arc: V01S0100 F6
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K1.INIT 0010001011100010
word: SLICED.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEC.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C9:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02W0201
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: A0 V02S0501
arc: A4 V02N0301
arc: A7 N1_V01S0100
arc: B0 V02N0101
arc: B7 S1_V02N0701
arc: C0 H00R0100
arc: C4 S1_V02N0201
arc: C7 V02S0001
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D4 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0000 F4
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1110110010100000
word: SLICEC.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile TAP_R10C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R10C31:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R10C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R10C78:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R11C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C31:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R1C78:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C78:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R21C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R23C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R24C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R25C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R26C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C13:TAP_DRIVE_CIB
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C31:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R34C51:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R37C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R37C31:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R70C13:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C51:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.bram_init 3
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
173 000 000 103 172 100 003 003
008 008 053 073 073 083 003 000
06b 18f 1e0 172 100 003 003 008
008 053 073 073 083 003 000 06b
18f 097 000 0e3 108 140 148 190
198 1a0 078 000 002 080 083 1c0
1e0 00b 06b 01b 100 07b 1a0 180
160 140 143 000 142 000 10f 080
0a3 002 103 0fa 003 17b 140 15a
0fb 15a 080 16f 080 080 140 000
000 160 193 003 003 0e4 00f 165
1cf 0c2 00b 07a 0c2 043 1e0 1c0
1a0 180 160 140 000 000 080 003
080 053 080 003 102 0fa 003 07a
000 000 183 140 182 02f 000 102
00a 010 00a 01b 050 07a 072 000
00a 000 1f8 053 002 000 1c2 1ef
008 17a 1fa 130 17b 052 000 002
0cf 000 0a2 17a 052 052 062 130
162 000 062 0af 0f2 052 062 130
162 002 000 0c2 18f 180 040 062
003 002 002 000 122 008 10f 002
04f 040 060 000 1a2 080 00f 155
100 153 043 07a 002 07a 0aa 0ab
07a 002 07a 043 16b 002 000 180
1e2 008 18f 060 008 080 000 000
000 100 155 040 048 008 002 012
000 153 043 02f 155 000 000 153
043 0aa 000 0ab 143 050 0cf 060
0aa 000 0ab 043 0e0 0c0 0a0 100
000 013 06a 073 00b 0af 013 06a
003 073 00a 00b 08f 013 06a 073
00b 06f 013 06a 003 073 00a 00b
06f 000 17a 180 000 040 048 090
008 002 003 012 008 000 043 143
08f 000 000 000 000 008 043 1fb
004 00b 00b 078 063 05b 083 083
013 05a 002 06a 072 00a 00b 043
060 040 020 000 080 000 104 00b
00b 078 06b 063 083 083 013 062
073 00b 0af 00b 10f 00b 00f 000
000 180 040 048 1a0 1b0 008 090
198 1a8 1b8 1c0 1c8 1d0 0d8 002
003 003 012 003 023 003 103 000
008 000 1fd 000 014 1a4 000 162
002 18f 000 0e2 14f 000 1cf 002
008 000 000 1fe 000 1a4 105 000
1c2 014 002 14f 000 0e2 10f 060
040 020 000 1e0 1c0 1a0 180 160
120 100 0e0 006 140 080 000 008
1ef 004 005 060 06f 060 002 062
053 0ac 003 002 166 10f 00c 0af
005 004 0af 005 002 014 15a 00e
102 042 003 062 002 005 003 002
0cc 003 005 006 002 1c6 1ef 00c
025 18f 080 0a0 182 140 148 002
002 0a2 002 000 0b0 022 003 190
108 098 0a8 0b8 003 127 005 000
0c2 0a7 002 1ef 000 1a2 007 100
003 003 1f8 073 008 073 004 073
083 1f8 002 073 073 073 073 083
17d 100 008 000 073 1e2 083 0e7
1c9 002 152 09c 064 068 152 0e7
14f 000 062 167 000 0e2 107 1a7
100 008 073 073 083 012 005 000
104 105 002 022 042 062 082 145
060 000 122 1cf 00c 003 00d 00c
00f 004 1af 055 0a5 1aa 013 07a
003 00c 0ac 100 008 000 073 082
083 1a7 1c9 002 044 064 068 152
152 1a7 00f 000 062 027 140 160
120 100 0e0 0c0 0a0 080 060 000
0e2 180 087 000 008 1fd 18f 100
040 048 002 002 002 000 102 008
090 098 0a0 0a8 0b0 027 002 16f
000 1a2 187 002 16f 000 102 000
002 002 043 000 000 002 043 000
004 002 0ef 002 000 005 002 14f
002 000 002 008 002 08f 0a5 053
002 103 00c 000 013 005 182 0e7
000 015 005 042 047 000 012 002
102 1a7 000 1c2 147 0e0 0c0 0a0
060 040 020 000 004 080 100 000
000 022 187 008 02f 100 083 0a3
06b 013 003 00b 003 000 080 123
080 100 080 022 010 043 003 003
143 00b 1fb 074 143 173 052 032
08b 08f 080 103 080 080 003 100
023 0e3 063 022 003 0e2 07b 100
010 073 000 0e3 073 003 072 0e3
00b 1fb 073 1cf 080 003 080 123
003 080 103 143 17b 080 023 07b
00b 1fb 003 17b 080 143 000 07b
000 080 080 143 123 07a 050 000
100 048 080 040 080 102 003 090
098 00a 008 0a0 002 1fa 080 103
0e4 143 080 1e3 045 1a7 0e4 102
06b 100 023 103 080 023 06b 093
142 100 018 073 0c0 0e0 0a0 080
060 005 040 100 0c7 0e4 043 0e0
0c0 0a0 080 060 040 100 000 093
18f 080 103 080 103 080 103 080
003 010 100 073 000 1a3 103 000
180 1a2 018 008 020 080 1e3 060
1ba 080 007 080 1e3 1ba 18f 080
103 080 0e3 17b 000 180 040 008
048 090 020 002 153 002 000 082
1c7 1f8 060 040 020 000 080 000
080 003 002 127 080 012 023 07b
04b 004 127 002 1cf 1e7 1af 000
1af 080 080 140 080 1e3 1c3 148
1fa 080 190 098 0a0 0a8 108 072
003 020 008 000 022 102 160 140
120 100 0e0 0c0 0a0 180 000 002
00f 002 154 012 07a 003 003 003
1fa 07a 16f 1e4 05d 058 07a 067
060 0e5 087 0af 1f8 002 053 082
082 000 000 000 07b 1a8 17a 000
123 000 000 003 073 00b 083 083
013 15b 003 1fa 000 1f8 153 1a8
17a 1f8 053 000 123 00a 053 002
000 000 000 000 17a 000 082 123
000 083 003 062 1a3 003 003 06b
013 023 043 1fb 06b 082 040 15b
000 003 012 062 002 003 06a 00a
053 002 003 000 06b 00a 053 083
083 12f 183 18f 103 14f 083 10f
133 0cf 043 08f 183 04f 1ff 103
073 1cf 002 00b 063 00f 00a 002
043 073 012 01a 083 073 0c2 07a
000 002 062 003 002 00b 00a 072
063 102 000 082 1f2 1f3 073 052
122 17a 052 000 000 000 002 002
103 003 0f8 1d0 003 00b 162 15b
013 063 1f8 000 003 180 1f8 173
07b 000 000 180 048 008 040 002
102 048 000 060 040 07a 020 080
000 002 002 003 003 003 022 033
073 080 1a3 00b 023 003 00a 102
002 14f 142 15b 080 1a3 180 040
048 008 002 002 002 043 162 00a
008 003 002 008 1f8 14a 060 040
020 080 000 000 000 180 040 048
008 1f8 002 17a 002 1af 020 102
15a 152 018 043 073 000 0ab 073
162 158 002 073 0c3 1fb 008 07b
000 018 0a2 112 1af 002 000 028
0c2 1f2 0ef 002 060 040 002 020
080 000 010 12f 080 190 108 140
148 098 0a0 0a8 002 002 10f 102
080 012 183 073 003 002 060 102
044 002 080 003 1fa 002 052 1a4
003 003 00a 018 003 160 140 120
100 0e0 0c0 0a0 180 000 1a4 00a
023 003 00a 000 103 00f 000 002
1af 010 002 172 000 192 192 002
004 0af 054 084 024 1a4 082 008
002 018 002 002 12f 002 154 022
14c 020 008 073 02f 020 008 173
008 07b 068 14f 1c2 1ba 043 073
000 173 01a 012 044 054 004 082
1cf 002 1e2 092 008 1fa 04a 1fb
142 17b 1ca 084 083 07a 003 1fc
09b 003 1f2 1ea 045 07d 0a2 07d
103 002 1fa 043 053 002 062 1ef
1da 1d2 043 07b 103 192 025 073
063 16a 06a 19b 09b 000 1ab 04b
000 1ab 04b 018 012 075 06d 04a
0aa 072 16a 018 17c 0ba 0b2 043
073 0a3 005 0c2 14f 152 012 1fa
04a 14c 080 163 09a 000 00b 083
083 17b 07a 080 0c3 07a 0ef 105
073 172 010 074 00a 14f 17a 00a
00b 04b 0af 058 12f 000 1ac 04c
00c 16f 0da 0d2 043 073 018 072
0aa 0a2 043 06b 083 073 003 000
008 05b 082 100 040 048 008 090
098 002 002 172 002 010 16b 018
06b 17b 00a 0e2 05c 04c 07a 06f
102 1f8 0e0 0c0 0a0 080 060 003
100 000 0e2 00c 04c 1fc 092 07a
002 164 00f 102 1fc 09a 162 00a
043 093 002 023 0cf 0a3 0a3 06f
042 0e2 05b 1ef 102 00a 1f2 042
16a 162 043 053 0cf 03a 0e2 05b
04f 002 012 162 1e2 042 10f 022
06f 008 003 000 080 042 140 148
108 190 098 002 002 002 102 002
010 073 102 003 042 103 010 160
140 120 100 0e0 180 000 102 07a
0c2 05a 003 162 04a 000 02f 003
052 1f8 008 103 002 06f 002 192
054 082 17a 06f 002 058 0af 060
052 0ef 008 18f 100 090 082 040
048 008 098 104 010 002 002 07c
002 0c2 020 103 1fc 004 0a2 00b
07a 102 042 02c 173 002 020 0e0
0c0 0a0 080 060 100 000 052 04c
1fb 073 003 002 18f 002 008 010
15b 1f8 008 17a 082 17a 05a 002
167 052 162 09a 092 04a 000 00f
180 1b8 002 040 090 008 048 198
1a0 1a8 1b0 1c0 1c8 1d0 0d8 002
002 178 0e0 004 16b 173 002 004
0f8 173 000 000 1a4 1fd 002 000
0f8 063 178 0e0 1f8 000 004 00c
002 1a8 167 002 052 1b2 1c2 1f8
156 106 0c0 00c 1ef 000 17a 002
040 060 020 000 1e0 1c0 1a0 180
160 140 120 100 0e0 080 0cf 00b
003 003 172 030 060 040 000 1e0
1c0 1a0 180 160 140 120 100 0e0
002 020 080 000 165 00d 07e 053
00d 0af 00c 004 163 173 000 100
170 00d 005 07e 003 105 000 100
00b 07e 003 003 00b 15b 003 170
073 01a 170 00d 076 1f3 063 1fd
105 102 15a 006 100 00b 15b 173
040 000 000 100 170 058 000 00b
00b 07e 003 102 082 08a 0a3 01a
003 0cf 178 0e0 0ef 020 12f 07e
1f3 063 15b 1fd 0af 0de 0a3 166
040 166 01a 058 102 128 07b 028
17a 040 07e 015 1fd 065 060 073
01d 018 073 012 012 003 00d 003
082 025 005 042 14a 002 002 0af
002 002 1f8 17a 1f8 1f8 068 0c2
006 027 002 102 0e2 004 003 05c
128 1fb 062 05b 043 103 078 16b
1f8 17a 080 0a3 01a 075 015 1fd
005 058 040 1af 1f8 053 012 1a8
070 078 147 002 000 020 100 170
058 000 102 1fa 054 002 003 002
161 003 002 052 01a 0f8 1a0 1f8
052 1fe 05e 01a 006 16f 0d2 042
1e2 00e 003 0d2 153 00e 04f 00b
12f 015 12f 078 16b 15a 003 003
003 003 1fb 082 06c 172 06c 1b3
0dc 0d4 043 06b 103 004 066 008
1fb 1fb 1db 1f8 000 1a3 04b 003
064 00b 003 043 053 102 080 070
074 003 068 007 000 050 00b 00b
075 003 030 107 020 153 040 000
060 003 001 1f8 00a 1da 004 003
003 002 00b 075 003 103 1fe 1fb
002 06f 002 102 140 0cb 1f8 12f
1ab 1af 106 05c 004 00e 03e 00b
07b 1fb 073 1fb 16b 1cd 15a 00b
103 058 006 004 1a7 002 15a 102
020 172 023 103 028 0ef 020 0ef
023 003 032 083 103 082 005 165
1fb 07a 107 052 14f 1fa 083 083
0c8 07a 0fa 083 083 07a 102 082
00d 082 02f 080 050 0e0 140 108
058 003 058 067 002 080 183 012
072 003 183 003 003 060 003 003

.bram_init 9
19c 080 0f7 107 105 037 1a4 1a2
007 006 1a0 1a4 1a6 1a7 114 080
1a6 1f0 007 105 037 1a4 1a2 007
006 1a0 1a4 1a6 1a7 114 080 1a6
1f0 187 101 187 12e 12c 12a 128
126 124 124 106 156 007 127 124
120 186 128 1f7 107 107 124 129
129 12a 1c5 095 105 101 1e0 007
1a6 104 086 1e7 187 080 005 116
0d7 105 105 1e0 124 004 009 079
09a 000 1e7 118 186 185 1e0 005
1e0 0a7 187 0ac 0a7 1ca 120 124
124 129 129 12a 101 080 007 1ac
007 1aa 007 1a8 104 1e7 187 10e
086 095 006 005 105 1e0 080 182
157 007 175 187 005 175 145 080
105 080 007 1ea 105 095 105 1e0
007 170 176 007 056 155 095 105
1e0 007 155 172 196 155 105 006
156 095 105 1f0 155 116 185 006
1d6 105 095 105 1f0 101 124 186
004 186 105 095 105 126 1e0 005
1f0 124 120 095 105 101 1e0 0b7
017 187 126 120 127 122 157 187
120 127 122 127 186 105 095 101
105 126 1e0 120 005 101 080 005
080 101 0b7 12c 12a 12e 104 1d4
007 107 19e 1f0 0b7 005 007 107
19c 157 007 107 192 126 1f0 125
157 007 107 19e 120 124 124 101
080 196 086 0a0 187 1f0 196 086
0a6 084 105 187 1f0 196 086 0a0
187 1f0 196 086 0a6 084 105 187
1f0 107 1ea 101 0d6 124 122 120
126 104 009 1d4 007 007 086 11e
1f0 0d6 106 005 007 007 006 086
10a 1d5 1f7 007 1f7 1c7 197 1d7
195 085 1a5 1f5 184 105 107 112
120 124 124 129 101 080 10a 1d6
1f7 007 1f7 1c7 197 1d7 196 086
020 107 1f0 187 1f0 187 1f0 005
080 101 124 122 12c 128 126 120
12e 12a 126 124 122 120 12e 104
00b 084 1da 088 0a7 0ab 19e 08a
009 009 08a 09c 116 118 095 105
005 1f0 075 105 1e0 08c 1f0 00a
009 00c 009 08c 09d 116 182 095
105 116 005 1f0 075 105 1e0 120
124 124 129 129 12a 12a 12b 12b
12c 12d 12d 005 12c 101 080 00b
1f0 185 105 126 1f0 126 109 007
1a0 177 198 005 005 1f0 109 1f0
105 185 1f0 0a5 109 11d 104 00c
080 0a7 18c 0a6 106 085 180 110
177 19c 18a 186 005 105 1f0 109
08a 1f0 101 12c 18a 124 122 104
184 10a 105 095 128 105 08b 120
126 12e 12a 126 009 1e0 106 095
105 1e0 085 1f0 095 105 1e0 037
1a4 1a2 007 1a0 007 1a4 112 1a6
1a9 007 007 1a0 1a2 1a4 1a6 187
076 037 007 095 1a6 105 1a9 1e0
185 105 0b5 106 136 006 085 1f0
1f0 095 105 1e0 075 105 1e0 1f0
037 007 1a4 1a6 1a9 0da 089 00b
118 114 027 027 027 027 004 076
000 095 105 1f0 177 184 18b 159
1f0 105 1f0 177 184 177 197 007
1a7 109 11e 037 007 095 1a6 105
1a4 1e0 185 105 186 1b6 006 0b5
085 1f0 1f0 095 105 1e0 124 120
124 129 129 12a 12a 12b 12b 075
105 101 1e0 005 00a 08b 1f0 101
12c 12a 184 104 105 095 105 12e
128 126 124 122 120 1e0 005 1f0
095 105 1e0 085 1f0 009 11e 007
109 009 1f4 009 087 00b 1f4 08b
185 085 1f0 10a 006 105 085 1f0
10a 006 085 006 005 1f0 087 187
104 18e 196 095 056 085 105 1e0
095 156 005 105 1e0 095 056 085
105 1e0 095 105 1e0 120 124 124
129 12a 12a 12b 105 129 101 080
095 105 1e0 009 1f0 037 126 127
1f7 1f7 118 1f7 19c 080 007 128
015 036 006 185 008 0a7 11a 0a3
027 107 177 00a 025 024 185 100
0a8 1f0 007 1a6 016 007 185 035
086 1a7 106 1a7 10e 127 018 037
007 1aa 080 1a7 087 147 1a0 1a7
107 177 1ae 1f0 006 0a6 007 127
106 007 006 126 00e 017 107 107
187 1f7 145 0a2 000 127 005 11c
080 007 007 1a7 125 105 035 080
101 12a 004 12c 007 0a4 1a7 128
126 004 12e 124 109 074 009 18c
1a7 18e 007 1aa 065 1b0 1a7 0a6
198 037 127 188 017 187 187 180
0a0 037 007 1aa 124 120 124 129
129 005 12a 101 1b0 1a7 198 120
124 124 129 129 12a 101 080 120
1f0 007 1a4 007 1a2 007 1a0 007
1ae 007 037 1aa 057 187 18a 055
101 185 005 126 000 007 1a5 120
175 101 1b0 007 1a5 175 1f0 007
1a7 006 0a7 11e 080 101 124 126
122 120 007 104 1f8 105 095 105
1e0 005 120 124 124 129 101 080
007 1a9 184 1b0 017 017 107 107
1a0 108 1b0 005 1f0 1b0 1f0 005
1f0 101 007 124 007 1a4 127 122
044 014 120 12e 12c 12a 126 074
189 009 00a 09a 084 014 120 124
124 129 129 12a 12a 101 080 005
1e0 105 1c2 117 087 1a7 18a 180
007 074 1f0 127 015 126 165 1b0
125 085 1e0 1f0 007 107 1e8 115
155 080 107 005 170 007 19c 096
086 007 005 0d6 00c 187 197 1d7
086 194 185 175 080 007 1f8 007
192 007 1ee 097 187 115 185 155
080 005 080 107 17e 096 117 086
016 1d7 087 164 087 156 088 1e6
156 107 055 076 008 15a 006 066
096 006 195 185 1a6 000 105 115
105 157 185 080 185 175 187 197
1d7 1f0 187 1f0 187 1f0 187 1f0
187 1f0 187 1f0 187 1f0 1e7 107
187 1f0 196 016 107 1f0 147 147
197 1e7 147 145 197 1e7 115 165
080 107 106 1c5 1c7 187 185 105
184 104 080 127 187 107 1fc 155
125 185 185 080 005 080 127 106
104 107 005 005 1c6 187 176 01a
106 186 005 080 146 007 005 018
0a0 005 080 101 122 126 124 184
112 005 007 120 124 0a0 124 101
080 127 104 18c 1c7 108 156 1d7
092 007 127 1c5 127 100 175 114
027 1f0 127 180 007 1a7 101 124
122 126 104 184 186 1a7 105 145
006 180 106 005 004 024 120 124
124 101 080 005 080 101 124 122
126 007 101 124 104 1f0 004 11a
047 047 004 197 1e7 0b7 107 19a
047 007 104 18a 187 1f7 007 166
095 006 185 005 1f0 10e 095 006
185 005 1f0 11e 120 124 085 124
101 080 004 1f0 101 120 126 124
122 12e 12c 12a 1a0 189 1f0 148
007 117 107 187 1a4 104 005 00c
120 047 009 196 0f5 000 000 127
1a7 180 177 005 184 120 124 124
129 129 12a 12a 101 080 127 045
1a7 180 177 005 190 1f0 005 005
1f0 007 107 114 104 009 00a 089
105 1f0 1a0 109 189 116 089 009
0a5 007 18a 005 1f0 107 1fc 084
110 007 005 19e 1f0 007 005 18c
007 176 005 1f0 047 047 197 1e7
007 192 049 045 119 169 118 005
1f0 109 044 02a 007 087 001 1f7
02a 162 049 197 1d7 015 188 187
1f7 192 04a 047 01a 06a 014 077
194 047 045 197 1e5 116 005 1f0
047 047 117 167 10c 086 056 086
086 162 107 1d4 1ec 007 187 1e6
107 187 1f6 009 084 087 086 028
02c 02e 022 007 196 047 047 197
1e7 1ea 010 005 1f0 020 094 084
0d4 162 007 157 000 005 187 197
1d7 116 013 017 187 026 1f0 006
007 020 007 196 094 1f0 087 0f4
1d7 184 1f0 005 1f0 019 189 1b9
189 1f0 1c7 1c7 197 1e7 007 11e
1c7 1c6 117 167 117 1e7 185 080
007 1f0 127 101 12c 12a 12e 128
126 104 184 1fe 147 006 104 006
10a 112 1d9 127 109 155 185 1f0
104 007 120 124 124 129 129 185
101 080 0a7 109 1d5 179 089 185
085 149 1f0 11c 1f9 084 0c7 074
197 1e7 006 1d7 1f0 197 1d7 1f0
1d7 125 185 1f0 11a 014 074 084
0c7 0c5 197 1e7 1f0 1d7 125 185
1f0 110 014 085 074 105 1f0 117
1f0 007 185 080 101 125 124 122
126 120 12e 128 124 104 194 0c7
007 1f6 0a7 198 0d7 192 005 120
124 124 129 129 101 080 0a7 02c
027 02a 188 084 02e 005 1f0 185
0d7 009 009 192 025 1f0 105 106
1fc 0a7 164 1f0 085 126 1f0 125
02c 1f0 005 1f0 101 128 129 12c
12a 12e 126 109 007 124 104 164
12c 027 005 188 179 19a 025 187
02c 19a 0d7 157 1ec 02c 005 120
124 124 129 129 101 080 0d7 157
187 1f7 190 085 1f0 105 007 005
1fe 007 005 188 0a7 1f0 02a 085
1f0 02c 084 084 028 02e 005 1f0
101 126 12b 124 120 126 122 12e
12c 12a 128 124 122 120 12e 104
189 006 007 147 18e 18c 024 147
007 1f8 099 10a 189 08a 027 00a
004 1ac 00b 00c 00d 09d 145 109
10a 005 1f0 100 0f2 10a 108 006
168 187 000 109 1f0 007 005 005
124 120 124 129 129 12a 12a 12b
12b 12c 12c 12d 12d 101 1f0 187
1c7 106 11a 004 120 124 129 129
12a 12a 12b 12b 12c 12c 12d 12d
085 124 101 080 00e 017 087 190
00a 1f0 109 147 18c 18a 004 006
005 017 01a 087 190 00c 007 005
117 087 1d6 107 107 006 196 007
014 0e4 006 017 087 157 106 00a
016 00c 006 007 005 107 10f 01c
00d 00d 00b 008 008 006 093 187
197 087 1d5 102 106 110 102 0e4
107 1f0 006 007 1f0 004 1f0 087
157 104 112 00a 1f0 178 11c 19e
000 194 0e4 00d 047 007 116 007
000 007 196 11b 17b 177 007 188
177 007 194 0e4 0f7 19e 177 184
0e4 17b 104 0e4 005 005 02d 1f0
104 11a 007 026 00b 00c 00d 025
105 1f0 104 116 028 047 100 046
005 0f6 003 10a 0f6 08c 006 00c
007 026 000 106 0e4 06e 11b 17b
007 00d 00d 1f0 007 1f6 0e7 005
122 120 1f0 175 127 127 008 008
006 093 18a 175 185 145 184 10a
107 1c5 186 198 0e4 005 000 005
1fc 185 168 0e4 18d 1f0 005 15e
180 10d 184 007 180 10d 1f0 187
1f0 16b 1f0 006 01c 046 0f6 092
176 088 17c 027 04b 026 047 11e
047 046 117 167 114 047 12a 005
177 107 107 008 097 187 186 0c6
006 046 045 096 0e6 186 126 120
0ec 085 124 1f0 127 122 103 117
007 155 120 1f0 126 012 126 123
128 085 107 008 084 09e 046 0f6
08c 18a 117 007 157 112 087 1fc
005 1f0 104 108 000 102 00c 1f0
088 1f0 098 006 006 0d7 097 086
167 0c7 187 1fc 012 102 047 1f7
190 006 005 005 1f0 116 047 082
007 096 1f7 192 004 1f0 004 1f0
1f7 196 047 1f7 180 027 1c5 185
1f7 185 1f0 024 1f0 107 197 1d7
005 1f0 107 197 1d7 1ec 105 115
16b 155 1f0 101 126 105 124 126
124 004 12e 1f0 14e 007 187 115
107 127 187 104 100 127 104 100

.bram_init 10
1c6 0ce 06e 026 066 16f 046 046
026 126 046 047 046 006 0c6 0ce
046 0de 026 066 16e 046 046 026
126 046 046 046 006 0c6 0ce 046
0de 16e 026 126 046 046 046 046
046 046 046 046 0c6 06e 106 006
107 126 046 127 027 166 106 006
106 006 106 06e 026 026 0de 16e
107 026 0c6 16e 126 0c6 126 066
026 166 026 1de 006 16e 026 16e
06e 0de 066 0c6 0c6 027 1de 026
1de 106 126 046 106 1c6 106 007
106 006 106 006 026 0ce 16e 046
16e 046 16e 046 0c6 16e 127 0c6
06f 06e 026 127 026 0de 0ce 0c6
026 16f 026 127 066 066 066 0ce
026 0cf 126 0c6 126 06e 026 0de
16f 0c6 026 126 066 126 06e 027
0de 16f 126 0c6 026 027 067 026
066 06e 026 0de 026 026 166 026
066 126 06e 027 0de 026 046 166
026 026 126 06e 026 046 1de 026
1de 006 106 06e 026 026 0de 16f
06e 126 106 046 106 046 16e 126
046 106 046 106 0c6 126 06e 026
026 046 1df 106 026 026 0ce 026
0ce 026 06e 046 046 046 127 026
126 026 0c6 1de 06e 026 126 026
0c6 06e 126 027 0c6 046 1de 006
06e 126 027 0c6 106 006 106 026
0ce 127 166 046 126 0df 126 166
106 0c7 026 126 0de 126 166 046
126 0de 126 166 106 0c6 026 126
0de 16e 0c6 026 16e 046 046 046
046 126 026 026 126 026 126 0c6
1de 06e 16e 026 026 126 026 126
0c6 126 126 166 166 166 126 126
126 166 106 166 0c6 027 027 1c6
106 006 106 006 026 0ce 0c6 026
127 166 166 166 126 126 026 066
046 026 0de 126 0df 127 0de 026
0ce 027 046 046 046 046 046 046
046 046 046 046 046 047 046 026
027 127 026 0c7 106 106 0c6 16e
126 026 126 06e 026 0c7 06e 026
126 1de 06e 027 1de 16e 1de 126
126 027 027 126 06f 0c6 0c7 06e
027 026 126 1de 06e 026 1de 106
006 106 006 106 006 106 006 106
106 006 106 026 006 026 0ce 126
0de 027 127 046 1de 006 126 166
046 166 0c6 126 026 1df 026 0de
126 026 1de 106 126 126 0c7 026
0c6 106 0c6 106 026 027 1cf 1c6
166 0c6 0c6 026 126 027 1de 026
126 0de 026 046 026 046 046 026
126 067 127 06e 046 026 026 047
046 046 047 047 026 1df 0c6 06e
026 1de 026 1de 06e 026 1de 16e
046 046 026 046 027 046 0c6 046
006 026 126 046 047 046 047 126
1c6 16e 026 06f 047 026 106 1df
06f 026 166 066 166 166 066 1de
1de 06e 026 1de 06e 026 1de 1de
16f 026 046 046 106 126 027 126
0c7 0c6 107 106 106 106 027 1c6
0de 06e 026 0de 126 0c6 126 026
0de 127 1de 166 0c6 166 127 166
106 027 1c6 16f 026 06e 047 026
006 1de 06e 026 066 167 166 167
066 1de 1de 06e 027 1de 006 107
106 007 106 006 106 006 106 06e
026 026 0de 027 026 027 0de 026
047 046 027 126 126 06f 026 046
046 046 046 046 046 1de 027 1de
06e 026 1de 026 1de 026 0c6 126
026 127 0c6 127 16f 026 0c6 06e
126 026 1df 126 027 126 026 1de
026 126 026 026 126 1de 166 166
126 0c7 027 06e 026 127 026 1de
06e 026 126 026 1de 06e 026 126
027 1de 06e 026 1de 106 006 106
106 006 106 006 026 006 026 0cf
06e 026 1de 026 0de 06e 106 106
166 026 0c7 126 0c6 0cf 06e 006
16e 16e 06f 126 127 006 1c6 007
006 027 026 0c6 006 046 066 046
046 0de 16e 006 16f 16e 026 16e
126 006 0c6 006 0c6 106 0c6 16e
026 046 0ce 006 066 006 046 006
026 026 047 0de 16f 006 06f 107
126 06e 0c6 006 1c7 06e 026 067
126 126 006 046 0de 007 027 1c6
0ce 06e 16e 107 006 066 067 0ce
026 046 16e 046 16e 007 106 046
046 026 046 046 027 027 16e 0c6
106 1c6 16f 006 027 1de 107 106
0c6 06e 106 0c6 16e 126 166 046
046 16e 026 046 006 106 106 006
106 026 006 026 0de 106 1c6 106
006 106 006 106 006 026 0ce 046
0de 16e 046 16e 046 16e 046 16e
046 026 16e 046 16e 126 0c6 16e
026 126 026 046 1de 16e 006 106
026 027 0de 16e 006 026 0de 16e
106 16e 006 1c6 0cf 027 046 046
046 046 126 026 0c6 127 06f 027
1de 026 106 006 107 007 026 0ce
16e 006 126 1de 06e 126 027 166
046 0c6 1df 026 0de 1de 0de 126
0de 026 16e 046 06e 006 006 046
026 16e 047 047 046 046 046 066
026 126 027 16f 127 0c6 106 006
106 007 106 007 106 026 0ce 026
1de 127 0c6 126 166 106 0c6 1cf
126 067 0df 106 066 046 066 1de
107 026 1de 0de 126 026 0c6 026
026 0ce 16e 026 0c6 126 0c6 16e
126 126 126 007 0c7 127 127 126
126 1c6 026 026 0ce 126 0c6 126
0c6 126 0c6 16e 126 026 066 006
0ce 026 0cf 16e 0c6 16e 126 126
06e 126 026 0c7 026 106 0c6 0c6
006 026 126 026 066 0c6 027 0c6
06e 026 127 166 006 0cf 067 026
066 106 026 0ce 066 026 166 126
126 0de 126 0de 126 0de 126 0de
126 0de 127 0de 127 0df 06e 026
166 0de 1c6 026 066 0de 106 006
126 066 106 006 126 166 026 066
0ce 126 066 006 006 126 127 066
0c7 1c6 0cf 006 126 026 0c6 106
006 166 066 0ce 026 0ce 006 126
0c7 126 027 127 006 127 0c7 1c6
027 0c6 026 0ce 006 027 026 1c6
046 027 0cf 027 046 046 046 126
0c6 026 126 106 006 046 106 026
0ce 106 026 1c6 006 1c6 107 006
1c6 06e 006 006 006 1ce 026 1c6
106 0de 106 0c6 16e 106 026 046
046 046 026 126 026 106 127 006
127 1cf 0c6 026 126 046 106 006
106 026 0ce 026 0ce 026 046 046
047 126 146 046 026 1de 126 0c6
106 006 126 126 166 06e 026 0c6
106 026 126 0c6 126 126 026 0c6
16e 026 126 026 1de 0c6 16e 026
126 026 1de 0c6 106 006 026 106
026 0ce 126 0de 026 047 046 046
046 046 046 046 046 026 1de 0c6
06e 126 026 166 006 126 026 0c7
046 106 06e 0c6 026 046 146 106
106 1ce 127 026 0c6 106 007 106
007 106 007 106 027 0ce 106 006
106 1ce 126 027 1c6 0de 126 027
1de 026 126 0c6 126 026 026 126
027 1de 046 027 126 1c6 026 126
107 126 0c6 026 1de 126 0c7 126
1c6 026 026 0c6 0df 026 026 1c7
027 0c7 027 0de 107 006 126 166
026 1c7 006 006 026 066 0c6 026
1de 027 106 046 026 126 046 126
106 1c6 106 126 127 046 1c6 126
166 1c6 006 106 027 066 046 126
1c6 106 006 126 067 0c6 026 1de
007 106 026 067 1c6 066 126 166
167 1c6 167 167 1c6 16f 126 1c6
16e 126 0c6 127 127 066 166 046
046 046 046 126 0c6 106 006 126
166 066 1c6 026 1de 046 126 126
126 1c6 06e 106 046 026 127 126
126 046 046 16e 126 046 0de 1c6
067 046 026 0c6 126 0de 166 126
126 166 0de 027 0de 16e 126 166
126 0df 106 006 126 167 026 0c6
006 106 027 066 026 167 026 0ce
127 0c6 006 026 046 046 046 046
046 127 026 0c6 006 126 0c6 127
0c6 0c6 027 106 066 126 166 1de
0c6 126 107 006 106 006 106 027
026 0cf 106 126 126 027 066 167
026 006 1df 1c6 126 166 107 026
126 166 0c7 126 0de 126 127 0de
126 107 167 1de 1c6 026 027 166
107 006 126 167 0de 126 106 166
1de 1c6 027 026 026 066 1de 126
0de 126 026 0ce 027 106 046 046
046 046 046 046 106 026 0c6 006
126 0c6 106 0c7 106 0c6 026 106
006 106 006 106 026 0ce 106 046
106 046 1c6 127 047 026 0de 126
106 027 126 0c6 006 1df 126 0c7
1c6 107 1c6 0de 026 046 1df 107
046 0df 026 0de 026 046 006 046
046 046 046 027 16e 106 026 0c6
047 107 027 0c6 126 0c6 106 127
047 0c6 006 126 0c6 047 026 107
007 107 006 106 027 0ce 106 026
126 167 0c6 026 1de 126 126 026
1c6 126 027 1c6 106 1c6 046 026
1de 046 126 166 046 046 026 0de
026 046 106 046 047 046 046 046
046 046 046 046 046 046 046 026
026 126 026 106 0c6 0c6 047 006
126 0c6 16e 16e 126 126 106 026
126 106 026 026 026 16e 006 026
0c6 126 1de 0c6 0c6 0c6 0c6 026
0c6 126 0de 026 0de 126 146 026
006 106 107 007 106 006 106 006
106 006 106 006 106 027 0de 126
006 0c6 1c6 126 106 006 006 106
006 106 007 106 006 106 006 106
026 106 026 0ce 1c6 126 167 046
026 0de 026 106 1c6 1c6 126 026
126 126 0c6 166 046 1c6 026 126
126 166 006 126 026 1c6 0c6 026
0c6 126 026 026 066 006 0c6 026
1c6 026 026 026 126 026 146 1c6
126 026 026 026 126 026 06e 026
126 166 006 0c6 0c7 0c6 0c6 126
126 0de 027 026 0de 126 0de 066
006 0c6 1c6 026 0de 0c7 0c6 0c6
0de 0c7 126 126 006 126 0c6 127
046 126 0c7 026 026 126 026 0c6
126 026 0c6 126 127 0c6 126 0c6
126 026 0c6 126 147 026 006 1de
126 0c6 126 046 027 126 126 106
026 1df 127 0c6 006 006 0c6 106
126 026 047 0c6 126 0c6 126 0c6
126 046 0de 0c6 126 1c6 026 026
026 126 026 0de 126 0c6 126 126
046 046 1de 126 106 006 026 126
026 06e 0c6 026 066 006 126 0c6
126 106 0c6 0c6 126 026 0de 126
1c6 126 0c6 126 026 0de 166 027
046 026 126 166 046 026 0de 127
0df 026 0de 127 0c6 106 126 0c6
126 0c7 126 006 006 046 006 0c6
006 106 026 066 0c6 006 006 126
026 026 066 127 16e 126 166 006
066 106 006 126 166 0c6 046 046
0c6 026 046 1de 006 046 026 026
066 006 046 1de 006 0c6 106 006
006 126 026 127 126 1c6 107 126
0c6 0c6 026 066 007 0c6 126 127
026 1de 126 1c6 0de 1c6 126 0de
1c6 0de 0c6 026 126 026 126 127
167 006 166 126 1c6 0c6 106 126
1c6 026 126 027 1de 1c6 106 0c6
026 1c6 126 1c7 126 0de 126 0de
126 1c7 106 126 1c6 106 006 126
126 167 1de 046 0de 126 126 126
126 1c7 126 126 126 1c6 026 026
026 027 0de 026 046 026 046 046
046 027 046 1de 0c6 16e 026 026
066 006 126 0c7 046 006 0c6 046

.bram_init 11
002 01d 000 0fc 000 1dc 003 000
000 070 010 1fc 000 013 012 011
010 00f 00e 00d 00c 00b 00a 009
008 007 014 000 000 000 001 002
0df 003 000 000 11c 008 000 000
008 000 001 010 001 002 122 001
1d1 000 010 1f6 1fb 000 010 04b
000 04b 000 000 000 000 000 010
1fc 000 004 000 013 010 05d 010
000 0d7 16c 000 000 000 000 000
0af 001 002 000 010 1fc 008 000
004 0a0 005 0a0 018 000 05b 1ae
014 000 00b 000 002 000 000 000
00e 008 000 145 14a 010 1f4 00e
1e0 0d7 144 1e4 000 000 000 030
13e 1f4 058 192 0a0 000 000 002
000 1b0 001 003 000 004 003 000
1b0 000 000 000 003 000 000 1ab
010 1fc 004 003 000 1f0 1f4 00a
00a 00c 004 008 000 000 000 000
000 000 032 1ff 00a 00a 000 00b
009 008 007 0d8 001 00c 0d8 000
002 020 000 000 102 002 000 1ff
002 002 027 000 000 000 003 004
000 032 003 0f3 000 000 003 000
0d8 003 1ff 008 00b 00a 009 008
007 00c 000 003 002 0b1 1f4 000
000 000 003 004 000 032 003 0d7
000 000 003 1e9 004 05a 000 004
060 004 1ff 060 004 063 004 058
004 041 0a0 000 010 1fb 000 000
0d6 1e8 014 000 003 0d8 012 014
015 010 012 015 015 00d 000 000
000 008 000 003 004 05e 000 030
001 056 03f 006 043 001 000 050
00a 001 04d 000 084 00a 03f 003
000 001 020 01f 001 001 041 00a
002 03f 002 000 01d 1fd 1ff 03f
002 183 003 17b 03f 006 023 028
1ff 005 02b 000 000 048 003 000
000 05e 000 1a6 1f8 1cb 00c 002
000 1f8 060 000 060 004 000 00a
1a0 000 000 002 001 1da 000 002
1f5 1d5 03f 1d4 022 0eb 013 01f
013 021 0c3 006 106 1a0 000 084
003 000 025 1a0 000 000 008 007
000 125 19a 03f 1eb 007 190 008
1ff 002 102 000 002 002 163 0d8
002 000 003 003 007 000 000 003
032 02d 002 008 1fa 002 002 1f7
000 1ff 1f8 076 008 009 000 003
000 007 003 000 000 045 007 003
002 008 000 009 002 000 160 000
000 008 007 000 000 0e9 1f5 000
000 000 025 034 002 1e8 0d8 000
003 005 002 002 000 1c9 008 007
103 1fb 1e0 003 002 1c1 007 1ff
003 007 1f8 141 000 1ff 017 016
015 013 012 011 010 00f 000 014
018 000 007 008 133 003 000 0d8
1a6 007 000 003 128 007 120 0d8
002 19d 007 1ff 1f7 007 008 11b
1ff 102 00a 000 000 002 002 0ea
007 000 000 003 032 1b9 0d8 008
1ff 000 003 183 002 002 1ff 17f
1fd 008 1ff 00d 007 008 0fb 0d8
003 008 000 003 0d8 003 007 00d
00b 0f3 002 008 000 169 1f3 002
002 1ff 164 1f3 007 008 0e2 003
103 000 032 18b 008 1b6 000 0dd
003 002 154 007 1ff 003 007 1f8
008 0d0 0d8 000 003 002 008 000
146 008 000 1fb 007 1d5 002 002
1ff 13d 1fa 007 008 0ba 102 000
000 002 002 08e 007 000 1ff 003
032 15d 0d8 008 000 003 128 002
002 1ff 124 1f8 1a5 004 004 060
013 008 1ff 063 1ff 003 004 062
063 004 060 061 013 063 0d8 001
10e 093 1f8 004 061 1fb 004 062
000 063 003 060 060 052 004 001
041 002 007 018 008 008 0d8 000
003 002 008 000 0f2 008 000 1fb
007 015 00b 000 000 05b 000 060
007 00a 06a 002 102 184 003 002
0de 007 1ff 003 1de 002 002 1ff
0d6 1e7 008 004 004 000 000 018
008 013 061 004 041 001 003 000
038 061 002 000 00b 063 004 061
062 003 063 004 05f 000 05b 061
004 063 0fc 060 1f2 000 1dc 1b3
000 000 000 001 1ff 000 000 1f8
000 008 000 000 002 1ff 1ff 003
003 000 001 1ff 003 003 1f8 000
000 000 000 000 003 1f8 103 000
000 000 000 000 1fb 1f8 000 000
000 000 1f8 102 1ff 000 1f4 005
000 00a 000 005 005 000 000 000
000 000 000 008 00a 00c 004 005
000 006 126 000 000 000 000 000
000 000 000 046 000 000 008 008
000 105 002 003 104 005 102 004
006 00b 003 003 000 00a 009 008
007 006 005 004 003 002 00c 000
008 1ff 000 003 003 000 000 003
003 103 000 000 1f0 1fc 000 000
000 000 000 000 000 1fb 1ff 1f8
003 003 000 000 1f8 1fc 002 000
002 000 000 102 000 000 1fa 000
000 018 1fc 000 002 000 000 000
000 03f 003 002 004 000 002 000
000 03f 1f8 1ff 000 001 003 002
003 003 1ff 1ef 1ff 000 000 000
008 1ff 000 1ff 003 002 004 000
001 1fc 002 000 000 03f 000 1f0
03f 1f3 1fc 004 000 002 002 000
1ff 000 000 000 000 000 000 000
008 003 002 001 000 000 004 000
001 000 000 1f0 1ff 1f1 1f0 00b
000 00a 000 0d8 00b 009 000 00b
00b 00c 00c 003 0b4 007 010 000
000 0d8 1f8 002 002 000 000 000
000 000 008 1ff 007 006 000 005
008 000 002 000 003 000 1ff 000
000 001 1f8 002 000 1e8 1ed 009
000 003 000 00b 004 005 063 000
000 004 000 03f 000 001 008 000
000 000 1fd 03f 1fb 1f9 00a 02b
00b 000 001 000 000 000 00c 022
000 01e 008 021 000 004 002 000
000 004 000 000 00e 003 1ff 008
1f6 03f 1f4 03f 014 00c 00c 000
003 002 000 000 000 000 000 000
1ed 000 1da 1e8 002 1e6 1e0 002
1e3 000 000 102 000 1b8 004 008
063 1ff 1b6 1f4 00a 00c 004 005
005 008 00a 005 005 006 006 080
000 000 000 000 009 000 17f 001
107 002 000 000 000 000 10a 000
03f 000 000 000 102 000 000 000
000 002 005 03f 000 00c 1fa 005
1ed 1ea 00b 00a 009 007 006 005
004 003 002 001 000 008 00c 000
1e4 015 018 01a 01a 01c 014 015
015 015 016 016 016 00e 000 001
000 0b0 000 0c9 000 003 000 0c7
003 0c5 000 000 000 006 003 000
0a0 009 000 003 000 000 00b 000
000 000 000 098 000 1f2 000 000
000 007 01b 01a 013 01a 01e 01d
002 00a 00b 002 01f 004 012 1f8
03f 013 000 000 003 000 000 000
000 000 1f0 038 000 001 1fa 002
1f8 004 1f6 01a 1f4 03f 00b 010
000 00b 003 1ed 00b 008 003 1e9
00f 010 000 001 030 000 008 000
1e0 103 00a 1dd 001 010 050 010
1d8 002 020 000 080 020 1d2 004
040 000 080 040 1cc 004 0a0 1c9
1f9 1c7 1c7 000 1ef 004 004 000
008 1e6 03f 000 003 018 00b 001
001 1fe 002 001 002 020 000 002
022 105 0dd 000 1ac 018 003 000
000 001 003 000 1f0 01c 02b 000
001 000 002 010 1ff 000 000 000
036 000 000 1e1 000 008 000 008
1ff 104 1fc 1db 004 1fc 002 000
000 000 000 1d0 1ff 01b 01a 019
018 017 016 015 014 013 011 010
00f 000 012 01c 000 019 003 01a
02b 020 020 080 018 001 1fe 000
001 002 000 002 102 103 102 100
1fb 004 002 004 000 010 000 000
058 002 000 0d0 105 054 000 001
107 1e9 040 000 001 1f8 080 000
006 106 1f6 004 104 1f3 01d 013
1fb 004 004 002 020 028 080 020
001 1fe 000 001 002 002 028 1fe
004 004 1d8 01b 013 01c 003 004
004 01e 1ea 01e 003 016 004 1e3
084 1e3 000 009 000 190 000 0f9
002 000 1da 000 001 000 1df 040
000 001 1f8 080 000 03f 1f7 004
004 1f4 1fa 004 010 004 1a8 000
1a8 010 010 1ff 004 004 000 006
000 000 1fb 004 004 004 020 000
000 005 000 000 1f9 000 002 008
000 020 000 004 102 006 000 028
000 00c 000 158 018 000 006 106
02b 000 006 102 028 102 000 000
003 035 101 1e0 1dc 000 008 003
000 140 003 000 002 1fc 000 1e0
102 1fb 000 000 000 000 1e0 135
101 1d8 000 008 000 00a 100 000
00b 000 000 1f2 000 00c 000 000
1c8 123 1ff 002 000 000 000 1c8
11c 000 008 000 000 110 106 1fb
07c 1fc 000 0be 1f8 0a7 003 004
000 1fc 002 000 000 0bb 002 003
000 003 1f7 003 000 002 004 000
107 107 001 004 101 004 001 104
003 002 101 104 1fc 103 000 104
002 000 001 00b 002 002 102 003
102 002 002 103 004 000 1f8 002
004 004 005 005 000 002 000 000
000 000 000 008 008 000 00b 000
003 00d 000 044 000 002 000 000
03f 028 000 000 000 000 00b 000
003 00c 1f0 1ff 003 008 000 002
002 003 000 0b5 002 1e5 000 08b
000 000 088 102 007 002 000 002
005 000 1d8 000 008 103 000 003
003 003 003 002 031 060 1ff 003
018 000 002 003 000 000 00b 000
090 008 102 003 002 002 002 007
000 006 005 004 003 002 000 001
008 000 000 057 000 000 054 102
008 008 000 043 007 02b 103 003
003 003 000 003 003 000 007 000
003 000 007 003 1ff 007 000 000
003 002 1ff 005 003 004 003 107
005 103 004 003 103 1ff 007 000
102 1e0 007 000 000 002 004 1c0
003 004 1bd 010 103 000 003 004
004 004 003 000 1d1 000 014 000
000 011 102 007 18a 000 008 000
003 000 000 000 1c1 103 003 003
003 189 1ff 003 000 001 004 103
003 000 1c0 003 000 000 002 103
003 03c 000 000 003 001 103 003
003 003 000 000 000 103 003 000
000 000 103 102 002 003 003 000
004 004 000 001 003 03f 000 000
003 003 003 000 000 003 003 000
000 000 003 000 000 000 103 1ff
000 102 002 003 003 000 000 0ff
1f8 002 000 0fb 007 002 003 008
000 1f8 002 107 107 004 002 104
102 004 002 003 002 104 102 002
103 104 000 0e3 002 003 007 002
102 002 102 002 102 006 008 000
000 000 000 002 0da 103 003 000
000 002 002 003 000 003 000 004
004 000 003 1f2 000 000 1ff 002
001 1da 103 013 1fe 000 003 1fe
00b 002 008 000 002 1da 000 000
003 03f 000 003 000 002 003 1f2
1ff 000 000 002 003 03f 000 003
000 002 003 1fe 003 03f 000 003
000 002 003 1fe 003 03f 000 003
000 1fe 002 003 001 03f 000 003
000 1ff 002 001 003 03f 000 003
000 1ff 002 003 001 03f 000 003
000 1ff 002 001 003 03f 000 003
000 1ff 002 003 001 03f 000 003
000 002 001 1a7 100 100 000 001

.bram_init 12
100 1c8 058 080 004 03c 1d1 020
03e 038 03c 1bc 000 009 009 009
009 009 009 009 009 009 009 009
009 009 008 004 049 058 03d 189
080 009 028 058 080 028 020 03e
038 049 128 000 03d 124 080 048
0ff 0a8 03c 028 0ff 0bc 038 0bc
000 000 020 000 03e 034 0b8 03c
1bc 080 000 000 1b8 048 065 028
003 05c 080 020 000 05a 038 058
080 028 16a 028 058 1d8 068 080
124 048 0d1 026 03c 080 1e5 0ff
000 0e8 15a 003 100 022 038 0d8
05b 038 020 06c 080 020 1a0 05b
058 05c 080 0ff 004 020 068 03c
080 0ff 065 0ff 024 020 000 100
03a 030 13c 1a4 000 128 03c 03a
034 020 03a 02c 038 02e 02c 0ac
038 1b8 154 0b8 0c8 0ff 008 009
089 109 189 089 035 028 030 038
02c 031 038 1bc 03f 009 004 009
009 009 009 03d 180 008 080 0a0
035 02c 025 080 1a0 03f 0ac 1a0
1c8 148 080 025 004 020 1c8 1bc
025 028 048 080 025 0bc 1a5 004
03d 189 1a0 020 009 009 009 009
009 008 004 009 000 080 0ff 025
004 080 1c8 1bc 025 028 048 080
025 0bc 1a5 0ff 000 13d 004 000
03d 000 180 03d 000 13d 000 03d
000 03c 03c 03c 03c 13c 004 004
03d 008 109 004 189 049 009 189
009 089 089 089 109 189 028 02c
009 009 080 189 000 03d 03c 038
009 080 1ab 180 1b8 009 100 080
108 009 080 004 0bc 108 1ab 1a8
02a 03f 03c 100 080 009 080 008
0bc 1ab 13c 0a4 128 0a4 180 1bb
100 1a8 080 1a8 1bb 000 0be 034
1b4 180 1b3 004 13c 030 03c 03d
03c 025 03c 001 028 0ff 008 0bc
004 024 03c 000 03c 100 059 008
000 028 1a4 0d4 026 0ff 0a4 058
1a4 0ff 1ab 0ff 080 1b4 0be 180
1b4 080 1b4 038 03a 03a 004 0bc
1b4 036 1bf 03c 050 020 008 008
04c 0ff 0ff 180 1b4 009 02c 009
1ac 109 1a4 024 1a0 120 000 049
000 03c 189 080 009 004 024 020
028 080 009 000 000 009 000 000
024 1a4 03c 000 009 008 020 1a0
03c 009 1a0 03e 03c 0ff 009 1a0
0bc 028 000 009 0bc 03e 028 050
020 008 008 04c 0a4 0ff 0ff 004
004 020 02c 028 080 024 049 000
189 000 009 000 0a4 000 009 009
13c 1a7 0ff 009 000 000 009 1bc
189 009 03c 0ff 020 180 009 009
009 009 009 009 009 009 048 009
008 004 009 009 13f 1a0 03e 049
000 009 0bc 189 0ff 009 03c 049
000 000 009 1bc 0ff 009 009 1ab
1bc 13c 13c 0a8 024 1a0 120 000
009 004 024 020 028 000 049 000
180 03c 189 000 009 000 1a4 000
0a4 009 1bc 000 009 009 1a7 049
189 009 024 1a7 049 189 009 0bf
189 0ff 009 000 0a4 000 0ff 009
000 1d4 000 0ff 009 009 1bf 1a0
1ac 004 028 000 009 0ff 0ce 0ff
009 000 000 009 1bc 189 009 03c
009 03c 049 000 189 009 000 0a4
000 009 024 1a7 009 0bf 009 000
1d4 000 0ff 009 009 0ab 124 0a8
024 1a0 120 000 009 004 1a4 020
028 000 049 000 03c 189 000 009
000 1a4 000 024 0ff 000 000 039
0a8 03e 1bc 0b9 180 034 000 035
0b9 000 039 035 0a4 1b9 049 180
000 0ff 03e 000 035 1b4 000 031
0bc 1b9 1b2 039 039 0b4 000 124
03c 0bc 009 03c 009 03c 049 000
189 009 000 0d4 000 009 054 1d7
009 13f 189 024 020 000 020 000
009 109 12f 1a0 1a8 0ff 009 000
000 009 1bc 189 0ff 009 000 1d8
000 0ff 009 000 120 03c 022 03c
080 13c 025 000 028 13c 1a8 020
000 025 080 0bc 1ba 1a5 000 025
03d 136 13d 000 039 0bc 1b9 025
000 13d 0ff 025 0ff 004 024 0ff
028 030 02c 198 1b0 098 0ac 030
004 030 028 080 1ab 180 1b0 118
12c 02c 198 1b0 098 0ac 030 004
02a 02e 0a8 0ac 0b0 030 0b0 004
028 02e 0bc 0ac 13c 038 004 028
03e 0bc 038 13c 1a8 004 008 089
030 009 034 009 189 034 02c 038
028 02c 054 089 089 109 189 109
038 009 080 04c 028 02c 028 02c
050 05c 054 000 028 02c 056 02e
0a4 028 0c9 1a9 1ac 124 12c 121
021 009 1a1 0a1 020 009 009 009
009 009 009 009 009 009 008 004
030 1b0 000 128 12c 03e 036 0bc
038 0bc 004 0b8 03c 0ff 000 004
028 030 02e 0ac 0bc 13c 1b0 038
03c 03c 004 0bc 03c 0ff 1a8 028
1bc 03e 038 13c 004 0bc 0ff 12a
0bf 03c 008 02a 009 089 028 028
03c 1bf 009 009 008 004 029 03c
028 1ab 03e 180 120 000 03c 000
0bb 1a0 180 0ff 180 004 12e 13b
038 180 004 180 009 009 008 004
02d 008 009 089 028 1ab 03c 02a
1a3 0ff 008 109 089 009 089 12e
180 13f 03c 028 02c 000 022 0a0
028 009 009 009 048 009 008 004
025 024 03c 02a 180 0ff 008 189
004 189 028 03d 009 008 089 089
109 009 089 009 000 009 008 004
004 03d 008 009 089 089 12e 028
000 13f 03c 180 009 009 024 009
008 004 189 03c 009 02a 180 022
0a0 02d 028 100 03c 02a 0ff 000
028 03f 080 1b0 000 100 13d 000
02c 02d 004 1b3 028 000 000 038
02a 0b8 1bc 1b7 0f3 13c 180 0bc
080 000 13c 080 0aa 128 000 13c
03a 000 02b 128 030 000 130 0ba
038 000 138 000 080 1b3 1bc 03f
13c 1bf 03c 1bf 0bf 0a9 0a8 040
1a8 13d 03c 040 137 03a 038 0b8
0ff 000 0ff 030 000 0ff 030 100
0ff 0b7 03c 100 137 034 000 100
13d 180 0ff 008 089 109 189 009
109 089 009 089 189 009 089 037
028 02c 030 034 180 03c 1b7 180
1a6 080 024 054 04c 050 080 050
1ab 024 04c 054 080 04c 050 028
02c 067 120 1a3 0c8 020 048 0df
1d4 0e3 009 009 009 009 009 009
009 009 009 009 048 009 008 004
008 009 089 009 089 109 189 089
109 189 009 089 109 189 12a 029
13f 03c 004 03c 004 189 004 064
189 068 028 030 000 008 189 02e
06c 080 0ac 16c 0ae 12c 16c 0e0
04c 06c 050 02a 05c 0ff 000 000
000 180 000 000 000 100 100 000
080 100 100 100 180 000 02f 06c
1b7 0db 009 134 1b4 035 034 0a3
05e 0dc 06c 000 123 023 0ff 023
0ff 023 0ff 01f 06c 1b7 0fb 023
06c 068 0b8 0ff 048 023 0c8 0ff
1ec 023 025 024 06c 036 023 034
0ff 080 023 0ff 0ec 023 034 023
0ff 16c 023 034 023 023 0ff 06c
023 034 023 023 0ff 0ec 023 0ff
16c 06c 0ec 06a 1a3 020 022 000
06f 1b4 1b3 100 02f 080 034 1a4
009 027 024 180 023 020 000 060
058 148 000 034 0ff 180 06c 025
080 024 108 054 0ff 180 06c 025
024 06c 009 023 180 034 068 06c
0ff 028 064 0ff 04c 000 050 02a
1c8 120 15b 0ff 160 0ff 06c 03e
04c 0a0 050 02a 180 009 009 009
009 009 009 009 009 009 009 009
009 060 009 008 004 000 06c 080
06c 023 034 023 034 1a4 027 025
025 024 02e 101 180 0ac 100 023
1a3 024 1ab 026 034 023 020 000
068 100 054 0ff 0a8 000 025 024
1aa 0ff 023 025 024 034 023 034
028 02a 0ff 028 02a 0ff 080 06c
1a3 020 022 100 023 030 023 030
1a4 027 025 025 024 1ab 030 0a3
020 026 0ff 180 06c 000 06c 023
000 000 0ff 000 034 000 000 06c
000 0ff 04c 080 050 02a 160 0ff
000 000 0ff 025 024 000 0ff 023
025 024 030 023 030 1ab 0ff 028
02a 0ff 0a3 024 023 026 020 000
068 027 034 127 034 036 064 166
068 06c 127 034 036 037 024 06c
0a0 000 064 024 0ff 120 037 02c
0b7 02c 064 122 048 0b8 048 024
04c 000 050 02a 06c 0e0 160 06c
166 064 064 0ec 024 048 058 03c
1c8 000 137 02c 0ff 04c 000 089
050 02a 009 0a0 060 122 03c 0ff
060 0ff 160 04c 06c 050 02a 0ff
137 02c 137 000 02c 180 037 034
080 0e0 04c 0ff 04c 000 0e0 050
02a 0ff 1a4 0d4 03e 04c 050 02a
0ff 04c 000 0e0 050 02a 048 102
0ff 008 089 000 028 000 009 008
004 008 009 089 028 000 100 1a0
000 080 0ff 009 020 009 008 004
1ae 1b6 132 0aa 138 0ae 136 0bc
039 13d 134 0ac 008 1ac 000 034
009 089 146 000 122 1a2 03c 009
02c 009 13d 1ac 008 004 008 009
109 189 009 089 089 089 028 02c
030 034 038 02c 034 038 02b 039
1b9 022 000 000 038 149 039 000
000 030 034 080 028 038 0af 039
1b9 1d6 0ff 1b4 0bf 038 048 1bf
149 1c9 04c 000 156 0ff 034 000
028 054 000 124 100 13f 048 049
0c9 000 0ff 0a8 000 034 000 0a0
056 0d4 022 03f 000 034 1b0 03f
038 048 13f 1c9 049 080 1d0 050
000 000 13c 1d4 122 03f 156 009
020 009 009 009 009 009 054 009
008 004 030 000 028 054 000 124
0bc 000 000 130 180 037 038 120
022 154 000 056 1bb 000 1be 0c4
0bb 0bc 1c2 13f 1be 1aa 0c0 0a8
143 02b 1c6 034 0a1 1b8 120 1a2
03b 0bc 1bb 0bd 144 1b0 1a2 034
1b8 030 1aa 0c0 0a8 02b 03b 048
0c9 0c9 0ff 000 044 0bc 1a2 0a0
0d4 047 1d6 000 0ff 034 000 028
054 000 124 180 13f 0a8 000 000
1b0 020 000 054 0ff 03c 1a0 056
1d4 0ff 1f8 1ab 0bd 038 000 13c
1aa 008 03c 1ab 0bd 1bc 000 1b4
0aa 02b 0b5 134 13c 000 0b8 12a
1b4 02b 0b5 100 0b4 0b0 12a 0aa
0ba 0bb 100 130 13b 1b4 0a8 004
028 036 0b5 034 0aa 1bf 0b9 1b8
13e 0b8 1bf 0b9 138 13e 0b8 1bf
0b9 0b8 13e 0be 100 0b3 028 1be
0ab 100 133 0b8 128 004 000 0ff
008 008 089 0ff 009 009 009 008
004 008 009 1b6 1ae 0b2 02a 0b8
03c 0b6 02e 039 13d 0b4 02c 008
1ac 034 089 0ff 009 009 009 02e
02c 03e 03c 12d 1a0 009 008 004
028 004 000 1b8 034 12c 182 004
03a 02a 028 03e 13c 1b4 03e 028
03e 0b8 1b2 0ff 004 028 180 1a8
180 034 144 043 02f 1ae 0a8 000
0b8 1b8 02c 004 1a8 034 02a 0a8
1ba 1bb 138 134 039 03e 1ba 1a8
1be 004 03a 038 1b2 1b3 130 034
031 03e 1b2 0ba 1b2 1b3 130 034
031 03e 1b2 13a 03e 1bf 13c 1b4
03d 1ba 032 01a 13e 1bf 13c 1b4
03d 03a 01a 132 03e 1bf 13c 1b4
03d 0ba 032 01a 13e 1bf 13c 1b4
03d 13a 01a 13e 1b2 1b3 130 034
031 1ba 03e 19a 132 1b3 130 034
031 01a 13e 0ff 000 002 03d 03c

.bram_init 13
0c1 166 051 00e 07b 079 002 079
070 166 079 1ae 051 008 040 048
090 098 0a0 0a8 0b0 0b8 0c0 0c8
0d0 0d8 011 006 078 051 058 062
00e 058 061 051 00e 146 079 070
126 078 151 061 058 053 00e 091
106 051 079 18e 106 079 071 126
079 006 079 071 068 046 071 079
18e 079 0cb 051 086 166 050 026
1bb 051 00e 0b1 0d1 070 0c6 051
00e 051 146 0d1 0b1 10e 146 051
093 002 002 078 1c6 079 0a2 106
0b1 071 0c3 1db 0b1 070 0e6 0b1
073 166 059 051 00e 041 1ee 0b3
0ee 051 00e 106 07b 061 059 051
00e 106 0a2 106 002 071 079 069
060 08e 179 07b 091 063 073 068
04e 071 058 0a6 05b 058 086 16e
071 12e 073 002 091 106 011 042
022 002 0e2 062 040 099 049 091
166 070 1a6 079 166 040 17b 008
048 090 098 058 051 011 006 041
002 0c6 058 079 043 1c6 051 061
05b 053 00e 078 053 059 07b 002
060 051 063 00e 078 079 002 17b
078 062 041 106 008 040 048 090
098 011 006 058 051 00e 106 078
053 059 07b 002 060 051 063 00e
078 079 002 106 07b 0c2 006 07b
042 07b 071 022 07b 002 07b 0e2
17b 079 071 002 079 1ce 006 17b
078 011 082 193 022 078 0c2 062
042 0e2 0a2 022 002 0e2 041 0a1
0e2 002 099 062 07b 070 049 186
050 00e 171 079 1c6 050 049 00e
042 050 00e 07b 079 04a 151 053
078 179 086 0b1 0a9 050 00e 079
07b 151 002 049 046 10e 071 151
079 026 079 0e6 169 079 0c6 086
079 061 026 063 179 061 07b 078
006 078 00e 00e 0ae 106 079 04b
07b 0c2 0b1 049 0a9 0b9 058 051
00e 1a6 149 04b 070 106 049 0b1
1ce 106 171 106 079 0c6 0a6 079
0a6 079 046 171 171 0ee 07b 079
06b 078 179 02e 079 071 069 061
059 10e 106 079 1ee 058 0ce 048
051 0e2 04b 061 05b 053 00e 078
051 059 042 00e 060 053 059 063
051 00e 058 051 00e 058 051 00e
079 049 16e 006 078 059 051 07b
002 078 07b 048 002 10e 078 07b
002 1c6 049 078 07b 050 0ce 079
071 069 061 059 049 10e 106 05b
053 061 059 051 00e 0ae 078 049
042 006 058 051 049 00e 078 070
07b 02e 106 058 051 00e 078 079
0e2 078 12e 106 002 091 008 040
048 098 0a0 0a8 0b0 0b8 051 090
011 006 078 070 10e 07b 050 058
00e 078 079 0e2 106 078 0ce 058
051 00e 078 079 106 050 078 1ae
079 04b 086 059 061 05b 053 00e
060 053 059 063 051 00e 078 051
0a9 059 042 00e 058 051 049 00e
18e 078 079 006 048 078 1ce 078
042 078 0a9 0e6 078 042 078 006
002 106 058 051 049 00e 106 058
051 0a9 00e 106 078 058 1ce 063
05b 053 051 00e 078 106 099 106
058 051 00e 078 079 0e2 078 12e
078 06e 078 049 042 058 051 049
00e 078 0a9 04e 078 16e 058 051
0a9 00e 106 050 048 1ee 04b 059
061 05b 053 00e 060 053 059 063
051 00e 078 051 059 042 00e 058
051 049 00e 18e 106 073 069 078
146 0a6 069 002 061 186 06b 068
002 06b 048 068 146 002 058 051
00e 106 08e 06b 068 02e 063 060
079 002 146 002 048 006 17b 149
079 04b 078 166 078 0c6 078 0a9
042 058 051 0a9 00e 078 0b1 04e
078 086 002 059 051 00e 051 00e
058 002 14e 063 05b 106 058 051
00e 078 079 0e2 106 058 051 0b1
00e 106 090 04b 07b 002 078 006
071 0c6 078 153 051 179 053 059
00e 078 071 079 0e6 022 07b 070
068 146 042 073 078 079 0e2 070
07b 002 106 022 106 04b 049 106
031 0e6 038 002 061 031 059 16e
006 0c6 031 069 0a6 069 071 033
05b 038 002 061 033 05b 16e 006
060 068 051 059 146 16e 053 006
079 070 079 059 0fa 18e 006 079
070 079 1ce 053 051 006 011 0a2
0a9 042 061 0c2 062 0a1 0b9 069
041 051 059 062 022 002 0e2 082
099 042 00e 069 049 0b1 091 0c1
061 051 059 10e 079 069 026 106
091 07b 14b 153 05b 0c3 06b 002
022 008 042 062 051 040 048 090
098 0a0 0a8 0b0 0b8 0c0 011 006
0c6 061 071 07b 06b 078 068 146
166 053 006 071 1ee 106 051 006
079 0e6 070 059 079 0fa 061 14e
063 146 006 079 0fa 106 05b 079
066 070 166 053 006 079 106 078
179 066 011 178 042 062 102 041
0c6 151 008 040 011 006 078 00e
079 151 10e 061 070 069 046 069
07b 012 051 106 051 006 070 171
106 051 006 051 008 040 011 006
078 011 042 062 041 151 00e 08e
151 106 011 002 062 042 022 078
091 179 0e6 041 049 091 050 041
106 008 040 048 051 090 011 006
078 059 00e 16e 091 106 011 0a2
17b 022 059 050 042 061 0e2 062
082 0c2 0e2 062 00e 008 011 006
17b 058 011 0c2 0a2 0e2 078 041
049 179 1a6 049 008 040 051 048
011 006 062 00e 058 146 049 050
041 078 10e 051 00e 1ee 106 079
081 066 079 106 07b 071 062 051
046 002 006 189 071 0e1 031 051
078 071 069 169 16e 04e 069 046
031 069 186 069 078 071 051 1e6
050 031 051 106 066 051 1a6 078
081 089 071 051 061 1a6 079 079
079 179 079 179 1a6 183 053 1a6
07b 183 051 046 069 078 081 071
106 069 106 10e 089 106 1ae 089
106 179 046 053 169 06e 07b 071
062 051 106 011 022 002 0e2 0c2
082 062 042 0a2 062 042 022 179
099 0a1 091 049 0b1 066 149 0b1
1a9 0c9 061 069 051 059 00e 059
141 061 051 069 00e 0c1 0b9 099
0a1 166 043 141 091 041 0fa 066
14e 12e 008 040 048 098 0a0 0a8
0b0 0b8 0c0 0c8 051 090 011 006
011 0c2 062 042 022 002 0e2 0a2
082 062 042 022 002 0e2 078 0a0
179 066 07b 079 0cb 002 0d3 079
022 079 099 049 0c1 0a9 042 0d8
0a6 071 0b9 186 0d8 0b9 106 0c1
059 051 00e 026 059 106 0d1 091
041 059 051 081 089 031 0e1 0e9
0f1 0f9 029 061 039 0b1 0a6 069
169 066 078 169 06b 068 006 041
0d8 0b9 18e 006 041 041 106 041
106 041 106 0c6 069 169 046 1d9
086 073 0d3 106 093 041 093 106
186 1d9 068 049 1e6 086 041 091
106 093 041 106 1a6 169 1e6 041
106 1c6 169 046 041 041 106 1c6
169 046 041 041 106 166 041 106
0ce 0ee 0ce 1a6 141 141 141 0d1
069 061 161 059 166 061 1e6 049
0d8 149 049 0b1 141 0e6 041 07b
1c6 093 006 0d1 106 061 1e6 070
0b1 049 0c2 0d9 106 061 1e6 0d8
0c9 146 0d8 169 059 046 059 051
10e 0b1 049 106 059 051 00e 0a6
091 0c3 04e 106 043 106 07b 050
059 041 00e 18e 0c1 008 040 048
090 098 0a0 0a8 0b0 0b8 0c8 0d0
0d8 051 0c0 011 006 061 066 061
1c6 169 006 169 046 049 149 050
058 0b1 1c6 16b 05b 05b 053 041
149 149 06b 149 1a6 141 066 0c9
026 069 061 10e 0cb 006 050 0b1
159 106 169 050 0b1 06e 169 086
151 151 106 151 151 106 061 186
141 141 141 069 161 046 161 086
049 149 050 058 0b1 063 086 141
149 149 106 061 086 061 1a6 041
069 0d9 106 061 1c6 061 069 1ae
069 106 059 051 00e 0ee 0c1 106
069 0d9 106 050 0b1 059 106 161
050 0b1 06e 161 066 151 106 151
151 106 149 149 141 149 08e 0c9
14e 169 006 169 169 169 041 1c6
041 186 169 169 169 149 086 1c6
041 006 041 069 106 041 159 106
159 0e6 0d1 186 073 0d3 041 026
059 051 00e 02e 1c6 0c1 0db 073
086 049 0db 07b 1c6 093 049 0c1
093 006 159 06e 106 059 051 062
00e 06e 068 041 07b 00e 0c1 106
0c3 106 0c1 059 051 00e 10e 106
159 0ae 159 051 046 051 169 046
051 0c1 059 106 059 051 0c1 00e
1ee 106 049 07b 050 059 00e 18e
106 059 051 0c1 00e 0ee 073 04e
106 011 062 10e 0ee 10e 008 011
006 011 042 062 041 10e 079 186
059 051 10e 008 051 040 011 006
189 131 073 07b 063 05b 06b 053
183 17b 06b 05b 011 05b 071 06b
042 062 043 00e 07b 05b 053 008
05b 040 17b 05b 011 006 011 0c2
082 062 042 022 0e2 0a2 041 0a9
0a1 099 091 1c6 106 086 17b 022
002 143 0a9 006 066 002 022 041
006 186 146 007 1e6 086 17b 002
022 143 106 079 173 126 086 17b
002 022 051 00e 143 106 051 00e
049 051 00e 053 079 1c6 066 002
022 041 106 061 069 06b 051 183
18b 17b 143 07b 006 106 079 173
146 086 17b 002 022 079 026 051
00e 079 07b 17b 143 043 1ab 008
051 040 048 090 098 0a0 059 0a8
011 006 051 00e 049 051 00e 07b
061 071 051 0c6 069 0c6 073 183
17b 173 051 18b 07b 041 169 171
08b 179 171 07b 069 171 181 151
083 053 071 043 143 073 043 171
16b 06b 173 15b 073 061 141 079
08b 1ae 171 181 151 043 0ab 00e
002 022 106 089 08b 079 183 153
18b 083 17b 089 106 051 00e 049
051 00e 053 079 04e 061 079 051
1a6 081 089 079 106 07b 183 18b
17b 106 07b 17b 171 171 079 07b
153 07b 079 17b 179 179 069 06b
153 169 169 169 07b 071 073 153
07b 169 169 061 169 073 153 171
071 171 073 053 153 06b 053 006
169 169 169 169 17b 171 171 171
17b 06b 171 171 171 17b 06b 171
171 171 17b 161 051 161 063 051
151 053 153 073 053 006 071 106
011 071 0e2 10e 008 050 058 011
006 011 0c2 189 141 073 07b 063
053 06b 05b 183 17b 06b 05b 071
05b 06b 0e2 10e 058 078 008 05b
053 07b 043 15b 05b 040 011 006
071 06b 051 05b 069 07b 046 006
060 179 151 07b 179 07b 160 179
179 071 053 106 06b 071 079 08b
081 069 063 0e6 169 171 053 069
073 05b 0c6 06b 05b 069 070 051
073 171 171 073 070 179 07b 1ee
051 006 060 071 063 161 161 063
060 179 07b 060 063 161 161 063
060 179 063 078 07b 179 179 07b
030 078 161 033 07b 179 179 07b
060 078 131 063 07b 179 179 07b
030 078 161 033 07b 179 179 07b
078 060 131 07b 063 161 161 063
030 060 179 033 063 161 161 063
078 131 07b 106 07b 073 068 079

.bram_init 14
063 060 060 1e0 0ff 060 060 060
060 060 060 060 060 060 060 060
060 060 060 063 060 060 060 060
060 060 060 0e0 060 060 060 060
1e0 060 060 060 1e0 060 060 060
060 060 060 060 060 060 1e0 060
1e0 060 060 060 1e0 060 060 060
060 1ea 060 060 06c 069 060 063
060 060 0e0 060 060 060 060 060
0e0 060 1e0 060 060 060 060 060
1e0 060 060 060 060 060 060 060
060 060 060 060 060 060 060 1e0
060 060 060 0e0 060 060 060 060
060 060 060 060 1e0 060 060 060
060 060 1e0 1e0 0e0 060 060 060
1e0 1e0 060 1e0 060 060 060 060
060 060 060 060 060 07f 060 060
068 060 060 063 060 07b 060 07e
060 060 060 060 07f 1e0 07e 060
07c 060 060 07f 060 07b 060 07b
060 063 060 060 067 060 0e0 060
067 060 060 060 07f 060 1e0 067
060 060 060 066 060 060 066 060
060 060 1e0 060 0e0 060 07f 060
060 060 060 1e0 060 060 060 0e0
060 060 060 060 060 060 060 060
060 060 0e0 068 060 1e0 1e0 060
0e0 060 060 060 060 060 07f 1e0
060 07f 068 1e0 0e0 060 0e0 0e0
060 0e0 060 060 0e0 060 0e0 060
0e0 065 060 060 062 060 0ff 0e1
060 060 060 0e0 060 060 060 060
07e 060 065 060 060 060 066 060
060 060 060 060 0ff 060 07f 060
060 1ff 060 07f 060 07f 07f 1e0
060 060 1ff 0ff 07f 07e 060 07e
060 062 060 060 060 060 1e0 07f
060 060 060 060 060 060 060 060
060 060 060 060 060 060 060 07e
060 060 060 0e0 060 07e 060 060
0e0 060 0e0 1ff 060 1e0 060 060
0e0 07d 07f 07f 07e 07f 07f 07f
1fd 060 060 060 060 1e0 060 060
060 1e0 060 1e0 060 060 060 07f
07c 060 060 060 060 060 0ff 07b
060 060 060 060 060 060 060 060
060 1e0 1ff 060 07c 07c 060 060
060 060 060 07c 060 060 1e0 060
060 060 060 1e0 060 0e0 060 060
060 1fe 07f 060 1e0 07f 060 1e0
060 060 060 1e0 060 060 060 060
07f 061 060 07f 07f 1e1 060 060
07b 060 060 07f 07f 060 07f 060
07e 060 07f 060 07a 1fa 1e0 0ff
0fa 060 060 060 1ff 07a 060 07f
07f 1e0 060 07a 07f 1ff 060 07f
060 07f 1fc 07f 07f 1ff 07f 060
060 060 07f 1e1 07e 060 060 060
060 060 060 060 060 060 07f 060
07f 0e0 07f 060 07c 07f 07f 061
1ff 07f 060 07c 1e0 060 060 060
060 1e0 060 060 1e0 07f 07f 060
07f 07b 07f 07f 077 07f 060 1e0
060 0e0 07f 060 060 1e0 060 066
060 060 060 1e0 060 06d 060 1e6
06d 069 07f 1f5 075 06f 060 060
060 060 075 060 060 07d 067 062
062 1e2 062 062 062 1e2 1e2 062
06c 060 1e7 1ec 060 068 068 060
060 0f0 070 1e0 070 1e3 070 1e0
070 070 1e0 070 060 060 060 060
070 060 060 068 062 065 060 07f
1e5 061 064 064 064 060 060 060
060 1e0 1e0 060 060 070 063 060
060 060 060 1e4 060 0e0 070 070
070 1f0 070 063 060 060 1f0 07f
070 07f 1e0 064 1ff 0ff 060 070
07e 060 060 063 060 07f 0e3 060
07f 0e0 07f 063 060 062 060 07d
1e0 1ff 060 0e0 060 060 0e0 060
060 060 060 060 060 068 0e0 060
063 060 062 07e 060 067 069 060
062 060 07e 060 1e0 061 061 060
062 060 062 062 062 1e2 062 1e2
062 062 062 062 060 1e0 060 060
1e0 060 060 060 1ff 060 060 060
1e0 1e0 060 0e1 060 061 07c 060
061 060 060 0e0 060 060 060 060
1e0 060 060 060 060 060 0f9 060
060 061 07e 0e0 068 067 060 07e
0ff 060 1e0 060 1e6 0e0 060 1e0
068 060 060 060 060 060 060 060
0e0 060 060 060 065 060 060 060
060 060 060 060 060 060 060 0e0
060 060 060 060 060 066 060 0e5
060 060 060 060 060 060 0e0 060
060 07f 060 07f 07f 0ff 060 060
060 068 060 060 065 060 060 060
068 060 065 07f 060 060 060 07f
064 060 1e0 060 060 07f 061 060
068 064 060 1ff 060 060 060 068
060 07d 068 064 060 07f 068 064
07f 07f 064 060 07f 07f 060 060
060 06a 06a 068 060 060 062 0e0
060 060 060 060 068 060 063 060
060 060 0e9 063 060 1e0 060 0e9
060 063 060 060 060 060 07f 060
060 060 0e0 060 060 1e0 060 07f
060 060 060 060 0e0 060 1ff 060
060 060 060 060 060 07f 07f 060
060 060 060 060 060 0ff 060 0ff
060 060 060 060 060 060 060 060
060 060 060 1e6 067 0e0 060 060
060 060 0e0 06b 060 060 060 0e0
060 060 060 060 060 060 0e0 060
060 1e0 060 060 07f 07f 060 060
060 060 060 067 067 060 060 060
060 060 060 060 060 060 07f 0e0
07f 060 0e0 060 069 1e0 060 060
0e0 060 060 060 060 060 060 060
067 060 069 060 1e0 066 060 0e0
0e0 060 060 060 060 060 06a 06f
060 060 07f 060 066 06f 060 060
07f 0e0 060 0e0 060 060 060 060
060 060 060 07d 0e0 070 1e2 060
068 060 060 060 0ff 07f 060 060
060 069 0e0 06a 06e 062 062 060
060 060 06a 06d 060 060 07f 060
060 060 060 06f 060 060 060 060
060 06a 06d 060 060 060 060 060
060 06a 06d 070 060 07f 060 060
060 06a 06c 07f 060 060 060 060
060 060 060 06e 060 060 060 060
1e0 06a 1ec 060 060 1e0 060 060
1e0 060 060 06d 060 060 0e0 060
06b 07f 1e0 06e 060 060 06a 060
060 06b 06b 07f 060 07f 06c 060
06b 060 060 06d 060 06b 060 060
060 06e 06b 07f 060 060 1e0 060
060 060 060 060 1e0 060 060 06c
060 060 060 060 060 06a 06a 060
060 060 060 060 060 060 060 060
060 060 06b 060 060 060 060 0e0
06a 07f 060 061 060 060 060 06b
060 060 060 060 060 06e 07f 060
060 060 0e0 060 0ea 060 0e0 060
060 060 060 07e 060 060 060 060
060 060 07f 060 060 07f 060 060
07f 060 0e0 07f 060 1ee 07e 060
060 060 06e 068 07f 060 060 060
060 060 060 060 060 060 060 069
060 060 060 060 060 06f 0e7 060
060 060 060 1e0 060 060 1e0 060
1e0 068 1e0 060 060 060 060 06f
07f 060 060 1e0 060 060 060 1e8
060 060 060 060 060 06e 07f 060
1e0 060 060 1fe 060 060 060 07f
1e0 060 060 06f 066 07f 1e0 060
060 060 060 060 1e0 060 060 1e0
067 060 060 060 060 060 06f 065
060 060 060 060 060 060 060 060
060 060 060 066 060 060 060 060
060 070 1ff 060 1e0 060 066 060
060 060 060 060 1ee 07f 060 060
060 060 060 070 064 060 060 060
1e0 07f 060 1e0 070 07e 0e0 060
060 07f 060 1f1 07e 1e0 060 071
063 07f 0e0 060 060 060 060 060
060 060 060 065 060 060 060 060
060 06a 063 060 0e0 060 060 060
060 060 060 060 060 060 064 060
060 060 060 060 071 07f 060 060
060 07b 07f 060 060 071 062 07f
060 060 060 1e0 060 1e0 060 060
060 1e3 060 060 060 060 060 06a
061 060 1e0 060 060 1e0 060 060
060 060 060 060 063 060 060 060
060 060 06e 07f 07f 060 065 07f
060 060 1e0 072 061 07f 060 060
060 060 1e0 060 060 060 060 060
060 1e2 060 060 0e0 060 060 1ea
060 060 1e0 060 060 060 1e0 060
060 060 060 060 061 060 1e0 060
060 1e0 06e 07f 060 060 060 060
060 060 061 060 060 060 060 060
072 07e 060 060 060 060 060 060
060 1e0 060 060 1e0 072 07e 060
060 060 060 06e 07e 070 060 070
060 060 0e0 074 06e 07f 060 060
060 060 060 060 060 060 060 060
06f 1e0 060 060 1e0 060 06a 06d
0e0 060 060 060 060 060 060 1e0
061 1e0 060 060 06f 0e0 060 1e0
060 060 074 07f 060 060 060 060
060 06e 060 1e0 060 060 060 0f5
07e 1e0 060 060 060 060 0e0 06e
1e0 060 060 060 0e0 075 07e 060
1e0 060 060 1e0 07e 1e0 060 060
0f5 06c 07f 060 060 1e0 060 060
060 060 1e0 060 060 06d 060 0e0
060 060 060 076 06b 060 060 060
060 060 060 060 060 060 060 06c
060 060 060 1e0 060 076 07f 060
060 060 060 060 06c 0e0 060 060
060 060 06e 07f 060 060 060 067
07e 060 060 076 06a 077 068 060
068 060 060 1e4 07e 068 068 068
1eb 060 060 060 060 060 06c 060
060 060 1e0 076 069 060 07e 060
06b 068 068 1e8 068 1e8 068 1e0
060 060 1e0 060 077 069 060 06e
060 064 1e0 060 06d 060 060 077
068 060 061 060 1fe 07f 060 060
060 060 065 060 060 060 06b 07f
1e0 06b 060 066 07f 060 060 060
077 067 07f 060 060 060 060 060
060 0e0 069 1e0 060 060 1e0 060
076 067 060 060 060 060 060 060
060 060 068 060 060 060 060 060
06e 07f 060 060 07f 060 068 06b
060 060 060 078 066 07f 060 060
060 060 060 060 060 067 060 060
060 060 060 079 066 060 060 060
060 060 1e0 060 060 067 060 060
060 060 060 06a 1ff 067 1e0 060
060 1e1 079 060 065 060 061 067
067 07f 07e 07f 1e1 061 061 060
061 1e1 0fc 07c 060 066 064 060
07a 0e4 060 07a 064 060 07a 064
060 07b 064 060 07b 064 066 064
060 07b 064 060 07c 064 066 063
060 07c 063 07f 066 063 060 0fc
063 066 063 060 07c 063 060 060
060 07d 07d 063 060 060 060 060
07d 07d 063 060 060 07e 063 060
07e 062 060 07e 062 0e0 060 1e7
066 062 060 1fe 062 060 060 067
0e6 062 060 07e 062 060 060 067
066 062 060 07e 062 060 060 067
066 061 06a 1e0 060 07e 060 061
060 060 066 062 060 062 060 0e4
060 0e0 060 07f 061 062 060 0e0
07f 061 062 07f 060 062 060 060
07f 060 060 1e4 0e0 060 07f 060
060 060 065 066 060 066 060 060
07f 060 066 0e0 062 060 060 060
060 07f 060 060 066 060 07f 060
060 0e0 06f 072 060 060 060 06f
066 06f 060 060 06f 069 060 060
061 061 06f 060 060 060 069 060
060 066 06f 060 060 060 07b 060
060 060 07c 060 061 06e 061 061
06e 07f 07f 060 060 060 060 06c
060 060 060 060 06c 060 060 060
060 060 060 060 060 060 065 06c
071 060 060 1ff 0e0 0e0 066 067

.bram_init 15
060 000 000 000 1c0 014 004 000
014 000 030 080 020 010 040 100
080 080 040 0e0 000 008 000 008
000 008 00c 010 014 018 01c 0a0
0a4 0a8 0ac 0b0 0b4 0b8 0bc 140
144 148 14c 150 154 158 15c 1e0
1e4 1e8 1ec 1f0 1f4 1f8 1fc 000
040 160 014 040 0e0 144 040 0e0
000 080 010 080 020 080 030 040
050 060 070 080 090 0a0 0b0 0c0
0d0 0e0 0f0 100 110 120 130 140
150 160 170 180 190 1a0 1b0 1c0
1d0 1e0 1f0 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 1fc 180 040
080 014 000 050 040 140 040 0e0
000 070 010 010 19c 040 070 040
110 000 010 198 040 040 000 120
080 114 000 040 0d0 004 018 040
080 000 180 000 1fc 180 040 020
000 000 040 1d0 028 040 1b0 000
000 181 000 001 001 011 140 100
051 020 0a4 050 054 058 0a0 0c8
0cc 05c 060 064 068 06c 0e8 174
004 007 178 107 024 014 04c 001
032 041 002 102 001 011 1fd 011
03d 1fc 081 0b0 0a0 090 080 070
060 050 040 030 020 010 000 0c0
000 1f6 147 088 1f2 0c7 1de 1fe
05c 0c7 044 016 002 001 006 041
177 0b0 0f2 028 034 020 090 1ec
172 047 16c 172 126 008 081 050
1f4 172 004 081 011 1fc 1fe 012
071 182 1fc 042 1f8 067 005 181
011 039 005 071 011 021 01d 1fc
048 000 04b 013 071 033 006 04b
1ec 004 04a 008 070 040 021 067
013 11e 023 09e 003 1a2 006 01d
043 012 041 1fc 012 0f0 022 070
045 147 1fe 1c3 0d7 1fe 1c2 172
0d7 006 049 088 170 1d4 16c 080
0bc 001 033 071 002 002 041 1f4
037 1ce 081 011 03a 041 1fc 1c7
006 041 012 041 00c 046 04a 072
002 021 1fc 005 0c6 081 012 041
032 006 046 027 0de 007 0b2 045
045 002 1c7 047 04e 1ee 001 006
045 107 092 044 07e 180 06a 102
00b 071 010 001 133 071 002 082
142 1fd 022 17e 0fe 1fe 046 041
1c7 007 071 1fc 080 001 1fe 045
1e7 011 1fe 041 117 101 021 1fc
0c6 012 041 002 1fe 0c0 011 1fc
1fe 012 041 002 1c2 1ff 070 1d2
01f 1e2 01f 1fe 1c2 167 182 01c
078 100 182 1fe 146 007 071 001
0b3 071 002 002 0c7 07c 144 045
146 081 1ff 071 157 0ca 1b7 17e
0a4 187 011 03a 006 012 01d 045
010 01e 042 072 002 0d7 1d1 03d
1e1 0bd 1fd 1c1 0e7 1fc 001 001
03d 000 180 020 001 000 024 0e1
001 001 030 034 004 110 000 181
0e0 1e0 1fc 077 007 0f0 020 030
001 001 097 000 000 100 051 084
0a0 0c8 0a4 0cc 0d0 0d4 0d8 05c
160 000 0b1 130 000 061 061 001
101 080 001 039 001 101 039 004
039 039 000 080 144 06c 038 004
041 001 000 001 120 130 005 087
090 001 120 0cd 051 022 041 1a9
005 1d5 039 000 004 080 102 004
000 008 00c 160 081 101 002 002
052 04e 04e 190 028 005 04e 101
042 101 114 0d0 0c7 019 005 059
107 04d 059 090 028 107 060 028
0d7 1dd 0a2 010 030 040 021 1a9
00d 021 038 034 005 021 039 021
021 03d 041 03c 041 030 0a1 10c
080 005 000 03d 000 161 080 0a0
040 028 0b7 03c 155 059 101 12c
180 004 0f0 0e0 0d0 0c0 0b0 0a0
090 080 070 100 000 040 044 030
061 041 029 04c 1f1 050 029 048
000 021 029 050 12c 1b0 1a7 12c
180 040 044 000 061 041 035 04c
000 000 035 048 021 035 147 154
005 070 007 000 031 090 000 0b7
100 000 0a4 001 181 0c8 001 000
0e1 0cc 0d0 0d4 0d8 05c 084 0a0
060 064 001 000 160 000 000 000
124 0e0 0f0 0d0 0c0 0b0 0a0 090
080 070 060 050 000 171 100 1f0
040 001 025 040 000 03e 001 040
03d 1b5 011 1a1 1fd 1f1 000 011
002 121 03e 000 0a0 000 060 001
153 007 040 1e1 001 040 167 062
1e0 000 178 060 001 181 1fd 0bf
182 150 007 1e1 001 040 0e7 021
022 1f7 172 0b0 007 097 192 070
127 062 040 007 127 1c0 000 020
000 0b1 0b1 03d 000 004 1e0 0a9
001 020 030 000 1a1 040 100 001
000 001 011 0b0 020 030 000 0c1
040 050 001 081 001 011 1b9 029
080 001 139 001 000 000 005 1a7
005 0b0 001 001 005 001 1b9 081
005 009 029 03d 001 139 101 001
000 005 001 080 000 107 000 180
020 024 000 000 048 04c 050 004
001 001 001 191 0f1 025 000 0c0
001 002 011 054 081 001 002 002
001 001 001 070 060 050 040 030
020 080 000 011 097 1c0 020 024
000 000 004 0f1 0f1 025 030 020
010 040 000 001 011 001 177 000
180 000 048 04c 1a1 000 000 024
050 054 058 004 020 000 0a0 000
0f2 000 192 000 000 192 0c0 001
031 0a5 021 011 001 002 032 074
004 011 149 001 172 014 005 024
0bd 070 060 050 040 030 020 010
000 080 000 1c0 000 080 004 001
001 001 011 005 1b1 1b5 000 001
000 191 000 061 024 030 040 000
028 000 091 1b4 001 001 180 000
030 020 004 044 030 001 001 081
000 0d1 0c4 070 060 080 000 001
000 111 044 080 021 167 004 029
000 171 1c4 140 0a0 001 001 000
070 0a4 084 044 070 001 001 081
000 1d1 0c4 0b0 0a0 090 0c0 000
011 000 070 144 070 001 001 000
021 117 028 014 030 001 1e4 001
000 071 144 087 000 1c0 1f1 004
0e4 030 000 061 040 1b4 004 029
000 0c1 044 140 0a4 001 04c 001
001 000 030 0a0 084 0c8 050 084
030 001 001 081 000 1d1 104 0b0
0a0 090 080 070 060 0c0 000 011
000 030 154 030 001 001 001 000
0d1 0d7 008 03e 021 000 030 084
030 001 001 001 000 171 007 010
03a 031 000 030 1b4 001 001 000
008 010 004 151 0b1 0ad 0a9 049
005 005 197 004 010 117 049 009
197 049 011 167 000 1b1 007 004
029 000 1f1 0b4 140 0a0 001 0a4
001 001 000 030 04c 084 0c8 104
030 001 001 081 000 071 184 0b0
0a0 090 080 070 0c0 000 011 000
030 1e4 030 001 001 001 000 0f1
0e7 008 004 0bd 021 000 030 104
030 001 001 001 000 171 007 000
009 036 036 1bd 001 005 035 197
008 029 000 161 0a4 140 0c8 001
002 000 030 0a0 084 0a4 04c 050
0f4 030 001 001 081 000 1e1 174
0b0 0a0 090 080 070 060 0c0 000
012 000 030 1c4 030 001 001 001
000 021 0d7 022 000 030 114 030
001 001 101 000 171 027 001 001
039 001 001 062 124 000 006 011
011 14a 081 000 1d1 127 004 000
000 187 000 051 0b7 028 000 0f1
1e4 180 020 001 024 001 001 000
030 048 004 044 030 001 001 081
000 1d1 0c4 070 060 050 040 080
000 004 0bd 011 030 000 114 030
001 001 001 000 161 0d7 010 002
002 0f3 097 028 000 1b1 104 180
020 001 024 001 001 000 030 048
004 164 030 001 001 081 000 1d1
1e4 070 060 050 040 080 000 004
0bd 011 030 000 034 030 001 001
001 000 1b1 0d7 1fc 002 190 0a7
004 029 000 021 024 140 0a0 001
0a4 001 001 000 030 04c 084 0c8
050 064 030 001 001 081 000 1d1
0e4 0b0 0a0 090 080 070 060 0c0
000 011 000 030 134 030 001 001
001 000 1b1 0d7 008 000 1bd 021
000 030 054 030 028 001 001 000
0e1 1f7 00c 0bd 031 000 030 184
030 028 001 001 000 151 127 000
002 002 002 1f4 0d7 080 004 039
000 028 000 161 120 140 0a0 001
0a4 001 001 000 030 04c 084 0c8
170 030 001 001 081 000 1d1 1f0
0b0 0a0 090 080 070 0c0 000 004
03d 011 000 030 030 030 001 001
001 000 1e1 0c7 008 0bd 021 030
000 160 030 001 001 001 000 021
1f7 000 00c 0a5 031 030 000 080
030 001 001 001 000 061 117 000
000 002 000 002 0e7 004 029 000
1e1 050 140 0a0 001 0a4 001 001
000 030 0c8 084 04c 0a0 030 001
001 081 000 0a1 120 0b0 0a0 090
080 070 0c0 000 011 000 030 180
030 001 001 001 000 0f1 0e7 008
0bd 021 000 030 0b0 030 001 001
001 000 171 017 004 002 002 0e0
1d7 028 000 141 0a0 040 1c8 000
1a4 004 001 090 1c2 14c 184 1a0
130 002 081 004 001 010 0f0 001
101 000 001 1c1 120 000 1c2 000
030 1b0 1a0 190 180 170 1c0 000
040 000 001 002 011 010 002 0f0
000 000 090 010 0d0 081 000 0b1
160 010 0c4 000 1c2 027 000 081
090 001 0b0 000 03d 001 130 097
001 100 000 171 0c7 004 029 000
101 1d0 180 020 001 001 000 030
024 004 050 030 001 001 081 000
0a1 0d0 070 060 050 080 000 011
030 000 150 030 001 001 001 000
171 107 001 0a0 0e7 001 000 084
004 029 000 191 120 140 0a0 001
001 000 070 0a4 084 1a0 070 001
001 081 000 011 020 0b0 0a0 090
0c0 000 011 000 070 0a0 070 001
001 001 000 0d1 107 020 041 000
041 1fd 051 02c 0a0 030 1fd 0a0
000 047 180 1fc 004 020 024 000
048 04c 183 083 0d0 171 180 000
091 150 000 131 120 000 1d1 0f0
000 061 0c0 000 0f1 090 171 070
000 1a1 040 000 041 010 171 1f0
000 0d1 1c0 1a7 171 190 000 171
160 171 140 000 1e1 110 000 000
0f0 0b1 0e1 0b0 000 000 010 080
151 181 040 000 080 011 000 000
081 1d0 000 0c1 1a0 000 000 180
171 150 000 101 120 000 000 100
171 0d0 000 141 0a0 000 000 080
171 050 000 181 020 000 020 000
171 1d0 100 001 000 1d1 02c 170
030 001 150 1b0 028 1b0 003 101
0bd 030 000 021 0a0 160 001 000
071 050 130 1fc 03d 100 001 000
091 1d0 000 1a1 1a0 000 0b1 170
000 020 150 171 120 171 100 000
101 0d0 171 0b0 1d0 004 001 03d
000 1d1 040 110 171 010 077 081
000 051 1c4 197 001 000 121 174
171 154 000 181 124 020 000 000
052 0a1 0c4 000 100 100 090 100
081 171 044 080 070 100 1c7 001
070 080 1d7 001 0b2 194 052 0a1
164 0b7 0c0 124 040 120 0d4 111
040 0cc 0d0 0d8 111 104 148 0dc
0e0 0e4 0e8 06c 001 001 001 111
112 001 101 1cd 000 000 192 0f2

.bram_init 16
03d 037 030 032 000 01e 01e 01e
01e 018 037 018 01e 01e 01e 01e
01e 000 031 010 034 033 032 000
01e 01e 01e 010 036 039 00d 010
01e 01e 01e 01e 000 019 036 03c
036 000 000 036 010 010 037 000
039 000 039 000 039 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 010 010 014 010
010 010 010 010 008 008 008 008
002 002 008 008 020 020 000 000
000 000 000 008 021 021 001 001
001 001 001 008 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 036 000 037
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 03b 077 04c 003 038
074 04f 007 03c 070 04b 004 03f
073 048 00e 035 079 042 00d 036
07a 041 009 032 07e 045 00a 031
07d 046 01d 026 06a 051 01e 025
069 052 01a 021 06d 056 019 022
06e 055 013 028 064 05f 010 02b
067 05c 014 02f 063 058 017 02c
060 05b 03b 000 04c 077 038 003
04f 074 03c 007 04b 070 03f 004
048 073 035 00e 042 079 036 00d
041 07a 032 009 045 07e 031 00a
046 07d 026 01d 051 06a 025 01e
052 069 021 01a 056 06d 022 019
055 06e 028 013 05f 064 02b 010
05c 067 02f 014 058 063 02c 017
05b 060 076 04d 001 03a 075 04e
002 039 071 04a 006 03d 072 049
005 03e 078 043 00f 034 07b 040
00c 037 07f 044 008 033 07c 047
00b 030 06b 050 01c 027 068 053
01f 024 06c 057 01b 020 06f 054
018 023 065 05e 012 029 066 05d
011 02a 062 059 015 02e 061 05a
016 02d 04d 076 03a 001 04e 075
039 002 04a 071 03d 006 049 072
03e 005 043 078 034 00f 040 07b
037 00c 044 07f 033 008 047 07c
030 00b 050 06b 027 01c 053 068
024 01f 057 06c 020 01b 054 06f
023 018 05e 065 029 012 05d 066
02a 011 059 062 02e 015 05a 061
02d 016 000 000 039 000 021 000
017 025 000 017 026 000 017 023
000 018 016 03c 000 006 000 03a
02f 032 032 039 012 032 034 036
032 005 000 039 01d 000 029 01d
000 039 032 010 014 000 032 010
000 03a 034 010 000 017 000 039
010 032 000 000 029 010 032 000
03a 010 012 000 03a 039 039 012
036 000 032 032 039 012 036 000
030 032 039 012 036 000 03a 010
000 03a 010 000 010 010 000 015
039 032 038 037 034 012 015 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 011 000 000
000 012 012 012 012 012 012 012
012 012 012 012 012 012 012 012
012 012 012 012 012 012 012 012
012 000 001 001 001 001 001 001
011 000 011 011 011 011 011 000
000 001 001 001 000 000 000 000
000 000 000 001 000 000 000 000
000 000 000 000 000 000 000 000
001 000 001 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 001 001 001 001 001
001 000 001 000 000 000 001 001
001 000 001 001 000 016 001 000
001 001 000 001 001 001 016 001
001 000 001 001 001 000 001 001
001 001 001 001 000 001 001 001
000 001 001 000 001 001 001 001
001 001 001 001 002 002 002 002
002 002 002 000 002 000 000 00f
00f 00f 00f 00f 00f 00f 00f 00f
00f 00f 00f 003 000 00f 00f 00f
00f 00f 00f 00f 003 003 003 000
00f 00f 000 00f 00f 00f 00f 000
010 010 001 000 012 016 016 016
016 016 016 07f 000 000 019 000
01e 03f 000 01e 000 020 040 024
047 027 02a 04d 04f 02a 053 055
057 059 05b 05d 05f 061 063 065
067 069 06b 06d 06f 071 073 075
077 079 07b 07d 07f 003 009 00e
000 039 028 036 010 031 039 032
037 032 010 033 010 038 039 006
000 010 039 036 037 033 032 010
026 000 039 028 036 010 012 03c
000 037 036 03a 010 018 010 010
039 014 019 000 037 03b 033 030
032 010 018 010 012 010 03a 031
03c 03c 000 038 000 034 036 037
039 024 030 020 018 017 000 03a
037 022 010 039 03b 010 03a 017
000 03a 037 022 010 034 03b 010
03a 017 000 03a 034 033 029 020
018 017 000 03a 000 03a 036 021
000 03a 036 021 000 03a 036 021
000 018 036 03c 03c 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 002 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
069 169 166 065 000 13d 13d 13d
13d 15b 16f 05b 13d 13d 13d 13d
13d 00a 020 074 164 020 06e 000
13d 13d 13d 03d 131 16e 165 06d
13d 13d 13d 13d 00a 039 06d 065
130 000 073 16d 064 074 075 000
12a 000 12a 000 125 000 000 000
000 000 000 000 000 000 000 000
000 000 07e 07e 07e 07e 07e 07e
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 020 020 028 028
020 020 020 020 010 010 010 010
004 004 004 010 141 141 101 101
101 101 101 010 042 042 002 002
002 002 002 010 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 075 000 16c
02a 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 107 00e 109 16d 06a
163 064 0db 1dc 0d5 1d2 1b6 0b1
1b8 0bf 1b7 0b0 1b9 0be 0da 1dd
0d4 1d3 16c 06b 162 065 001 106
00f 108 16e 069 160 067 003 104
00d 10a 1b5 0b2 1bb 0bc 0d8 1df
0d6 1d1 0d9 1de 0d7 1d0 1b4 0b3
1ba 0bd 002 105 00c 10b 16f 068
161 066 0dc 1db 0d2 1d5 1b1 0b6
1bf 0b8 007 100 009 10e 16a 06d
164 063 16b 06c 165 062 006 101
008 10f 1b0 0b7 1be 0b9 0dd 1da
0d3 1d4 1b2 0b5 1bc 0bb 0df 1d8
0d1 1d6 169 06e 167 060 004 103
00a 10d 005 102 00b 10c 168 06f
166 061 0de 1d9 0d0 1d7 1b3 0b4
1bd 0ba 1b8 0bf 1b6 0b1 0d5 1d2
0db 1dc 163 064 16d 06a 00e 109
000 107 00f 108 001 106 162 065
16c 06b 0d4 1d3 0da 1dd 1b9 0be
1b7 0b0 0d6 1d1 0d8 1df 1bb 0bc
1b5 0b2 00d 10a 003 104 160 067
16e 069 161 066 16f 068 00c 10b
002 105 1ba 0bd 1b4 0b3 0d7 1d0
0d9 1de 164 063 16a 06d 009 10e
007 100 1bf 0b8 1b1 0b6 0d2 1d5
0dc 1db 0d3 1d4 0dd 1da 1be 0b9
1b0 0b7 008 10f 006 101 165 062
16b 06c 00a 10d 004 103 167 060
169 06e 0d1 1d6 0df 1d8 1bc 0bb
1b2 0b5 1bd 0ba 1b3 0b4 0d0 1d7
0de 1d9 166 061 168 06f 00b 10c
005 102 008 000 12a 05b 075 000
075 175 000 075 175 000 075 175
000 020 178 025 000 120 000 06d
174 163 120 06f 120 120 174 120
174 02e 000 057 065 000 020 064
000 16d 065 074 020 000 06e 02c
000 171 174 02c 000 02e 000 057
065 165 020 000 020 064 165 020
06d 074 120 028 162 065 172 120
025 000 061 120 06f 120 025 000
164 120 06f 120 025 000 06d 074
00a 06d 074 00a 076 071 00a 02a
169 16c 073 169 120 120 02a 000
000 000 000 000 000 000 000 000
000 0fc 0e2 0e0 0e7 0eb 0ef 0ec
0c5 0e6 0f4 0f2 0f9 0d6 0a2 0a5
192 0ed 0fa 0d1 0ba 110 0bd 0a1
0bb 192 102 161 156 163 157 15c
110 134 11c 13c 15f 154 166 150
167 164 159 152 16b 118 188 18c
180 0df 1c0 1c3 1c4 198 1b4 1c6
029 0b1 064 121 048 019 01a 0b2
0a0 11a 117 107 001 100 132 139
14a 179 180 043 182 184 186 187
18a 18b 18e 190 191 194 196 198
03d 19c 020 1a0 1a2 1a4 1a6 1a7
1aa 1ac 1ae 1af 1b2 1b3 1b5 1b8
1ba 1bc 1be 1c0 1c2 1c4 1c4 1c8
1ca 1ca 110 001 1de 1f3 1f1 1f4
128 112 009 03b 03d 03f 041 046
053 181 055 18a 18f 190 05d 05f
061 194 065 067 196 062 06d 19c
071 073 19f 077 079 07b 064 07f
081 1a9 085 087 044 1b2 08d 08f
091 17b 1fd 1ff 004 188 18a 111
002 1a3 108 003 18e 1d8 1f2 1f9
1f4 1f6 1f7 1fa 030 050 060 08a
0c1 0cf 0c0 144 026 000 001 000
0a0 100 110 120 130 140 151 159
15b 15d 15f 008 00e 1bb 1c9 1cb
1db 1f9 1eb 1fb 008 008 008 004
1b9 1bc 001 1d0 1e0 1e5 1ec 001
14e 132 010 001 0d0 030 060 067
075 080 100 141 000 054 154 000
03a 17c 000 13b 000 145 08f 145
18e 192 155 19a 19e 14f 1a6 1aa
1ae 1b2 1b6 1ba 1be 1c2 1c6 1ca
1ce 1d2 1d6 1da 1de 1e2 1e6 1ea
1ee 1f2 1f6 1fa 1fe 105 010 018
000 172 053 046 068 16f 065 065
075 16c 06f 072 06d 165 165 10a
000 049 161 063 163 169 065 06f
120 00a 161 053 046 068 178 06c
000 172 020 061 06e 025 078 074
161 020 078 00a 172 020 069 166
065 074 025 078 178 078 16f 020
030 032 000 135 000 16e 061 069
125 150 16c 020 025 078 00a 069
069 053 04d 120 174 065 06e 06c
000 069 069 053 04d 020 164 065
06e 06c 000 069 16c 16e 044 020
025 078 00a 16c 000 16c 06c 069
000 16c 06c 069 000 16c 06c 069
000 020 06c 030 06c 000 100 100
100 100 100 100 100 100 100 100
100 100 100 100 100 100 100 100
100 100 100 100 100 100 100 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 003
000 000 000 0b9 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 18
0d8 0e8 040 0d8 000 05a 07a 07a
07a 036 084 036 040 07a 07a 07a
07a 05a 0de 0de 0ca 0da 0ea 000
05a 07a 07a 07a 0b6 0de 0d8 060
07a 07a 07a 07a 05a 0b6 062 0e8
0b6 040 04a 0de 0dc 0de 0de 000
05a 000 05c 000 0e6 000 082 084
086 088 090 08c 082 084 086 088
090 08c 062 064 066 068 06a 06c
04e 04f 04e 04f 051 04e 04b 04b
04c 04b 050 04b 04b 053 051 053
04b 04b 04b 04b 04b 04b 04b 051
101 000 101 000 101 000 101 000
101 000 101 001 101 000 101 000
101 000 101 000 102 000 102 001
102 000 102 000 102 001 102 001
102 001 102 001 040 040 040 050
040 040 040 040 110 020 020 020
008 008 008 020 020 082 002 002
002 002 002 020 020 084 004 004
004 004 004 020 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 0dc 052 0cc
0e8 066 066 066 066 066 066 066
066 066 066 066 066 066 066 066
066 065 000 020 040 060 081 0a1
0c1 0e1 102 122 142 162 183 1a3
1c3 1e3 024 004 064 044 0a5 085
0e5 0c5 126 106 166 146 1a7 187
1e7 1c7 048 068 008 028 0c9 0e9
089 0a9 14a 16a 10a 12a 1cb 1eb
18b 1ab 06c 04c 02c 00c 0ed 0cd
0ad 08d 16e 14e 12e 10e 1ef 1cf
1af 18f 091 0b1 0d1 0f1 010 030
050 070 193 1b3 1d3 1f3 112 132
152 172 0b5 095 0f5 0d5 034 014
074 054 1b7 197 1f7 1d7 136 116
176 156 0d9 0f9 099 0b9 058 078
018 038 1db 1fb 19b 1bb 15a 17a
11a 13a 0fd 0dd 0bd 09d 07c 05c
03c 01c 1ff 1df 1bf 19f 17e 15e
13e 11e 123 103 163 143 1a2 182
1e2 1c2 021 001 061 041 0a0 080
0e0 0c0 107 127 147 167 186 1a6
1c6 1e6 005 025 045 065 084 0a4
0c4 0e4 16b 14b 12b 10b 1ea 1ca
1aa 18a 069 049 029 009 0e8 0c8
0a8 088 14f 16f 10f 12f 1ce 1ee
18e 1ae 04d 06d 00d 02d 0cc 0ec
08c 0ac 1b2 192 1f2 1d2 133 113
173 153 0b0 090 0f0 0d0 031 011
071 051 196 1b6 1d6 1f6 117 137
157 177 094 0b4 0d4 0f4 015 035
055 075 1fa 1da 1ba 19a 17b 15b
13b 11b 0f8 0d8 0b8 098 079 059
039 019 1de 1fe 19e 1be 15f 17f
11f 13f 0dc 0fc 09c 0bc 05d 07d
01d 03d 000 061 0c2 0a3 188 1e9
14a 12b 110 171 1d2 1b3 098 0f9
05a 03b 020 041 0e2 083 1a8 1c9
16a 10b 130 151 1f2 193 0b8 0d9
07a 01b 041 020 083 0e2 1c9 1a8
10b 16a 151 130 193 1f2 0d9 0b8
01b 07a 061 000 0a3 0c2 1e9 188
12b 14a 171 110 1b3 1d2 0f9 098
03b 05a 083 0e2 041 020 10b 16a
1c9 1a8 193 1f2 151 130 01b 07a
0d9 0b8 0a3 0c2 061 000 12b 14a
1e9 188 1b3 1d2 171 110 03b 05a
0f9 098 0c2 0a3 000 061 14a 12b
188 1e9 1d2 1b3 110 171 05a 03b
098 0f9 0e2 083 020 041 16a 10b
1a8 1c9 1f2 193 130 151 07a 01b
0b8 0d9 106 167 1c4 1a5 08e 0ef
04c 02d 016 077 0d4 0b5 19e 1ff
15c 13d 126 147 1e4 185 0ae 0cf
06c 00d 036 057 0f4 095 1be 1df
17c 11d 147 126 185 1e4 0cf 0ae
00d 06c 057 036 095 0f4 1df 1be
11d 17c 167 106 1a5 1c4 0ef 08e
02d 04c 077 016 0b5 0d4 1ff 19e
13d 15c 185 1e4 147 126 00d 06c
0cf 0ae 095 0f4 057 036 11d 17c
1df 1be 1a5 1c4 167 106 02d 04c
0ef 08e 0b5 0d4 077 016 13d 15c
1ff 19e 1c4 1a5 106 167 04c 02d
08e 0ef 0d4 0b5 016 077 15c 13d
19e 1ff 1e4 185 126 147 06c 00d
0ae 0cf 0f4 095 036 057 17c 11d
1be 1df 0c6 000 04a 01a 0d8 000
0d8 0d8 084 0d8 0d8 084 0d8 0d8
084 0e6 04a 0f0 000 040 000 0ca
0e6 0c6 0e6 0e4 080 058 0d2 0ce
0da 0e8 000 040 0e8 000 040 0c2
000 0ca 0ca 0c2 0e0 000 0c2 0da
000 0ca 0dc 0d8 000 05c 000 040
0e8 0e0 074 0e6 040 0c2 0e0 074
0ca 0e6 0e8 040 040 040 0de 040
05e 014 040 0e4 0e4 074 05e 014
040 0c2 0e4 074 05e 014 0ca 0e6
09e 0ca 0e6 096 0dc 0e4 0c8 054
0c8 0c4 040 0e4 0e6 0e2 040 014
09f 09f 09f 09f 09f 09f 09f 09f
09f 001 001 001 001 001 001 001
001 001 001 001 001 001 001 001
041 001 001 001 001 001 001 001
001 04b 04b 04a 04a 04a 04a 04a
04a 04a 04a 04a 04a 04a 04a 04a
04a 04a 04a 04a 04a 04a 04a 04b
04b 007 007 007 001 007 007 044
007 044 044 046 001 001 001 040
04b 000 001 001 001 002 002 002
002 002 002 000 003 003 003 003
003 003 003 003 003 003 003 003
003 003 003 003 003 003 003 003
003 003 003 003 003 003 003 003
003 003 003 003 003 003 003 003
003 003 003 003 003 002 000 003
003 004 004 058 004 058 004 004
002 000 003 003 004 004 004 004
003 004 004 004 003 004 004 004
004 003 004 004 004 004 004 004
003 005 005 005 003 003 004 005
005 003 000 007 007 007 007 007
007 007 007 007 007 007 002 000
007 007 007 007 007 006 00e 002
002 002 000 009 00a 000 03a 058
003 002 00c 00c 00c 00c 00c 000
03e 03e 03e 03e 03e 03f 03f 03f
03f 03f 03f 03f 03f 03f 03f 03f
03f 03f 03f 03f 00c 00c 000 03f
03f 000 042 043 043 00a 008 002
002 002 002 010 006 082 082 000
054 07e 000 058 0ba 135 083 08a
092 125 09f 132 13b 092 14b 153
15b 163 16b 173 17b 183 18b 193
19b 1a3 1ab 1b3 1bb 1c3 1cb 1d3
1db 1e3 1eb 1f3 1fb 006 01c 02c
000 0d2 040 040 0e6 0d8 040 0e6
040 0c4 0e8 0ca 0e4 0e4 0e8 05c
000 0a0 0d8 040 040 0cc 0e4 0e8
0c8 0f4 0e4 040 040 0e6 060 070
000 0e4 074 0c6 0de 0f0 0d8 0de
0e4 0c8 060 052 0e4 074 0e4 040
0d8 0c2 0f0 0d8 060 064 0d0 0c8
040 060 014 064 068 092 0d2 0f4
040 0a6 08c 0d0 0f0 0d8 05c 0ee
0d0 040 082 0de 0cc 0e4 0de 0de
000 0ee 0d0 040 082 0de 0e4 0e4
0de 0de 000 0dc 0c2 0d2 0a6 09a
0f0 0d8 05c 0d8 000 0d8 04a 096
000 0d8 04a 09a 000 0d8 04a 08e
000 0e6 04a 05a 0d8 000 002 002
002 000 000 000 000 000 000 000
000 001 001 001 001 001 001 001
001 002 002 002 002 002 002 01f
0eb 0eb 000 07f 0eb 0eb 000 01d
0eb 0eb 000 020 0ec 0ec 000 01f
0ec 0ec 000 01d 0ec 0ec 000 027
0f2 0f2 000 02c 0f3 0f3 000 02b
0f3 0f3 000 025 0f3 0f3 000 022
0f3 0f3 000 029 0f4 0f4 000 022
0f4 0f4 000 010 0f5 0f5 000 02e
0f5 0f5 000 02f 0f5 0f5 000 035
0f7 0f7 000 033 0f8 0f8 000 031
0f8 0f8 000 037 0f9 0f9 000 036
0f9 0f9 000 0e0 0f9 0f9 000 000
071 071 000 04e 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 19
184 184 1b8 1a4 028 0b4 0f6 0f4
0f4 080 1b4 1d0 1b7 0f7 0f4 0f4
0f4 0b4 138 1bc 1b4 1d4 1bc 028
0b4 0f4 0f4 0f6 06c 10c 1bc 16c
0f4 0f4 0f6 0f4 0b4 06c 0ec 1a4
06c 0f8 028 10c 184 1b8 198 193
094 000 097 000 094 000 13c 13c
13c 13c 13c 13c 16c 16c 16c 16c
16c 16c 16c 16c 16c 16c 16f 16c
093 053 0c0 0d0 040 1a0 030 150
140 030 0c0 030 030 050 0e0 050
030 030 030 030 030 033 030 160
160 040 170 038 180 018 190 008
1a1 004 1b0 014 1c0 040 1d0 03b
1e0 018 1f0 008 000 004 010 017
020 004 030 03c 040 024 050 014
060 01c 070 020 000 080 080 0a0
080 080 080 080 080 040 040 040
040 010 012 043 040 104 004 004
007 004 004 040 040 10b 00b 008
008 008 008 040 080 001 000 000
000 000 000 000 003 000 000 000
001 000 000 000 000 000 003 000
000 000 000 001 000 000 000 000
003 003 000 000 000 0a0 1b0 0a8
184 050 0c0 0c0 093 0c3 0c3 0c0
000 0c0 0c0 0c3 040 0c0 070 0c0
0c0 1f0 003 084 108 18c 010 094
118 19c 020 0a4 128 1af 030 0b4
138 1bc 0c4 040 1cc 148 0d4 050
1dc 158 0e4 060 1ec 16b 0f4 070
1fc 178 188 10c 080 004 19b 11f
090 014 1a8 12d 0a0 024 1b8 13d
0b3 037 14c 1c8 044 0c0 15c 1d8
057 0d0 16f 1e8 064 0e0 17f 1f8
074 0f3 110 194 018 09e 101 184
008 08c 130 1b4 038 0bc 120 1a4
028 0ac 1d4 150 0dc 058 1c4 140
0cc 048 1f4 170 0fc 07b 1e4 163
0ef 068 098 01c 190 114 088 00c
183 104 0b8 03c 1b0 134 0ab 02c
1a0 124 05c 0d8 154 1d0 04c 0c8
144 1c0 07c 0fa 174 1f0 06c 0e8
164 1e2 020 0a7 12b 1ac 030 0b4
138 1bc 003 084 10b 18f 013 094
118 19c 0e4 062 1ec 168 0f4 070
1fc 178 0c7 040 1cc 148 0d4 050
1dc 158 1a8 12c 0a0 024 1b8 13c
0b0 034 188 10e 080 004 198 11c
092 014 16c 1e8 064 0e0 17c 1f8
074 0f0 14c 1cb 044 0c0 15c 1d8
054 0d2 130 1b4 038 0bc 120 1a4
028 0ac 110 194 018 09f 100 184
008 08c 1f4 170 0fc 078 1e4 160
0ec 068 1d4 150 0dc 058 1c4 140
0cc 048 0bb 03f 1b0 134 0a8 02c
1a0 124 098 01c 190 114 088 00c
180 104 07c 0f8 174 1f3 06c 0e8
164 1e0 05c 0d8 154 1d0 04c 0cb
144 1c0 002 05b 0b0 0e8 067 03c
0d7 08c 0cb 093 07b 020 0ac 0f4
01c 044 190 1cb 120 178 1f7 1ac
147 11c 158 100 1e8 1b0 13c 167
18c 1d4 120 178 190 1c8 144 11c
1f4 1ac 1e8 1b3 158 100 18c 1d4
13c 164 0b0 0e8 000 058 0d4 08f
064 03c 078 020 0c8 093 01c 044
0ad 0f4 040 018 0f0 0a8 024 07c
094 0cf 088 0d0 038 060 0ec 0b4
05c 004 1d0 18b 160 13b 1b4 1ec
104 15c 118 140 1a8 1f0 17d 127
1cc 194 160 138 1d0 188 104 15c
1b4 1ec 1a8 1f0 118 140 1cf 194
17c 124 0f0 0a8 043 018 097 0cc
024 07c 03b 060 088 0d0 05c 004
0ec 0b6 081 0db 030 06b 0e4 0bc
054 00c 048 010 0f8 0a0 02c 074
09c 0c7 110 148 1a0 1f8 174 12c
1c4 19c 1d8 180 168 130 1bf 1e4
10f 154 1a0 1f8 110 148 1c4 19c
174 12c 168 130 1d8 180 10c 154
1bc 1e4 030 06b 080 0da 054 00c
0e4 0bc 0f8 0a3 048 012 09c 0c6
02c 074 0c0 098 070 028 0a4 0ff
014 04c 008 050 0bb 0e0 06c 034
0dc 084 153 10b 1e2 1b8 134 16c
184 1dc 198 1c3 128 170 1fe 1a7
14e 114 1e0 1bb 153 10a 184 1dc
134 16d 128 170 198 1c1 14c 114
1fc 1a6 072 028 0c0 098 014 04c
0a6 0ff 0b8 0e0 008 050 0dc 084
06c 034 097 08c 16c 176 097 003
094 097 1a6 094 094 1a7 094 094
1a4 097 1e0 0c0 080 080 000 1b4
194 184 1cc 1c8 080 1c0 1e0 1b8
194 1cc 000 080 1a7 001 080 194
000 134 1c0 080 094 000 148 1bc
000 14c 194 184 000 0a4 028 080
1a4 1ce 190 0bc 080 194 1cf 193
134 194 184 1c0 080 1cc 1c8 0e8
190 190 080 190 1cb 1cc 190 190
080 1d0 1cb 1cc 190 190 134 194
12f 136 194 13f 124 1a4 094 028
080 186 190 1d7 1d4 1c8 193 0a9
062 0c3 120 143 163 183 1a0 1c3
1e0 11c 1a4 190 194 1a8 1a0 1b8
110 124 118 1d8 1ef 1ff 170 08c
09c 184 1cc 1c4 0a8 0fc 0b0 0f0
0ac 044 04c 090 188 154 144 174
16c 050 0b0 003 178 168 1a4 180
1b0 1a0 194 160 14c 1a8 030 010
040 0c4 04c 08c 0d4 098 0a4 078
0d4 184 194 080 1dc 0c3 0dc 1fc
080 184 180 1e0 1fc 1e0 0c0 018
040 0b8 018 134 004 00b 010 01c
026 02c 034 03c 044 04c 1da 05c
060 06f 074 07c 080 088 090 09c
0a4 0ac 0b0 0be 0c4 0cc 0d7 0dc
0e1 0ec 0f0 1dc 104 10f 117 11c
11c 12c 134 174 03b 048 00c 1d0
1e0 088 0e8 197 0ec 198 103 104
028 100 018 027 160 16b 173 178
04c 188 190 19a 05c 1aa 1b3 1b8
1c0 074 1d0 1db 1e3 1e8 1f0 1f8
098 009 010 018 0b8 0c4 114 03a
042 0dc 00c 1f8 0b2 018 027 0c4
10a 08e 110 130 030 03e 060 02b
1cc 1d6 1de 1e6 1e8 082 040 08a
0d8 03b 004 143 187 000 1f4 18c
058 168 023 019 020 020 018 01c
14a 150 158 180 1c3 0eb 122 128
16a 1e0 1aa 1eb 001 043 082 0c2
0e0 0ca 130 10e 008 00a 006 1cc
1f2 004 1c2 013 00e 06a 0be 00a
01a 00a 190 09a 068 11a 11b 0ca
08a 0fa 000 0ae 16f 000 03a 116
126 040 066 167 073 104 095 0a2
0b0 0c1 0d0 0e0 0f0 103 110 120
130 140 150 160 170 180 190 1a3
1b0 1c0 1d0 1e0 1f0 004 024 050
078 118 1d0 124 184 188 1ac 184
0b0 184 080 1c3 1bc 198 080 1d0
000 14e 118 1a0 1ac 1b8 1d4 080
094 120 114 194 124 184 103 0c0
000 114 1c8 1bc 1a5 0c0 0e0 1b8
194 194 094 1e1 114 1c9 194 1e4
1a5 082 0c0 0e0 0a0 0c0 1cc 1b0
197 094 0a4 1dc 0d8 028 1d0 1a4
19c 081 080 1cd 0c0 0e0 0b9 14e
18c 19c 148 1d0 1bc 184 18f 1cb
028 14c 18c 19c 148 1d0 184 184
18c 1c8 028 124 1a4 1e8 080 106
0c0 0e0 0bb 094 108 094 0b8 1d6
000 096 0b8 1d4 000 094 0b9 1d5
001 095 1e1 1e1 094 080 180 180
180 000 040 080 0c1 101 140 181
1c0 000 040 080 0c0 101 140 181
1c1 000 040 081 0c0 101 141 181
0a0 0c1 001 1c1 100 140 000 0f1
181 1d1 001 161 030 041 001 030
101 120 000 101 191 1b0 001 081
1b1 1d0 009 101 030 060 009 031
0b0 0e0 008 071 130 161 008 0e0
1b0 1e0 009 151 031 061 008 040
0b0 0e1 009 141 0a1 0d1 005 1d0
130 151 004 010 171 191 004 151
1a1 1f1 00d 091 041 091 00d 0d0
120 150 00d 001 0b0 0f1 015 1d1
161 190 014 090 1c0 1f0 015 000
110 091 001 084 000 001 001 001
000 001 001 001 001 000 000 000
001 001 001 001 000 001 001 001
001 000 001 001 001 001 000 000
000 000 001 000 000 001 001 000
001 000 001 000 001 000 001 000
001 001 001 001 000 001 001 001
001 001 000 000 001 000 000 001
001 000 001 001 001 001 001 000
001 000 001 001 001 001 001 001
000 001 000 001 001 001 000 001
001 001 001 001 001 000 000 000
001 000 000 000 000 001 000 000
000 000 000 000 001 001 000 000
000 000 000 000 001 001 000 000
000 000 000 000 001 000 000 000
000 001 000 000 001 001 001 001
000 001 000 001 000 001 000 001
001 001 000 001 001 001 000 001
001 001 000 000 001 001 000 001
001 001 001 001 001 001 000 001
001 001 001 001 001 000 001 000
001 000 001 000 001 000 001 001
001 000 001 001 001 000 001 001
001 001 001 001 001 000 000 001
001 001 000 000 001 000 000 001
001 001 000 000 000 001 000 001
001 001 001 001 000 001 000 001
001 001 001 000 001 000 000 001
001 001 001 001 001 000 001 001
001 001 000 001 001 001 000 001
001 000 001 001 001 000 001 000
001 001 001 001 001 000 001 001
001 001 001 001 000 001 001 001
001 001 000 001 000 001 000 001
001 001 000 001 001 000 001 001
000 001 000 001 001 000 001 001
000 001 000 001 001 000 001 001
001 001 000 001 001 000 001 001
001 001 000 001 001 000 001 001
001 001 000 001 001 000 001 001
001 001 001 001 001 000 001 001
001 001 000 001 000 000 001 001
000 000 001 001 000 000 001 001
000 000 001 001 000 001 001 001
001 001 000 001 000 001 000 001
000 001 001 001 001 000 001 001
000 001 000 001 001 000 001 000
001 000 001 001 001 001 000 001
001 001 001 000 001 001 001 001
001 001 000 000 001 000 000 001
000 001 000 001 001 001 000 001
001 000 000 001 001 001 000 000
001 001 000 001 000 001 000 001
000 000 001 001 001 001 000 001
001 000 001 000 001 001 001 001
000 001 001 001 000 001 000 001
001 000 001 001 000 001 001 001
000 001 001 001 000 000 001 000
000 001 001 001 000 001 000 000
001 001 000 001 001 001 000 001
001 000 001 001 001 000 001 001
000 001 001 000 001 001 000 001
001 001 001 001 000 001 001 001
000 001 000 000 000 001 000 001
001 001 000 001 000 000 000 000
001 000 000 001 000 001 000 000
000 001 000 000 001 000 001 000
001 001 001 001 001 001 000 001
001 001 001 001 001 000 001 000
000 000 000 001 001 000 000 000
001 001 001 000 000 001 001 000
000 000 001 000 000 001 001 000
001 000 000 000 000 000 000 001
001 001 000 000 000 000 000 000
000 000 001 001 000 000 000 000
000 000 000 001 000 000 001 000
000 001 000 001 000 001 001 000
001 000 000 001 000 000 001 000
000 001 000 000 001 001 001 000
000 001 001 000 001 000 000 000
001 001 001 000 001 001 000 000
001 001 000 000 000 001 001 000
000 000 000 000 001 001 000 000
000 001 000 001 001 001 001 000
000 000 000 000 001 001 001 000
000 000 000 000 000 001 001 001

.bram_init 20
005 007 000 000 006 004 13c 016
014 018 000 005 1f6 1c8 034 030
034 039 029 02a 005 004 040 000
00e 006 000 112 000 050 00e 006
010 017 04c 000 040 025 030 013
008 030 00e 01e 000 000 000 086
005 00e 1a8 003 005 009 007 009
000 000 000 036 034 030 02e 02c
000 032 038 000 003 000 1ea 002
1fa 1d8 024 024 029 019 01a 020
01a 01b 01b 01c 01c 01d 00d 000
000 006 000 000 000 1bc 000 040
008 030 008 003 000 030 006 00a
005 004 000 100 0ff 008 000 1ff
020 00a 0ff 080 006 005 004 1ff
007 040 020 004 035 001 007 001
026 000 024 022 020 01e 01c 01a
018 016 014 012 010 00e 028 000
00c 000 1dc 1d2 00c 000 007 000
1d0 005 006 00c 000 0fc 1b0 005
024 005 004 009 007 00d 0da 000
000 004 000 000 1d0 004 000 00a
009 009 007 009 009 009 174 006
00a 000 0ff 007 004 000 00e 006
134 1a0 006 00a 016 0ff 005 007
000 005 000 006 1f5 1c2 1f0 006
004 000 000 0d0 000 000 00e 00c
010 000 1e8 009 000 006 014 019
010 014 00a 00a 000 0ac 000 070
008 070 006 004 000 00a 000 010
000 066 000 00a 0ff 1f0 00e 054
004 056 006 005 004 030 1ff 1ff
019 019 026 009 00c 007 007 007
1d0 1ff 000 00a 014 007 007 0ff
1c0 006 012 030 004 005 1ba 004
005 1de 000 009 007 0c6 009 000
01a 000 007 000 016 014 012 00e
00c 00a 000 010 018 000 005 006
008 007 001 007 001 1de 005 1a8
1e8 010 014 005 040 000 00e 006
0c8 010 00e 006 000 007 004 030
015 010 003 008 000 002 000 01c
00e 00e 000 03e 005 00e 000 003
007 0f6 002 1e7 1e0 016 014 018
000 004 1f6 002 1d7 1d2 1f0 006
004 000 000 1a0 000 000 00e 00c
010 000 1d8 024 000 006 029 019
020 024 01a 01a 01b 01b 01c 01c
01d 00d 000 170 000 1e0 000 000
098 000 1de 000 000 000 07f 07f
002 006 0ba 1ff 00c 000 0b0 08a
000 182 080 00e 000 110 005 072
01f 006 076 017 076 1ef 004 075
007 076 020 060 05f 008 006 017
006 06c 00d 00d 004 006 050 000
006 000 1df 1ff 01b 07f 005 000
005 000 000 004 003 030 037 000
005 006 000 000 000 1eb 000 020
000 000 07f 017 000 007 000 1ff
07f 000 064 170 000 002 157 026
1a4 07f 1ee 1da 1fa 010 005 000
000 003 004 1ff 007 07f 1f6 004
1ff 017 000 000 00c 100 016 1ff
0b7 00e 000 000 010 002 004 005
017 000 007 1ff 015 005 072 008
007 007 008 000 007 006 000 1e6
007 000 00b 0a0 090 1fb 004 004
004 017 00c 000 007 080 008 008
0d5 1df 008 008 006 006 006 000
010 007 000 1e0 002 15e 000 00b
008 008 017 008 0da 007 00a 0da
025 044 00a 004 007 005 001 007
000 001 000 006 00b 000 1d0 000
000 000 004 000 15a 010 1f0 00a
005 000 1da 000 000 000 000 07f
000 000 1ff 1d0 000 1d6 01f 007
000 007 000 006 000 000 005 00e
007 13a 005 00b 00b 004 007 007
00c 00c 004 007 007 000 12c 002
027 026 024 022 020 01c 01a 018
016 014 012 010 00e 000 01e 028
000 008 017 13c 000 010 084 007
008 000 007 14c 000 010 005 010
000 000 007 000 07f 00a 000 1f0
007 00a 000 000 1f0 008 007 000
07f 007 1d8 1f0 010 000 004 004
000 009 009 092 080 004 1cc 1f5
010 027 000 1ff 1ff 010 039 000
000 040 001 015 01c 180 000 0e2
014 1da 010 004 000 00a 000 0c2
1cc 1ff 00e 00c 00a 008 006 010
000 004 044 080 004 17e 1ff 1c5
000 1ba 010 005 000 1e0 014 008
019 14c 004 019 01a 01a 01b 00b
00c 010 014 00c 00d 000 000 009
000 082 000 000 1fb 009 009 01a
01e 01c 01a 018 016 014 012 010
00e 00c 00a 008 020 000 004 000
0f4 14a 003 000 004 007 0ec 1ec
007 008 07f 007 004 07f 007 07f
002 000 004 001 0d0 002 004 002
006 000 0c4 007 000 020 000 1ae
1ff 10a 004 1fc 07f 000 00c 00d
102 0fa 000 1f9 000 007 17c 030
0ec 180 000 1ff 1f0 1c2 008 14c
010 007 008 07f 007 004 07f 07f
007 005 002 082 070 1d8 024 01a
01a 01b 020 024 029 019 01b 01c
01c 01d 00d 080 000 000 000 080
006 000 008 14c 000 000 002 082
000 020 026 024 022 020 01e 01c
01a 018 016 014 012 010 00e 028
000 003 000 004 007 00e 00a 001
007 008 07f 007 004 07f 009 007
000 07f 000 000 007 086 002 000
1e8 002 009 002 006 000 1dc 007
000 1f0 004 00d 000 00d 000 000
006 000 118 016 000 000 1ed 004
009 080 004 080 000 178 1f8 000
000 000 004 000 1fc 006 000 000
000 004 008 1ee 000 000 1f0 004
136 13a 000 1d6 008 14c 1cf 007
002 006 000 172 007 1ac 1c0 00e
010 000 000 1ff 1f0 000 010 000
01c 180 000 001 000 001 000 010
000 007 007 000 007 14e 190 000
010 000 000 007 000 007 162 17e
000 010 005 005 007 007 000 007
000 1f8 000 1c8 1d8 006 000 008
000 000 1f0 000 176 000 004 004
010 009 009 00a 144 1a4 000 007
000 000 007 110 000 17a 00a 000
005 009 000 004 090 007 000 007
009 064 004 15e 00a 000 009 004
000 000 006 009 002 004 148 000
000 009 002 004 13c 010 007 000
009 064 004 12e 158 001 000 000
000 000 000 000 001 0da 000 00e
00c 00a 008 006 004 010 000 1f0
004 000 004 009 009 000 000 040
1ff 015 00c 00e 00a 008 006 000
000 186 010 096 000 027 033 000
1ff 1da 000 000 000 005 000 18a
00c 00e 00a 008 006 010 070 006
00a 009 00a 020 000 027 00b 005
005 005 005 005 005 005 033 000
004 19a 000 000 000 000 000 192
1c0 001 00f 004 00f 00b 005 005
005 005 005 005 033 000 009 16e
000 000 000 000 000 19a 194 1f8
004 000 006 004 000 000 004 005
000 000 000 007 1a2 000 000 1ee
000 000 12a 004 006 002 000 1da
008 1da 004 000 000 000 11b 173
17b 123 17b 16b 103 181 053 000
1e9 1e9 1e9 101 169 1a3 10b 169
1e9 1e9 1e9 1e9 000 1a3 103 16b
193 173 000 19b 102 029 1a1 113
103 1a3 16b 1a3 173 000 103 1cb
173 1ab 12b 193 163 17b 173 000
12b 053 000 11b 12b 000 021 16a
193 000 042 0cb 1b2 000 17b 121
1d3 000 12b 1c3 000 1c1 000 001
000 000 07a 092 10b 123 181 051
000 07a 092 10b 123 1c3 1a3 129
163 1a3 1c1 000 12b 19b 103 163
173 1ab 111 129 11b 193 12b 051
000 000 1a3 011 162 10b 113 119
10b 1d3 000 1a1 101 000 173 129
000 19b 10b 1f3 000 17b 11b 10b
003 1a3 19b 123 17b 12b 000 103
123 19b 161 1a3 000 17b 11b 123
19b 000 17b 11b 12b 143 000 19a
129 003 19b 000 103 19b 163 000
19b 193 11b 000 19b 192 11b 000
19b 183 11b 12b 000 19b 082 10b
119 12b 000 003 183 103 19a 133
181 103 1a1 109 12b 199 12b 000
173 000 173 14b 179 143 1cb 16b
000 183 000 173 143 141 003 14b
163 12b 1cb 13b 19b 000 102 101
1c1 181 181 193 181 092 101 101
189 181 181 181 098 062 102 183
181 101 181 181 00a 092 101 181
181 181 181 101 092 101 181 181
181 1c1 181 000 0fb 1a3 109 12b
101 163 101 1ab 102 1d3 000 17b
11b 17b 003 17b 11b 14b 000 0fb
1cb 19b 1e1 1f3 17b 0eb 000 17b
11b 12b 173 17b 123 19b 000 17b
11b 17b 12b 123 19b 000 0fb 103
123 101 123 101 1ab 001 17b 11b
123 001 17b 11b 123 001 133 173
12b 1cb 173 1a3 123 1d1 12b 1c3
17b 173 181 1c1 123 1d1 12b 1c3
17b 173 181 1c1 000 0fb 103 14b
123 10b 119 12b 001 0fb 103 14b
123 14b 193 103 1a3 173 000 0fb
123 123 19b 0d9 13b 002 11b 12b
161 1a3 000 0fb 1a3 123 101 10b
1d3 002 0fb 12b 109 1f3 14b 101
12b 173 0e9 191 17b 002 17b 11b
12b 173 1b1 12b 000 17b 11b 10b
16b 163 000 0fb 003 183 103 17b
119 12b 000 0fb 12b 000 1a3 16b
103 12b 000 0fb 1a3 000 1a3 16b
103 12b 000 0fb 1cb 000 1cb 123
19b 10b 000 0fb 1a3 000 1a3 123
19b 183 003 0fb 123 000 123 123
19b 10b 000 0fb 1a3 000 1a3 10b
113 169 193 12b 173 000 1a3 123
19b 0d9 102 0e9 19b 000 17b 11b
18b 000 17b 11b 193 000 17b 11b
19b 000 14b 17b 000 1a3 17b 12a
163 032 000 17b 000 17b 000 1a3
000 1a3 17b 12a 1cb 000 19b 193
103 133 1f3 12b 123 101 1ab 141
12b 002 17b 11b 133 1a3 000 17b
11b 12b 123 000 19b 193 19a 193
131 173 1f3 000 131 103 103 173
000 1cb 103 1a1 082 163 103 123
1a3 171 000 12b 10b 193 173 000
19b 193 103 133 1f3 17b 103 1a3
1f1 000 19b 193 0fb 13b 000 19b
163 103 13b 000 19b 193 19a 193
000 1a3 14b 131 103 119 103 131
143 000 19b 193 003 1a3 17b 10b
000 10b 193 14b 1e1 1f3 10b 1f3
000 17b 11b 12b 000 1a3 103 181
1a1 092 000 10b 193 14b 000 1a3
022 102 12b 13b 12b 000 10b 12b
000 1a3 092 000 10b 173 000 1a3
14b 099 06a 172 159 163 10b 173
000 169 101 101 101 0f9 101 0f9
0fa 169 000 169 101 179 101 101
0fa 103 17a 169 000 169 101 101
17a 0f9 169 101 0d8 000 169 101
0fa 0f9 0fa 0fa 1e1 0d8 000 169
011 123 1ab 10b 10b 101 14b 0d9
053 000 14b 183 13b 191 169 1a9
153 021 1a3 000 14b 183 13b 191
169 1a9 061 053 000 07a 1ab 103
071 191 181 189 1b9 051 000 1a3
139 199 1d1 191 1a3 000 1e9 1e9
1e9 1e9 0d8 17a 182 1e9 1e9 1e9
1e9 1e9 000 17b 191 000 169 0da
1d3 199 129 1d2 000 143 12b 000
169 0da 1d3 199 16b 103 121 052
000 169 0da 1d3 121 1a3 1a3 000
103 12b 13b 000 169 0da 1d3 000
169 06a 169 000 169 0d8 049 000
169 09a 182 048 000 169 00a 182
048 000 16b 103 121 199 000 16a
000 062 003 169 072 06a 169 000
1e9 1e9 1e9 18a 14b 163 1a3 0db
103 1e9 1e9 1e9 000 17b 149 14b

.bram_init 21
078 052 000 040 010 010 0ff 012
012 010 008 100 1ff 010 112 112
012 012 112 012 112 100 050 050
010 010 060 0ff 050 051 012 012
010 112 1ff 050 051 110 07c 014
07f 079 012 012 197 09c 0a0 0ff
042 0a0 1fe 09d 042 142 141 040
040 042 042 012 012 012 012 012
048 012 010 008 000 042 1ff 000
1ff 010 012 112 012 112 012 112
112 012 112 012 112 012 112 058
06a 010 050 060 068 1fe 050 051
14c 041 04c 100 17f 078 04a 04a
040 097 090 000 100 000 100 100
040 04a 17f 071 012 075 17d 1d0
0d7 0d1 079 04a 0c6 000 148 000
012 040 012 012 012 012 012 012
012 012 012 012 012 012 010 008
04a 04a 0ff 1ff 151 100 148 100
1ff 04a 012 04a 0d8 1fe 050 0d0
0b7 0dd 145 0d0 07f 078 0ba 1dc
090 07a 098 078 051 191 0a2 04a
040 078 1a2 098 068 04a 1ff 04a
04a 040 17f 1a8 07f 078 04a 012
1fe 051 012 04a 070 16f 068 170
07c 098 150 078 091 1ff 010 010
012 112 050 1fe 051 042 012 012
010 008 010 112 058 010 012 012
112 112 012 112 050 1fe 050 051
144 091 042 19f 098 042 042 049
000 000 000 042 17f 078 042 178
142 000 012 075 199 078 178 148
175 17d 176 100 042 177 142 148
058 100 100 042 19e 148 142 14f
078 012 1fe 050 14d 048 1ff 042
142 1ff 042 178 142 0ff 148 050
051 100 140 100 012 012 012 012
012 012 090 012 010 008 0af 012
07a 156 000 140 000 1ff 042 1ff
010 112 012 112 050 050 010 010
1fe 051 012 012 040 142 0ff 051
140 07c 044 07f 079 100 042 000
012 042 07c 0ff 042 012 040 07d
141 0ff 000 150 051 012 012 010
008 100 1ff 000 150 1ff 010 010
012 112 050 1fe 051 042 012 012
010 008 010 112 058 010 012 112
112 012 012 112 012 112 012 112
012 112 050 1fe 050 051 049 090
0ff 050 000 092 009 010 100 100
000 100 0a0 1a8 092 059 050 000
0b0 1fe 051 092 07c 070 17c 100
16f 190 070 000 070 16f 000 160
100 069 077 068 177 092 17c 092
17c 071 17c 07c 071 176 071 07c
0b2 100 177 170 170 100 0a0 06c
178 15c 05c 069 06e 080 08e 171
160 159 068 170 150 151 07c 07f
078 080 100 07e 171 060 071 140
147 090 0ff 050 092 000 151 000
070 100 1ff 168 1ff 041 178 145
178 141 076 17c 040 147 179 0c0
100 192 092 048 092 078 092 100
171 092 000 000 000 100 100 100
000 170 040 16c 168 069 100 071
166 148 130 178 148 130 178 071
148 070 04c 071 078 100 148 000
160 000 100 07c 160 068 069 075
068 170 069 06d 186 044 15f 068
070 078 178 1ff 000 1ff 0a9 178
071 075 0df 0a9 100 156 0c0 0fe
0c7 0d7 048 055 078 078 000 1a0
000 0b0 078 0ca 078 07d 079 0a0
0a8 000 048 040 1ff 050 040 048
078 100 1ff 003 000 000 000 100
100 0b8 100 1ff 000 1ff 100 148
100 048 070 044 079 048 144 040
148 0fe 04a 144 044 079 07e 149
144 044 079 07e 149 090 1fe 000
151 012 012 012 012 012 012 012
012 012 012 012 012 098 012 010
008 000 000 1ff 010 002 078 172
001 100 172 060 000 002 17c 002
07a 008 160 074 177 06a 187 080
06a 06a 175 177 070 06a 150 178
177 080 1ff 010 002 112 012 112
07a 012 112 0fd 000 000 0fd 08b
178 150 050 140 100 002 041 1e8
140 058 040 140 138 058 009 050
05d 0fc 002 17a 000 000 009 050
0fc 100 012 012 012 012 012 010
008 09a 0fd 000 000 0fd 140 049
078 1ff 002 07a 008 010 012 001
012 040 010 112 012 112 012 112
012 112 112 112 012 050 058 050
009 040 007 009 1f0 148 078 07e
012 012 012 012 012 012 012 012
012 012 012 012 010 008 190 048
0a8 0fc 000 100 010 140 1ff 000
140 04d 17f 140 04d 17f 140 14f
000 0b0 140 04a 1ff 100 140 000
010 040 1ff 114 17f 079 007 050
1f0 0fc 190 000 100 04c 148 060
0c0 0fc 148 049 010 190 1ff 0b8
0fc 0c8 000 178 079 1ff 001 078
000 078 055 177 078 055 177 157
078 078 000 078 1ff 010 112 012
112 012 112 012 012 112 112 012
112 012 112 000 050 058 060 000
07e 060 001 040 000 000 040 040
009 049 012 012 012 012 012 012
012 012 012 012 012 012 012 010
008 000 100 010 140 1ff 190 000
140 0dd 17f 140 0dd 17f 0b0 140
048 1df 0b8 0c0 140 1fb 048 0c8
1ff 100 140 000 010 040 1ff 114
17f 079 000 198 000 1b8 09c 07c
160 098 0d0 0fc 1d8 198 149 190
0a0 000 17f 000 090 1ff 010 000
100 001 000 112 0fd 012 100 100
001 000 010 0fd 009 009 010 000
058 050 112 1fb 001 078 100 078
000 010 078 1ff 114 1ff 1ff 012
010 008 000 150 051 008 000 008
138 050 008 000 008 000 008 002
07a 000 068 009 07a 050 1fb 008
002 07a 100 068 009 07a 050 1fb
008 002 17a 07a 100 07a 100 07a
008 010 112 1ff 1ff 012 100 010
008 009 010 000 050 112 012 112
002 012 112 012 1fb 1ff 042 000
042 005 142 050 000 1ff 042 042
100 142 100 142 000 142 042 100
042 000 142 1ff 042 042 142 142
042 042 100 142 000 142 1ff 042
042 142 000 142 1ff 000 142 042
042 000 142 1ff 1ff 000 000 1fd
050 000 000 000 000 0fd 100 012
012 012 012 012 012 010 008 010
012 112 112 012 112 050 058 059
100 07e 012 012 012 012 012 050
009 050 010 1fb 100 157 000 000
157 1fc 050 009 058 045 000 050
012 012 012 012 012 010 1fb 069
045 07e 06d 069 000 147 095 045
099 091 17e 040 043 100 000 000
058 1fc 050 009 058 090 098 050
1ff 069 045 07e 06d 045 049 041
17e 090 093 198 000 000 058 1fc
050 009 058 040 048 050 1ff 010
012 070 158 112 060 068 060 173
058 050 009 168 050 080 112 1fb
048 040 1ff 012 012 012 009 050
010 1fb 000 000 008 000 057 097
022 057 127 017 146 057 186 000
1d2 1d3 1d3 1d3 115 066 066 105
1d3 1d3 1d3 1d3 0a2 0f6 076 0f7
057 0c6 0a2 057 112 007 004 012
147 0f6 0f6 056 196 000 0f6 0e6
0f6 036 166 126 137 026 097 000
0d6 147 000 0e6 0c6 000 154 0d5
0b6 000 093 033 044 000 0d6 007
106 000 183 0c3 002 123 000 002
000 006 094 032 102 057 052 097
000 094 032 062 056 052 036 006
183 0f6 102 0a2 085 197 0d6 0c6
0f6 0e6 002 007 057 102 0c6 0e7
000 000 094 005 134 166 016 006
0d6 136 000 122 0d2 0a7 056 003
000 046 163 057 000 036 057 162
057 146 076 054 142 183 000 037
046 136 1c2 076 003 036 057 012
057 000 036 057 0c2 146 000 035
003 183 046 000 146 046 017 006
156 0c5 016 006 156 0c2 016 006
156 035 045 086 000 156 032 042
006 086 000 037 0d6 057 035 0f2
006 147 006 006 126 007 036 000
056 000 056 066 007 142 132 057
000 0c6 000 097 142 007 106 017
026 0d2 126 057 0e6 000 0d4 002
102 103 103 183 103 130 004 002
107 103 003 103 0a2 064 085 183
103 103 187 103 0d0 1f4 004 147
103 003 103 103 134 002 002 123
103 102 103 002 0d6 097 1c2 126
1e7 017 1e6 0f6 1d7 097 005 036
057 032 146 036 057 132 006 0d6
106 043 003 037 035 146 000 036
057 042 097 097 012 057 000 036
057 132 037 046 136 000 0d6 106
046 1e3 046 1e3 0f6 1e7 036 057
012 117 036 057 012 127 066 057
0d2 126 0f6 0e6 010 117 183 0c3
032 057 003 102 010 127 183 0c3
032 057 003 102 000 0d6 106 0e6
056 132 006 146 0e7 0d6 106 0e6
056 042 056 146 0e6 146 000 0d6
016 013 057 003 0e6 1d6 0e4 127
007 076 000 0d6 136 013 1e7 0d3
097 1d3 0d6 057 1c2 126 133 1e6
123 0f6 1e7 1c5 046 1d3 036 057
122 0f6 007 156 000 036 057 122
0f6 017 006 0d6 106 0d6 057 0d6
007 146 007 0d6 057 000 136 056
197 057 000 0d6 136 000 136 056
197 036 007 0d6 106 000 106 046
136 107 006 0d6 097 000 097 012
057 132 056 0d6 016 000 016 046
136 107 006 0d6 136 000 136 166
016 006 0f6 122 0f6 000 0f6 013
057 003 1d3 127 125 000 036 057
122 000 036 057 122 000 036 057
122 000 126 026 007 0f6 126 132
016 132 002 026 007 026 007 0f6
000 0f6 126 0d2 126 000 016 175
057 066 146 0d3 015 1e7 0f6 007
147 1d2 036 057 0f2 057 000 036
057 0d2 015 007 016 065 1f6 016
1c2 056 056 000 007 056 146 156
0a2 106 076 007 132 062 087 0c2
196 097 0a2 0c6 057 052 126 000
016 055 057 066 146 033 146 196
097 000 016 055 057 0e6 000 017
062 087 0e6 000 016 065 1f6 016
000 097 062 006 0d6 004 047 006
136 000 016 175 057 097 142 0c6
006 126 0d5 127 006 076 163 057
000 036 057 122 000 097 076 057
007 0d2 0a6 126 0d5 127 006 097
132 0d4 046 055 147 000 126 145
007 136 045 004 126 095 007 096
0c6 006 015 092 007 014 126 0f6
000 115 002 002 005 005 002 002
1f2 105 000 115 002 002 002 095
1f5 1c2 1f2 105 000 115 002 0f2
1f5 002 002 1e2 1b3 0a6 115 002
1f2 0f5 1f5 1f5 0f5 1b7 0a6 115
002 0c6 0f7 082 176 0c6 136 017
0d3 000 032 0f4 097 007 123 123
0e4 0d7 096 0a6 032 0f4 097 007
173 113 0d4 136 000 094 022 146
006 007 122 003 153 113 000 094
005 007 116 113 056 0a3 1d2 1d3
1d3 1d3 1b2 136 1b1 1d2 1d3 1d3
1d3 1d3 0a2 036 135 000 115 155
0d3 050 004 084 000 136 0e6 000
115 135 0d3 050 042 146 052 026
000 115 125 0d3 050 096 016 002
076 047 0e6 000 115 0d4 0d3 000
115 015 105 090 115 1b3 1a6 000
115 014 1b1 093 000 115 124 1b1
093 000 042 146 052 0f5 000 0c4
006 174 042 115 094 015 105 000
1d2 1d3 1d3 1b1 0e4 016 017 0e6
0d3 1d3 1d3 1d3 0a2 0d6 007 146

.bram_init 22
0a6 004 0a2 10c 0b2 0a2 01d 010
080 022 00c 0a2 00d 022 044 0c4
084 004 1c4 184 0c4 092 14c 082
0b2 0a2 122 01d 092 00c 0f0 0b0
0a2 004 01d 092 04c 0f0 18c 0f0
0f2 18c 130 140 122 0a0 0b2 01d
084 0a2 01d 0f0 0c4 004 044 104
114 1c4 144 010 080 120 130 140
0a2 090 022 00c 092 004 00d 092
00d 022 084 044 004 1c4 184 0c4
144 104 0c4 084 044 004 1c4 132
004 0b2 092 122 142 01d 082 04c
080 1cc 0f0 082 0f2 0cc 080 0a0
086 08c 082 152 162 176 182 192
00c 0f0 0e2 14c 0e0 1a0 0e2 1a2
1a6 04c 18c 0a0 00c 0f2 114 082
010 0a2 080 090 120 130 140 150
160 170 180 190 1a0 1b0 022 00c
0b0 0a0 01d 00d 14c 0f2 114 082
00d 184 1b0 0b0 0a2 01d 1dc 0c6
1cc 0f0 122 0e6 08c 126 0f0 0a0
0d2 0f0 0b2 01c 05c 122 0f0 0d0
086 0f6 004 136 126 144 00d 1c4
0f0 122 0f2 0f6 08c 122 0b0 0a0
01d 11c 0e0 0d0 0e2 0d2 0f6 0f6
0c0 0f6 0a2 004 09c 00d 022 0b2
184 1c4 082 01d 08c 004 010 080
022 00c 022 1c4 132 0b2 084 004
0c4 044 184 144 082 01d 122 14c
120 0cc 090 08c 092 0f0 144 0cc
122 00d 092 0f0 0f2 0dc 0f0 14c
1c4 00d 0e0 130 132 08c 0f2 0e2
0e6 0d6 14c 0e6 0b0 0f6 144 096
09c 142 152 0f0 18c 0f6 144 0f2
09c 0a0 01d 1cc 092 096 00d 0b0
184 00d 0a0 0f6 144 01d 096 0b2
18c 0f2 114 122 010 080 090 130
140 150 0a2 120 022 00c 10c 0f0
0f0 14c 0f2 114 122 00d 184 00d
022 0c4 084 0c4 14c 082 0b2 0a2
01d 14c 0f0 0b0 0a2 004 01d 10c
0f0 10c 0f0 0f2 10c 0a2 004 00d
0f0 0b0 0a0 01d 084 0f0 0a2 0f0
044 01d 0f2 09c 09c 010 080 022
00c 0a2 00d 0f2 05c 00d 022 0b2
184 1c4 082 01d 08c 004 010 080
022 00c 022 044 092 0b2 004 1c4
0c4 084 184 144 104 0c4 084 044
004 1c4 122 01d 132 10c 14c 0a2
01d 132 00d 160 146 156 182 082
0a2 172 142 152 0b0 0cc 10c 00d
0a2 01d 08c 0f0 0e0 1cc 0d0 0c2
0d2 064 1cc 0c2 14c 0c2 0b2 08c
0c2 10c 0d2 14c 082 0e0 180 0c4
0e0 00c 0e0 0d0 0e2 0e6 0cc 0e0
0c0 102 0e2 0e2 0e6 112 0d6 0b0
0b6 0d0 060 0d2 0d6 18c 0cc 0b2
0b6 004 102 0e2 0a2 05c 0f0 0f2
1cc 18c 0f2 18c 0e2 0e6 004 082
082 0a2 01d 05c 184 0f2 0dc 00d
01c 082 00d 05c 00d 0cc 0d2 0e2
0f2 082 086 0e0 086 082 05c 0cc
0f2 0c4 190 164 0f0 00c 0e0 0f2
0cc 080 0f2 0e2 0b2 0a2 102 0c2
112 0e2 0d6 0d0 0cc 08c 0d2 14c
10c 066 094 0f2 066 094 0f2 09c
0e6 094 0e0 0cc 08c 0c2 0f2 0b2
0c6 0a2 102 0d0 0e6 10c 0e2 0e2
04c 0d2 0d2 0d2 14c 0d0 0d6 08c
0e2 0d4 0f2 00d 0a2 00d 14c 0e6
0e2 0e2 1cc 0a2 0b2 0a6 086 01d
14c 0cc 0f6 0e2 164 174 0f2 146
0f2 162 152 0f0 0f6 0f0 01c 082
08c 082 086 164 00d 1cc 09c 0f6
164 0f2 00d 176 162 142 152 182
1a2 172 1b2 00d 082 00d 0f2 164
0e2 0e6 164 0f0 08c 094 0f0 0a2
084 01d 004 0f0 0e0 0f2 0f6 064
0f0 0e0 0f2 0f6 044 0a2 01d 0f2
05c 010 080 090 120 140 150 160
170 180 190 1a0 1b0 0a2 130 022
00c 0b2 0e2 00d 0f6 0e6 0f2 0c4
0c6 0f2 084 0c2 0f2 0d6 10c 0f6
084 00c 0e6 0e0 0e2 100 102 19c
104 0e0 0e2 0e2 15c 0e0 106 0f2
0e2 004 00d 022 0f6 1c4 184 144
080 104 0c4 01d 0b2 0a6 01d 0f6
0f2 14c 092 082 122 136 0cc 0b6
092 0b2 082 086 0b6 0b2 0a6 0a2
0b6 01d 0f6 004 0a2 00d 0a6 0a2
01d 0a2 010 080 090 120 130 022
00c 004 01d 0b2 0a6 01d 0f2 01c
082 00d 0f6 044 00c 022 184 086
104 082 126 0c4 084 044 004 1c4
184 1c4 144 144 104 132 142 126
156 162 176 186 096 0f6 0f6 1cc
010 080 090 120 130 140 150 160
170 180 190 1a0 022 00c 096 0b2
0a2 01d 0f2 0b2 0a2 004 01d 0f2
004 0f2 0f2 014 0f2 0f2 024 092
0b2 0a2 034 196 01d 092 004 0b2
0a2 014 01d 0f0 0f2 08c 0a6 0a2
096 01d 096 196 1a2 0c0 0b6 0cc
0a2 01d 092 09c 0f6 126 00d 0a2
01d 0f2 002 0f2 19c 00d 0f6 0f2
0e2 004 0e2 0e2 014 0e2 0e2 0a2
024 034 0b2 0a2 00d 022 044 184
144 104 0c4 084 004 1c4 0c4 084
044 004 1c4 0f2 152 162 142 092
08c 092 086 082 122 0a2 182 192
1a6 00c 010 080 090 120 130 140
150 160 170 180 190 1a0 1b0 022
00c 0f2 0b2 0a2 004 01d 1b6 0f2
004 0f2 0f2 014 0f2 0f2 176 024
0c2 0f2 0b2 0a2 034 01d 0b2 0a2
01d 132 004 0b2 0a2 014 01d 0f0
0f2 05c 136 136 1b2 0f6 0c0 0d0
10c 0b2 0a2 01d 1b2 132 1dc 126
096 0f2 08c 092 0a2 00d 022 0d2
0c2 0b6 0a6 0c4 01d 010 0d2 0c2
0b6 0a6 022 00d 0b6 0a6 022 0c6
0b2 0a2 1c4 01d 0f6 0f2 0e2 004
0b2 0a2 014 01d 0f0 01d 01d 010
022 00c 002 0a2 19c 00c 0a2 00c
0a6 0a2 00c 0a2 00c 0a2 00c 0f6
0d0 0e2 14c 0a6 004 0a2 00d 00c
0f6 0d0 0e2 14c 0a6 004 0a2 00d
00c 0f6 0c4 104 0e2 044 0e2 084
00c 022 0c4 01d 01d 010 0a2 022
00c 0a6 022 0b6 0a2 1c4 184 144
086 104 0c4 084 01d 01d 0c4 0f2
104 0a6 004 0a2 142 01d 0c4 104
132 044 092 084 0f2 0c4 104 122
044 0a2 084 01d 0c4 104 044 084
0c4 104 132 044 0a2 084 01d 0c4
104 044 0a2 084 01d 0f2 0c4 104
044 0a2 084 01d 01d 0b6 0a6 01d
1cc 0a6 0d2 0c2 0b6 01d 0a2 010
080 090 120 130 140 022 00c 022
184 1c4 144 104 0c4 082 0d2 00c
0f2 0cc 080 010 090 120 130 0c2
0a6 0a2 022 00d 0f6 08c 0c2 0d2
0a2 01d 0e2 0a6 0f2 0c2 0d2 0a2
080 010 090 120 130 022 00d 0f2
122 126 132 18c 0f6 10c 0f2 082
0b2 0a2 0b6 0a6 086 0b6 0c2 0d2
0b6 01d 0e2 0a6 0f2 0c2 0d2 0a2
00d 0f2 082 086 092 0f2 0b2 0a2
0b6 0a6 126 0b6 0c2 0d2 0b6 01d
0e2 0a6 0f2 0c2 0d2 0a2 00d 022
084 082 0e6 044 102 092 0f6 0d6
0c2 0b2 0a6 0f6 0a2 0d2 0c4 01d
0a2 0b2 01d 080 010 090 0a6 0a2
022 00d 0a6 0b2 00c 000 108 08e
00c 08d 004 04c 024 106 187 001
1a5 1a7 1a7 1a7 163 129 0cd 163
1a4 1a7 1a7 1a7 1a5 1e8 1cd 04c
064 02d 1c5 04a 00e 04d 06a 00d
04d 1ec 064 18e 18c 001 1ea 02d
064 0ae 12e 0a4 04d 024 08e 00c
12a 0ad 000 028 18c 14c 18e 06c
0ad 14d 0cf 0e8 128 14d 0a9 12e
1ae 000 001 106 004 004 004 004
005 064 044 00a 008 06e 104 107
000 044 00a 008 18d 104 0ae 08c
106 0e4 0a4 12f 084 064 0ae 12e
064 12e 18c 08e 00f 00e 04d 06d
000 005 181 10c 1e9 024 18d 0ad
1ad 08d 001 1a4 00e 064 089 14e
00e 0ad 184 0ad 000 1c9 04e 00e
0ad 0aa 1cd 184 00e 004 00f 04c
027 0ae 007 1cc 1cd 1c9 04e 00e
04c 00e 1c9 04e 00e 0ed 000 048
146 106 0ad 000 0aa 0a9 0c4 0ae
18c 1ed 06b 0ad 188 00d 064 0ad
18c 1ed 1ee 06c 000 188 00d 00a
02e 06c 000 04c 1e8 08e 048 006
024 04c 0cd 0ad 08c 06e 02e 000
08d 00e 089 12e 04c 00c 00c 08e
000 0ad 000 04a 00e 06d 18c 0c8
02d 00c 1ed 044 1ed 147 1ea 004
004 006 006 004 006 144 1a8 004
106 006 006 04f 006 12a 068 004
106 006 106 006 144 1c9 1a8 106
006 006 10f 006 061 004 004 10f
006 006 006 006 0ad 04e 00c 08c
06e 0c7 0ae 06b 08d 06b 1ac 1c9
04e 00e 1ce 1c9 04e 00e 0af 0ad
1ec 184 1ce 04e 164 1ce 000 1c9
04e 00e 08e 08c 00d 04c 00e 1c9
04e 00e 04e 024 0ae 000 0ad 1ac
027 02e 027 04e 067 08d 1c9 04e
00e 04c 1c9 04e 00e 04c 128 04c
00e 1ed 064 0ae 147 04c 004 106
005 08d 14e 0af 14f 04c 004 106
005 08d 14e 0af 14f 0ad 1ac 12c
10e 005 0ad 1cd 08d 0ad 1ac 12c
10e 005 0cc 1cc 1ec 1cc 000 0ad
0ae 184 04c 1ce 0ad 10e 121 04d
08c 1cc 00d 0ad 0ae 184 04c 18b
06f 1cc 0ad 00e 00c 08c 184 0af
18b 08c 12d 164 1cc 1cd 1c9 04e
00e 08c 12d 18c 000 1c9 04e 00e
08d 0c4 0ae 0ad 1ac 1e8 04c 0ad
12e 1cd 08d 0ad 00e 00c 0aa 1a4
04d 00e 00c 0ad 0ae 000 0aa 1a4
04d 06c 06e 0ad 1ec 000 1e8 024
0ae 064 0ac 0ad 04e 00c 04a 00c
04c 00e 06c 0ad 0ae 000 0aa 024
0ae 064 0ac 0ad 12d 000 129 024
18d 0ad 1ac 00f 12c 00e 1ec 184
04c 1ce 02e 04b 164 00b 1c9 04e
00e 000 1c9 04e 00e 000 1c9 04e
00e 000 0ae 18c 08d 1e8 0c4 00d
12e 104 129 0ae 08d 0aa 08d 1ec
000 1e8 0c4 00d 1ed 000 18c 1ed
08d 1e7 0ae 184 1ed 04c 06b 08d
12c 12e 1c9 04e 00e 06c 000 1c9
04e 00e 1ed 04c 18c 1ed 1ad 06c
00c 18d 1ac 000 064 18d 1ed 1ec
1cc 1e8 1cd 064 00d 009 06c 0a5
044 06c 1c5 12c 044 00c 1ee 001
18c 1ed 06c 1e7 0ae 184 1ce 045
06c 000 18c 1ed 06c 02e 00c 048
00c 06c 02e 00c 18c 1ed 1ad 06c
00c 04a 00c 0ad 1ee 08a 04c 1ee
02d 000 18c 1ed 08d 04a 00c 0c4
10e 08e 1ed 0eb 0ae 0ae 184 0ad
000 1c9 04e 00e 00c 04a 1cd 106
106 00d 084 08e 1ed 0eb 0ae 04a
00c 02a 1e9 044 06d 00e 08e 1ed
08e 0aa 064 1a8 08e 1ed 08d 1c9
02d 0af 048 104 08d 064 04d 12e
005 163 004 004 1eb 1e4 00b 004
004 163 001 163 004 004 1e4 1e5
1e5 00b 1ef 163 001 163 004 004
1e5 1e4 1eb 12b 184 1a6 163 004
1e4 1eb 185 185 1e5 18b 1a6 163
004 12e 124 00e 08e 0ae 02c 12d
00b 000 104 064 04f 08d 026 006
0a4 12d 0ed 18c 104 064 04f 08d
006 006 1a4 04c 000 044 00a 18d
1cd 0cd 007 0a6 146 027 000 184
10c 08d 02d 064 066 026 1a5 1a7
1a7 1a7 007 1a6 168 00d 1a7 1a7
1a7 1a7 1a5 12a 0ca 000 163 008
00b 121 004 1ac 001 12e 1ec 000
163 0a8 00b 121 0a4 12c 008 128
000 163 068 00b 121 045 084 00c
12c 04d 12e 001 163 1ea 00b 121
163 04a 163 127 163 049 1a6 001
163 188 169 14d 000 163 08a 169
14d 000 0a4 12c 008 089 004 065
084 064 0a5 163 029 045 163 127
1a5 1a7 1a7 164 12d 12e 14d 1ed
00b 1a7 1a7 1a7 1a5 0a9 12e 12d

.bram_init 23
0ff 0c0 0c0 0e9 0c0 0e0 1e0 0e0
0c0 0c0 1e0 0e0 1e0 0e0 0c0 0c0
0e0 0ff 0c0 0c0 0e0 0e0 0e0 0c0
0c0 0e0 0e0 1e0 0e0 0c0 0c0 0e0
0ff 0cb 1ff 0f1 0c0 0c0 0c0 0c0
0c0 0c0 0c0 0c0 0c1 0c0 0c6 1c0
0c0 0c0 1c6 0c0 0c0 0c0 0c0 0c0
0c0 0c0 0ff 0c0 0ed 0c1 0f7 0c0
0c6 0c0 0c0 1c1 0c4 0c0 1c0 0c0
1d0 0c0 0c0 0eb 0c0 0c0 0c0 0c0
0c0 0c0 0c0 0c0 0c0 0cd 0f6 0ed
0f5 0c6 0c0 0c6 0c6 1ff 0c0 0c0
0c0 0c0 0c0 0c0 0c1 0c0 0c0 0c6
0c0 0c6 0c0 0c6 0c0 1c1 0c4 0c0
0c0 0c0 0fd 0c0 0ed 0f4 0c0 0c0
0c0 0e0 0c0 0c0 0d0 0c0 0c0 0c0
0c0 0c0 0cf 0c0 0c0 0c0 0ed 0f2
0c0 0c0 0cf 0c1 0c0 0c0 0c0 1ee
0f2 0d0 1c0 1c0 0c0 0c0 0d0 0c1
1c0 0c0 0ee 0ff 0c0 1c0 0d0 0c1
0c0 0c0 0c0 0ee 0fe 0ff 0c0 0c0
0c0 0c0 0c0 1c0 0ee 0c0 0f0 0c0
0fd 0c0 0c0 0c0 0ee 0c0 1f0 0ea
0e0 0ea 0e0 0c0 0c0 0c0 0d5 0d5
1c0 0c0 0c0 0e0 0c0 0c0 0c0 0ff
0ee 0c0 0ee 0c0 0c0 1c0 0c0 0c0
0c0 0ff 0ea 1c0 0c0 0c0 0c0 0c0
0c0 1ea 0c1 0f2 0ea 0c0 0c0 0ea
0c1 0d5 0c0 0d5 0c1 1c0 0f1 0c0
0d5 0c0 0d5 0c1 0c0 0c0 0c0 0c0
0c0 1c0 0c0 0c0 0c0 0fe 0c0 0c0
0c0 1c0 0c0 0c0 0fe 0c0 0c0 0c0
0c0 0fe 0c0 0c0 0c0 0c0 0c0 0c0
0fe 0c0 0c3 0ff 0c0 0c0 0c0 0c0
0c0 0c0 1c0 0c0 0c0 0c0 1c0 0c1
0ee 1c0 0c0 0c0 0c0 1c0 0c0 0ff
0c2 0c0 0c0 0d0 0c0 0c0 0c0 0c0
0c0 0c0 0c0 0c0 0c0 1c0 0c0 0ff
0c0 0c0 0c0 0c0 0c0 1c0 0c0 1c0
0c0 0d0 0c0 0c0 0c0 0c0 0c0 0c0
1c0 0c0 0fd 0c0 0ff 0c0 1fe 0c0
0c0 0fe 0c1 0c1 0c0 0c0 0c1 1c1
0c0 0c0 0c0 1c0 0c0 0c0 0c0 0c0
0c0 1c0 0c0 0c3 0c0 0c0 0c0 0c0
1c0 0c0 1ff 0c0 0c0 1c2 0c0 0ef
0c0 0f3 0c0 1cd 0e4 0c0 0e8 0c0
0c0 1c0 0c0 0ff 0c0 0c2 0c0 0c0
0ef 0c0 0c0 0f2 0c0 0cd 0e3 0c1
0c1 0c1 0c1 1c0 0c0 0c0 0c0 0c0
1c0 0c0 1c0 0c0 1c0 1c1 0c0 0c0
0fc 0c0 0c0 0c0 0ee 0c0 0c0 1c0
0c0 1c0 0c0 0c0 0ef 0f0 0c0 0fc
0c0 0c0 0ed 0c0 0c0 0c0 0c0 0c0
0c0 0c0 0c0 0c0 0c0 0c0 0c0 0fd
0c0 0c0 0c0 0c0 0c0 0ef 0ee 0c0
0c0 0fb 0ff 0c0 0ff 0c0 0c0 0c0
0c0 0c0 0c0 0c0 0c0 0f0 0c0 0c0
0c0 0c0 0c0 0c0 0c0 0fe 0c4 0c0
0f0 0fe 0c0 0ea 0c0 0f0 0fe 0e0
0e0 0e0 1ff 0e0 0c0 0e0 0c2 1e0
0e0 0ff 1c0 0c0 1c0 0c0 0c0 0c0
0ff 0e0 0c0 0c0 0e0 0f0 0e0 0fc
0c0 0dc 0c0 0d0 0c0 0d0 0c0 0f6
0e8 0c0 0f1 0fb 0c0 0cd 0fb 0ff
0e0 0c0 0e0 0e0 0e0 0c0 0c0 0c0
0c0 0c3 0c0 0c0 0c0 0c0 0c0 0ff
0c1 0c0 0f0 0fb 0c0 0c0 0c0 0c0
0ff 0c0 0e5 0c0 0c0 0c0 0c0 0c0
0c0 0c0 0ff 0e0 0c0 0c0 0e0 0f1
0e0 0f8 0c0 1dc 0d0 1c0 0d0 0c0
0c0 0f2 0e5 0c0 0f1 0f8 0c0 1c0
0c0 0c0 0c0 0c0 0c0 0c0 0c0 0c0
0cd 0c0 0f7 0c0 0c0 0ff 0fd 0ff
0c0 0c0 0c0 0c0 1c0 0c0 0f1 0c0
0c0 0c0 1c0 1c0 0c0 0f6 0c0 0e2
0c0 0f0 0f5 1c0 0e5 1c0 0c2 0c8
0c0 0c0 0c0 0c8 0c0 0c0 0c0 0c0
0c0 1c0 0e6 0c0 0c0 0c0 0c0 0e9
0c0 0c0 0c0 0c0 0c0 0ed 1c0 0c0
0c0 0c1 0c0 0c0 0c0 0c0 0f1 0f3
0c0 0c0 0c0 0f2 0f3 0c0 0c0 0c0
1f2 0f2 0c0 1f2 1f2 1c0 0c0 0c0
1c0 0c0 0c0 0c0 0c0 1c0 0c0 1c0
0c0 1f3 0f1 0c0 0ff 0e0 0c0 0c0
0c0 0c0 0c0 0c0 0c1 0c0 0c0 0c6
0c0 0e0 1c0 0ee 1c0 0c0 0ff 0c0
0c6 0c0 0c1 1c0 0c6 1c6 1c0 1c0
0c0 0ff 0c0 0c6 0c0 1c0 0c0 1e0
0ee 0c6 0c0 0c0 1c0 0c6 1c0 0e0
0c0 1c0 1c0 0c6 0c0 1c2 1c0 0c6
1c0 0c1 0c6 0fe 0c0 0d9 0c0 0c6
1c0 0c0 1c0 0c6 1ff 1c0 0ee 0c0
0c0 1c1 1c0 0c6 1c0 0c6 0c0 1ff
0c0 0c0 1c0 0c6 0c6 0d0 0c0 0c0
0ff 0c0 0c0 0c0 0c0 0c6 0d9 0c0
1c0 0c0 1c0 1c0 1c0 0c1 0c0 0c1
0c6 0ff 0c0 0d8 0c0 0fa 0c6 0c6
0c0 0e0 0c0 0c1 0c0 1ee 0c0 0c2
0c6 1e0 0c0 0c0 0c0 0c0 1c0 0c0
0c0 0c0 0c0 0c0 0f9 0c6 0fe 0c0
0c0 0c0 0c0 1c0 1c0 0c0 0c0 0c0
0fe 0c0 1c6 0c0 0c6 0c0 1c6 0c0
1c6 1c0 0e0 1c0 0c0 0f4 0c0 0c0
0ff 1e9 0c0 0c0 1c1 0c0 1d8 0c0
1ff 0c0 0f7 0c0 0d8 1ff 1ff 0c0
0c6 0c0 0c6 0ff 0c0 0ff 0c0 0c0
0c0 0c0 0c0 0c0 1c0 0c0 0c0 0f3
0e5 0ff 0c0 0c0 0c0 0c0 0c0 0c0
0c0 0d9 0c0 0f4 0c0 0c0 0f2 0c0
0c0 0c0 1f3 0c0 0fe 0f3 0ff 0c0
1fd 0ff 0c0 0c0 0c0 0d8 0d8 0c0
0ff 0c0 0c0 0c0 0c0 0c0 0c0 0c0
1c0 0c0 0c0 0c0 0f2 1c0 0c0 0c0
0c0 0c0 0c0 0c0 0c0 0c0 0c0 0c0
0fb 0c0 0c0 0c0 0c0 1c0 0c0 0c0
1ff 0c0 0fe 0d8 0c0 0c0 1c0 0f1
0c0 0f3 1e1 0ff 0c1 0c0 0c0 0c0
0c0 0c0 0c0 1c0 0c1 0c6 0c0 0c0
0f4 0c0 0c2 0c0 0c0 1c0 0c0 0c0
0c0 1ff 1c2 0c3 1c0 0c1 0c0 0c6
1c0 1c3 0c0 1c0 1f4 1c0 0c0 1fc
0c0 0c0 0c0 1c0 1c1 0c0 0c0 0f4
0c0 0c0 0c4 1c0 0cb 1c0 1c1 0c1
0c0 1c0 0c0 0c3 0c0 1c2 0c0 1c0
1c0 0f4 1c0 0c0 1c0 0c0 1d0 1c0
0c0 0c0 0c0 1c0 0d0 0c0 1d0 1c0
1c0 0ff 0ff 0ff 1ff 0ff 0ff 1ff
1ff 1ff 0c0 0ff 0fe 0ff 0ff 0ce
1c0 0fe 0fd 1c0 1c0 0fd 0c0 0c0
1c0 1c0 0c0 1c0 0c0 0c0 0c0 0c0
1c0 0c0 0c0 0c0 1c0 1c0 0c0 0d0
0c0 1ff 0c0 0c0 0ff 1ff 0c0 0c0
0c0 0c0 0c0 0c0 0c0 0c0 0c0 0c0
0c0 0c0 0c0 1c0 0c0 0c0 0c0 0ff
0c0 0c0 0ff 0c0 0c0 0c0 1ff 0ff
0c0 0c0 0c0 0ff 1c0 0c0 0c0 0c0
0c0 0c0 0c0 1c0 1c0 1c0 1c0 1c0
0c0 1c0 0c0 0ff 1c0 1ff 0c0 0c0
0ff 0c0 0c6 0c0 0c0 0c0 1c0 0fe
0c0 0fe 0c0 0c1 0c0 0c6 0ff 0c0
0c0 0c0 0c0 0c0 0c0 0c0 0c0 0c0
1c0 0c0 0c0 1c0 1ff 0c0 0c0 0c0
0c0 1c0 0c0 1c0 0c0 0ff 0c0 0c0
0c0 0ff 0c0 0c0 0c0 0fd 1c0 0c1
0c8 0c8 0c0 0c0 1c0 0c0 0e9 0c1
0c0 0c3 0c0 0c0 0c0 0c3 0c0 0c1
0c0 1c0 0c3 1c1 0f7 0c0 0c0 0c0
1c3 0c1 0f7 0c0 0c0 0c0 0c0 0c0
0c0 0c0 0c0 0ff 0ff 0c0 0c0 1c0
0c0 1c0 0c0 0c0 0c0 0c0 1f7 0cb
0c0 0c0 0c6 0c0 0c0 0c0 0c0 0c0
0c0 0c0 1c0 0c1 0c3 0c0 0c0 1c6
0c0 0c0 1c0 0c0 0c1 0c0 1c0 0c0
0c0 1c0 1c0 0c0 1c0 000 146 140
1c0 1c0 000 1c0 03e 03f 000 080
179 140 140 141 0c0 107 1c8 0c0
000 172 140 140 140 0bf 040 180
000 040 180 000 0f8 1c0 0c0 1c0
1ff 080 000 000 17d 080 100 17c
000 0c0 100 03c 1c0 000 080 1c0
108 1ff 001 0c1 140 100 0c0 101
0ef 1c0 080 1c0 100 1ff 140 083
140 03e 080 000 000 140 03e 03f
180 17e 000 0c0 0c0 0c0 000 000
03d 001 0c0 0c0 040 000 001 16d
000 000 000 000 03c 000 100 1c0
000 13c 150 140 03c 104 1ff 17c
000 17f 083 140 040 000 040 100
1c0 180 080 140 0c1 141 041 100
0c0 100 03b 101 02b 040 080 107
100 0fa 040 006 0c0 000 000 0c0
100 086 180 140 032 040 0b6 139
100 0c0 040 080 100 1be 000 0c0
080 000 13e 000 0f5 100 03f 140
180 03c 1c0 000 180 000 000 000
180 000 140 040 000 180 000 140
100 045 000 0ff 0c0 140 0c0 080
000 040 1c0 000 100 0c0 002 000
043 100 040 100 140 180 140 0ec
000 03f 000 000 100 040 140 040
100 140 140 000 040 087 080 000
000 000 02b 03e 007 000 040 000
000 000 000 000 03e 000 040 03e
000 000 000 029 03d 040 047 000
000 000 000 000 0bd 000 000 000
029 03d 040 000 147 1c0 163 100
0fe 100 140 0c0 1bf 0c0 140 040
080 100 140 040 080 100 081 140
0c0 000 100 0c1 000 140 000 040
080 100 0c0 040 180 100 0c0 040
080 100 17f 000 080 000 17f 0c0
100 0bf 100 080 100 1b8 040 080
13e 100 07f 0be 100 100 121 140
100 17e 000 13d 0bf 100 000 000
100 180 100 000 000 100 000 000
100 180 100 000 007 142 0c0 180
0c0 100 140 1c0 181 140 0c0 180
0c0 100 180 140 0c0 140 000 140
0bf 000 101 0c0 134 100 080 1c0
0fe 17f 000 17e 100 03e 100 0c0
03d 140 140 0c0 100 100 000 0be
0fe 040 100 001 041 141 041 080
100 040 100 040 000 040 080 100
180 000 141 140 0c1 0c1 040 140
080 1c1 180 140 0c3 13f 100 000
1c0 0c0 100 141 101 000 100 000
1c7 046 0f4 142 0c7 006 0c6 003
082 003 0c1 140 1fd 17e 1c0 140
101 0c1 041 141 080 000 080 000
080 000 0c0 140 100 001 134 000
040 101 17f 040 1c1 0c1 081 000
100 0c0 080 0c0 000 140 040 080
100 001 041 080 13e 000 040 080
100 03c 0c0 040 1ff 0bf 000 140
080 000 103 080 1c0 0bd 1c0 080
000 080 000 140 140 03f 180 000
040 100 0c0 000 140 13f 0c0 1bf
0bf 0c0 040 080 100 180 03f 07f
080 100 140 100 180 000 1c0 100
100 040 040 001 140 041 181 180
100 0ff 040 141 1fc 040 07c 000
03f 140 1bc 1bf 03c 100 084 083
180 003 040 100 0c0 003 140 000
140 000 180 000 043 080 140 140
140 040 080 140 180 000 1c0 100
100 1c0 140 100 080 0c0 040 12c
100 00b 1bf 000 043 1c3 140 000
0c0 0f4 140 1ca 100 080 00b 100
003 040 080 100 1c0 1c3 040 003
13f 1c0 148 0c0 140 1fc 100 1c3
140 080 140 03a 041 081 0c0 146
0c0 100 026 042 0c0 140 040 040
040 080 100 001 040 000 040 100
043 0c0 009 001 1c0 001 1c0 003
03f 0ff 080 0c0 000 038 000 000
1c0 1c0 100 0c0 080 0c0 038 000
1fe 000 1ff 1c0 004 000 0c1 004
001 1c4 1c2 1c0 1c0 1c0 000 0c3
000 140 000 080 083 080 140 100
0c0 03f 000 003 040 005 000 080
000 1c0 040 040 000 002 040 000
002 080 000 064 000 000 0c0 040
1c0 1c0 000 0a3 180 081 000 000
140 040 000 003 080 0bd 140 141
140 140 140 040 0c0 140 17f 143
140 166 140 036 081 03c 0c3 0ff
0fe 07f 000 100 080 1c0 080 000
0c0 0bf 0c0 043 03f 080 000 1c0
036 0c0 0c0 0c0 064 176 000 040
080 1ec 080 0ac 0c0 0ac 0c0 07f
0c0 0ec 0c0 080 0ff 100 000 040
0c7 180 039 140 028 0fe 0c0 140
140 038 03e 080 000 177 03f 000
140 000 177 0ff 140 140 0c0 080
140 140 140 023 141 100 046 040
0c0 140 146 140 140 140 080 180

.bram_init 24
000 000 000 000 080 091 092 0a1
093 140 091 150 090 091 080 000
050 090 000 040 020 050 0a0 051
0e0 052 053 054 055 056 057 050
051 052 053 054 055 056 057 050
051 052 053 054 055 056 057 050
051 052 053 054 055 056 057 061
001 181 190 000 080 020 000 040
050 090 050 090 050 090 050 051
051 051 051 052 052 052 052 053
053 053 053 054 054 054 054 055
055 055 055 056 056 056 056 057
057 057 057 060 0a0 040 000 000
000 001 001 001 001 002 002 002
002 003 003 003 003 004 004 004
004 005 005 005 005 006 006 006
006 007 007 007 007 001 170 001
181 190 049 141 001 181 001 1c1
157 190 141 181 1b4 001 141 009
181 150 141 176 010 080 001 141
150 008 000 001 141 001 150 001
141 151 170 040 001 170 001 141
150 040 001 141 150 001 141 151
142 0b0 040 140 083 092 080 00f
007 001 092 097 096 095 093 091
090 094 093 092 091 090 007 002
001 187 005 1c7 005 005 141 1d4
03c 0c4 064 04e 147 1d3 1c3 1cb
143 003 1ac 092 092 094 094 095
095 095 095 096 096 096 096 080
040 040 175 007 045 134 044 07c
007 132 18c 07c 047 1d4 004 1d0
1f8 007 043 002 004 004 000 007
046 137 007 043 04f 002 147 000
007 04a 002 142 1d4 001 044 04f
147 06f 004 04a 002 1f8 082 146
1d2 03d 007 1d1 009 1d7 141 004
1d2 1d3 106 10f 147 114 084 113
004 007 042 007 1d0 1d1 1d2 1f8
114 081 114 08f 114 08f 004 1d2
112 04c 144 007 011 1c0 011 1ce
1d2 1f8 044 107 1f8 044 004 04d
1f8 004 1d0 004 005 006 006 006
006 1d7 13c 0c4 064 04c 1d0 002
1f8 04b 147 1d4 074 1d0 002 1f8
044 1d1 04c 144 004 010 011 012
013 1d4 004 082 001 140 00c 144
014 044 013 1f8 04a 104 078 1d0
0c4 064 035 077 042 04a 1d4 044
1d0 1f8 044 18c 079 1c9 07c 040
107 1d0 001 1d7 139 0c4 064 046
042 03a 17f 07c 044 07c 1bb 1d0
1f8 107 1d0 1c1 1cf 1d4 044 1d0
1f8 1d4 004 1d2 1f8 140 1d4 004
005 00c 144 014 004 1b8 1d4 001
004 00c 144 062 017 107 1b5 017
103 017 106 044 004 1f8 041 189
1f9 1c8 044 07c 133 107 1d0 1d7
139 0c4 064 046 173 001 1f0 036
0fa 149 107 1d0 1f8 04d 1f8 079
1ca 1f8 1d4 07a 041 04c 1d1 144
001 050 051 052 053 1f8 153 103
153 106 183 143 1f8 003 090 091
092 040 080 096 082 03a 095 082
0c2 142 093 092 097 010 03a 082
010 020 002 1f8 1f8 018 093 093
042 002 1f8 000 03a 080 082 097
096 094 095 093 092 091 090 097
010 03a 082 010 03b 1c2 1c4 022
08d 01b 1d2 073 1d1 183 1d0 003
1d2 1d3 002 01a 004 005 005 005
053 1cf 03a 082 000 020 002 1f8
020 086 020 080 087 083 1e3 1ce
002 00e 075 002 004 01c 105 005
002 005 005 020 082 00c 092 091
090 092 093 020 083 002 093 004
093 1ca 002 020 1f8 082 09a 053
1f8 005 00f 020 083 1f8 020 083
1f8 007 1eb 020 0a2 083 1c3 1c7
0c3 1cc 0a3 0a3 0c2 1cb 1f3 1ca
1eb 033 1ca 082 02a 018 085 002
020 042 003 04d 03a 082 010 000
020 083 1f8 0a3 1c1 1c2 1c9 002
020 002 090 092 092 094 094 095
095 095 095 080 040 0a3 0a2 0a3
1cb 08a 1f3 0a2 103 082 1f3 0a2
002 08a 1f2 010 002 020 1f8 002
020 0a3 0a3 003 1cb 14b 1f3 0a3
002 002 1f3 0a3 14b 1f3 1f8 002
042 020 1f8 03a 082 010 002 1f8
080 04b 095 0c2 1d2 094 084 03a
082 093 092 091 090 097 097 096
096 095 104 03d 010 045 03d 03d
020 092 090 092 094 094 095 095
095 095 096 096 03a 082 080 010
003 042 1ea 002 003 083 153 083
183 194 1c3 1e2 003 1fb 03a 1c3
0c2 082 084 006 010 03e 083 1e2
042 006 010 00b 006 006 00c 102
010 006 006 083 1e2 0c3 1fb 07f
1c2 010 006 008 006 006 00b 042
0c4 1f8 142 010 006 1f8 182 010
1f8 102 010 006 1f8 080 04a 092
003 0d2 0c2 0c2 002 093 018 008
002 092 090 03a 082 080 010 083
03a 002 082 010 092 090 03a 082
080 010 103 103 1d0 1c3 1ce 0d0
003 0a3 1c7 1cb 002 040 082 1f8
1c3 000 1c0 142 1c3 1e3 146 147
083 08a 102 090 1e2 0c5 0ca 142
040 083 080 003 002 1f8 040 080
096 095 04a 04a 094 093 092 097
084 0c4 105 002 042 00b 002 000
013 082 1d2 008 08f 013 0c2 102
1d3 1c0 012 090 092 092 094 094
095 080 040 002 1f8 080 092 091
04a 04a 093 002 042 00e 090 092
092 080 040 013 002 1c0 1f8 040
080 03a 094 093 082 04c 03c 095
092 091 090 097 096 002 010 04d
084 03d 0c4 03d 003 102 000 013
1d3 148 1d3 1d2 10a 0c3 142 008
003 002 00d 183 182 008 042 003
04c 090 092 092 094 094 095 095
095 080 040 080 083 00b 093 182
1c3 1d3 1c3 183 187 1cc 0a3 1cb
03a 0c2 03a 082 008 090 080 040
024 03a 082 008 0c3 1d2 080 003
082 096 097 008 093 082 1e3 1c0
03a 082 008 090 092 080 040 082
03a 082 008 003 1d0 1f8 003 1e4
03a 082 008 080 092 0c2 012 003
082 091 093 008 093 082 1e3 1c1
03a 082 008 090 092 092 080 040
012 003 082 008 093 1e3 1c4 03a
082 1f8 093 010 092 042 010 082
03a 082 008 1f8 03a 080 082 093
008 090 03a 082 080 008 003 1e4
03a 082 008 080 091 0c2 097 084
052 003 082 092 093 090 096 008
093 082 1e3 1c4 03a 082 008 090
092 092 094 094 095 080 040 052
003 082 008 093 084 1e3 1c4 03a
082 1f8 003 0c0 052 003 082 008
093 085 1e3 1c4 03a 082 1f8 003
0ce 052 003 082 008 083 003 003
003 002 002 144 182 184 18e 1c0
1c3 143 1f8 005 003 1f8 1c8 1c3
1f8 1d0 1c3 1f8 03a 082 1f8 003
1e4 03a 082 008 080 092 0c2 091
082 012 003 082 097 093 090 008
093 084 1e3 1c3 03a 082 008 090
092 092 094 094 080 040 012 003
082 008 093 084 1e3 1c4 03a 082
1f8 003 003 044 012 003 082 008
093 083 1e3 1c4 03a 082 1f8 003
1cb 0c3 083 184 153 1c3 110 1f8
003 1e4 03a 082 008 080 090 0c4
092 003 082 092 093 091 097 096
008 093 082 1e3 1c4 03a 082 008
090 092 092 094 094 095 080 040
092 003 082 008 093 082 1e3 1c4
042 082 1f8 092 003 082 008 093
084 1e3 1c4 03a 082 1f8 013 053
106 043 002 102 008 003 0c4 002
042 0cd 1c0 042 082 1f8 003 004
045 1f8 042 082 1f8 024 042 082
008 080 096 0c2 095 082 012 003
082 094 097 008 093 084 1e3 1c2
03a 082 008 090 092 092 094 080
040 003 044 012 082 003 008 093
082 1e3 1c5 042 082 1f8 002 083
082 1f8 1f8 024 042 082 008 080
096 0c2 095 082 012 003 082 094
097 008 093 084 1e3 1c2 03a 082
008 090 092 092 094 080 040 003
044 012 082 003 008 093 082 1e3
1c5 03a 082 1f8 002 082 018 1f8
003 1e4 042 082 008 080 092 0c2
091 082 012 003 082 097 093 090
096 008 093 084 1e3 1c4 03a 082
008 090 092 092 094 094 095 080
040 012 003 082 008 093 085 1e3
1c4 03a 082 1f8 003 004 041 012
003 082 008 093 01c 1e3 1c4 042
082 1f8 003 044 012 003 082 008
093 01b 1e3 1c5 042 082 1f8 003
083 102 0c2 010 1f8 00b 003 1d0
040 024 042 082 008 080 092 0c2
091 082 012 003 082 097 093 090
008 093 084 1e3 1c3 03a 082 008
090 092 092 094 094 080 040 003
047 012 003 082 008 093 084 1e3
1c4 042 082 1f8 003 044 012 082
003 008 093 082 1e3 1c5 042 082
1f8 002 003 1ee 012 082 003 008
093 082 1e3 1c6 042 082 1f8 004
002 0c3 003 082 1f0 003 1e4 042
082 008 080 092 0c2 091 082 012
003 082 090 093 097 008 093 084
1e3 1c3 042 082 008 090 092 092
094 094 080 040 012 003 082 008
093 084 1e3 1c4 042 082 1f8 003
044 012 003 082 008 093 083 1e3
1c5 03a 082 1f8 003 0c2 082 028
1f8 024 042 082 008 080 090 044
091 003 0d2 082 082 097 093 092
020 084 08f 003 042 082 020 082
080 042 042 082 008 003 082 002
020 090 092 092 094 094 080 040
094 042 042 083 082 008 082 010
083 003 082 082 020 081 042 082
008 082 020 003 0c2 1f8 093 101
082 002 028 093 002 002 010 1f8
002 010 03a 082 1f8 003 1e4 042
082 008 080 096 0c2 012 003 082
095 097 008 093 082 1e3 1c1 042
082 008 090 092 092 080 040 012
082 003 008 093 082 1e3 1c4 03a
082 1f8 042 028 1f8 002 002 010
003 1e4 042 082 008 080 092 0c2
012 003 082 091 093 008 093 082
1e3 1c1 042 082 008 090 092 092
080 040 012 003 082 008 093 082
1e3 1c4 03a 082 1f8 028 00a 042
0ea 07b 082 093 008 092 07a 028
028 1f8 080 002 097 096 095 03a
094 093 1f0 1f0 018 002 008 042
082 008 042 082 008 042 082 008
042 082 008 042 082 008 002 008
042 082 008 042 082 008 002 008
042 082 008 1f0 002 008 042 082
008 002 008 042 082 008 042 042
003 0c2 082 008 042 042 003 003
0c2 082 008 042 002 082 008 042
082 008 042 082 008 002 102 028
002 008 042 082 008 002 012 028
002 008 042 082 008 002 012 028
002 008 042 082 008 002 002 028
002 008 028 082 042 082 093 008
092 042 028 028 093 028 1a3 1c3
0a3 092 042 082 008 028 082 042
082 008 028 003 086 028 082 042
082 008 04a 082 008 042 082 008
002 002 028 002 008 002 008 042
082 008 002 008 028 003 082 084
042 082 008 028 002 008 1f0 043
042 082 000 1f0 084 042 082 000
002 000 042 082 000 000 044 042
082 042 000 044 002 082 000 0a3
1c6 002 000 083 082 082 1f0 082
092 083 1f0 08b 0c2 000 082 042
000 1f8 080 091 002 092 095 042
00d 097 096 094 043 093 090 093
092 091 090 097 085 0c5 004 042
145 1c0 1c3 1ce 04c 04d 084 1c5

.bram_init 25
06f 000 000 000 113 023 023 08b
023 0e7 083 10b 083 083 113 00b
10b 18b 0b7 093 10b 023 10b 023
10b 023 023 023 023 023 023 023
023 023 023 023 023 023 023 023
023 023 023 023 023 023 023 023
023 023 023 023 023 023 023 08b
117 113 023 137 113 0ef 0b7 093
103 00b 103 08b 103 10b 183 003
083 103 183 003 083 103 183 003
083 103 183 003 083 103 183 003
083 103 183 003 083 103 183 003
083 103 183 08b 10b 067 093 113
193 013 093 113 193 013 093 113
193 013 093 113 193 013 093 113
193 013 093 113 193 013 093 113
193 013 093 113 193 093 00b 117
113 023 097 093 117 113 197 193
003 023 093 113 0e3 097 093 117
113 023 093 0e3 117 113 097 093
10b 0ef 06f 097 093 113 023 097
093 083 00b 067 093 00b 097 093
023 067 097 093 023 097 093 083
063 00b 067 067 193 103 113 137
1b7 0b7 023 023 023 023 023 023
023 023 023 023 023 023 093 093
113 113 013 193 093 113 093 003
063 0b3 083 063 063 183 113 193
0b3 193 063 003 083 103 183 003
083 103 183 003 083 103 183 113
067 063 063 013 063 063 093 093
013 063 0b3 0b3 063 003 013 023
06f 013 063 013 113 193 06f 013
063 063 013 063 0e3 013 0e3 06f
013 0e3 013 0e3 083 193 093 013
033 063 013 0e3 113 06f 113 0e3
003 063 013 023 193 003 1b3 113
023 023 063 013 033 103 113 023
113 013 063 013 023 023 023 06f
103 063 103 063 103 0e3 013 023
023 013 033 013 183 063 183 063
023 06f 093 013 06f 093 013 0e3
06f 113 023 193 193 013 093 137
193 003 063 0b3 083 063 023 113
06f 063 063 083 063 023 113 06f
013 023 013 033 093 023 023 023
023 003 093 113 0e3 0e3 013 033
083 093 023 06f 063 093 063 023
0b3 083 063 063 063 063 083 093
023 06f 093 0b3 1b3 0e3 0b3 063
013 023 193 003 063 0b3 083 063
013 013 063 093 093 093 063 023
06f 013 023 193 0e3 083 093 023
06f 003 013 023 06f 0e3 003 093
0e3 013 033 003 013 0e3 003 193
093 013 033 0e3 003 013 063 003
063 003 0e3 093 013 06f 193 1b3
1b3 063 093 093 0e3 013 023 003
063 0b3 083 063 063 193 0e3 063
0e3 063 013 023 06f 0e3 06f 193
0e3 06f 083 0e3 193 093 023 0b3
193 023 023 023 023 06f 003 063
003 0e3 113 093 06f 193 023 023
023 067 113 023 013 137 023 113
093 193 023 023 023 0ef 137 113
0ef 0ef 113 0ef 0ef 0ef 083 003
193 113 0ef 06f 137 113 113 023
023 023 023 023 023 023 023 023
0ef 137 113 0ef 1b7 013 113 103
063 1b7 023 137 023 113 023 113
023 023 013 0b7 193 013 093 113
183 063 137 113 06f 0ef 013 06f
0ef 063 0ef 063 063 1b3 183 063
013 063 037 093 193 137 013 093
013 113 193 0ef 063 063 023 023
023 023 023 0ef 023 013 023 0e3
183 0e3 113 0ef 06f 113 013 023
06f 063 063 0ef 123 06f 0ef 0a3
06f 063 0e3 0ef 183 193 1b3 023
193 0e3 183 103 193 193 1b3 013
193 1b3 013 113 013 0ef 063 113
0ef 093 193 0e3 137 113 0ef 06f
0ef 1a3 06f 183 063 063 063 113
0ef 113 083 003 083 103 183 003
083 103 183 113 067 183 103 003
193 113 1b3 103 013 193 1b3 103
093 113 133 0ef 113 0ef 06f 113
0ef 183 083 013 193 093 1b3 083
193 113 1b3 083 093 0b3 0ef 113
093 0ef 06f 137 113 0ef 113 06f
113 1b7 023 093 183 023 113 137
113 023 023 023 023 023 023 023
023 023 193 0b7 0ef 037 137 1b7
063 003 083 083 103 183 003 083
103 183 003 083 137 113 113 06f
193 013 063 013 193 0b3 083 113
133 023 193 0e3 193 193 137 193
193 113 133 013 0ef 0b7 1b3 183
113 013 0ef 0e3 013 093 063 113
0ef 013 093 1b3 183 193 193 063
113 0ef 013 0e3 013 093 063 0b3
1b3 06f 113 0ef 013 06f 113 0ef
06f 113 0ef 013 06f 113 1b7 023
193 003 193 1b3 113 023 0ef 063
193 003 083 137 113 113 06f 013
137 193 113 0ef 003 083 137 113
113 06f 193 113 023 193 0e3 023
113 183 063 063 113 067 113 06f
193 06f 023 113 193 083 0e3 063
093 113 133 023 183 0e3 0e3 113
067 193 023 113 113 06f 067 113
023 023 037 0b7 023 023 023 023
113 193 013 013 093 063 113 06f
183 113 183 0ef 063 183 113 193
183 0e7 103 083 003 083 103 183
003 113 067 013 06f 113 023 023
037 0b7 023 013 093 063 083 003
083 113 067 183 013 0e7 06f 067
113 137 023 023 113 137 1b7 023
023 023 023 023 023 093 0ef 037
113 0b7 193 137 113 013 06f 183
083 063 003 183 063 013 113 0ef
113 013 0e3 063 113 0ef 093 193
0e3 083 003 083 103 183 003 083
103 113 067 113 113 1b7 023 193
093 003 193 113 1a3 0e3 183 063
1b7 193 137 113 0ef 083 113 067
063 137 113 06f 193 103 113 013
193 023 023 0ef 183 013 183 063
137 113 0ef 083 003 113 067 193
137 113 0ef 1b7 023 06f 193 063
137 113 06f 113 023 013 103 013
193 023 023 0ef 183 093 183 063
137 113 0ef 083 003 083 113 067
103 013 193 0ef 183 183 063 137
113 06f 023 0ef 183 113 0ef 193
137 113 0ef 06f 137 113 113 023
0ef 083 137 113 113 06f 193 063
137 113 06f 113 023 093 023 193
103 013 193 023 023 023 023 0ef
183 013 183 063 137 113 0ef 083
003 083 103 183 003 113 067 103
013 193 0ef 183 113 183 063 137
113 06f 193 063 103 013 193 0ef
183 013 183 063 137 113 06f 113
063 103 013 193 0ef 113 193 093
013 193 113 0e3 063 063 063 023
193 093 06f 013 113 06f 023 193
06f 023 193 06f 137 113 06f 193
063 137 113 06f 113 023 013 023
093 103 013 193 023 023 023 0ef
183 193 183 063 137 113 0ef 083
003 083 103 183 113 067 103 013
193 0ef 183 113 183 063 137 113
06f 193 113 063 103 013 193 0ef
183 113 183 063 137 113 06f 193
093 033 0b3 0e3 083 193 023 06f
193 063 137 113 06f 113 023 113
103 013 193 023 023 023 023 023
0ef 183 013 183 063 137 113 0ef
083 003 083 103 183 003 113 067
103 013 193 0ef 183 093 183 063
137 113 06f 103 013 193 0ef 183
113 183 063 137 113 06f 003 103
063 093 193 113 0ef 193 193 013
093 0e3 063 137 113 06f 193 193
037 06f 137 113 06f 063 137 113
06f 113 023 013 023 093 103 013
193 023 023 0ef 183 113 183 063
137 113 0ef 083 003 083 103 113
067 193 063 103 193 013 0ef 183
193 183 063 137 113 06f 193 013
113 0ef 06f 063 137 113 06f 113
023 013 023 093 103 013 193 023
023 0ef 183 113 183 063 137 113
0ef 083 003 083 103 113 067 193
063 103 193 013 0ef 183 193 183
063 137 113 06f 193 113 0ef 06f
193 063 137 113 06f 113 023 013
023 093 103 013 193 023 023 023
023 0ef 183 193 183 063 137 113
0ef 083 003 083 103 183 003 113
067 103 013 193 0ef 183 013 183
063 137 113 06f 193 113 063 103
013 193 0ef 183 133 183 063 137
113 06f 193 063 103 013 193 0ef
183 0b3 183 063 137 113 06f 093
013 193 113 0ef 06f 1b7 113 023
067 063 137 113 06f 113 023 013
023 093 103 013 193 023 023 023
0ef 183 193 183 063 137 113 0ef
083 003 083 103 183 113 067 193
063 103 013 193 0ef 183 113 183
063 137 113 06f 193 063 103 193
013 0ef 183 193 183 063 137 113
06f 193 193 063 103 193 013 0ef
183 193 183 063 137 113 06f 113
193 093 013 113 0ef 193 063 137
113 06f 113 023 013 023 093 103
013 193 023 023 023 0ef 183 113
183 063 137 113 0ef 083 003 083
103 183 113 067 103 013 193 0ef
183 193 183 063 137 113 06f 193
063 103 013 193 0ef 183 013 183
063 137 113 06f 013 193 113 0ef
06f 063 137 113 06f 113 023 137
023 013 083 113 193 023 023 023
0ef 193 063 013 193 113 0ef 013
063 137 193 113 0ef 013 193 113
0ef 083 003 083 103 183 113 067
103 137 193 013 113 0ef 113 0ef
093 013 193 113 0ef 063 137 113
0ef 113 0ef 013 193 06f 003 063
193 113 0ef 183 033 113 0ef 06f
113 0ef 137 113 06f 193 063 137
113 06f 113 023 013 103 013 193
023 023 0ef 183 093 183 063 137
113 0ef 083 003 083 113 067 103
193 013 0ef 183 193 183 063 137
113 06f 113 0ef 06f 1b7 137 06f
193 063 137 113 06f 113 023 013
103 013 193 023 023 0ef 183 093
183 063 137 113 0ef 083 003 083
113 067 103 013 193 0ef 183 013
183 063 137 113 06f 0ef 193 137
193 013 113 023 0ef 183 113 0ef
0ef 06f 113 113 023 023 023 037
023 023 0ef 0ef 0ef 113 0ef 137
113 0ef 137 113 0ef 137 113 0ef
137 113 0ef 137 113 0ef 113 0ef
137 113 0ef 137 113 0ef 113 0ef
137 113 0ef 0ef 113 0ef 137 113
0ef 113 0ef 137 113 0ef 1b7 137
013 193 113 0ef 1b7 137 093 013
193 113 0ef 137 193 113 0ef 137
113 0ef 137 113 0ef 193 137 0ef
113 0ef 137 113 0ef 193 137 0ef
113 0ef 137 113 0ef 193 137 0ef
113 0ef 137 113 0ef 193 137 0ef
113 0ef 0ef 093 137 113 023 0ef
183 113 0ef 0ef 023 0ef 1b7 193
033 183 137 113 0ef 0ef 193 137
113 0ef 0ef 193 063 0ef 193 137
113 0ef 137 113 0ef 137 113 0ef
193 137 0ef 113 0ef 113 0ef 137
113 0ef 113 0ef 0ef 193 093 063
137 113 0ef 0ef 113 0ef 0ef 063
137 113 0ef 0ef 063 137 113 0ef
113 0ef 137 113 0ef 0ef 137 0b7
193 113 0ef 1b7 193 113 0ef 183
063 113 0ef 013 193 113 0ef 193
103 013 0ef 063 113 0ef 193 113
0ef 06f 113 023 0b7 023 023 013
0b7 023 023 023 193 023 023 023
023 023 023 023 113 013 193 093
093 023 193 0e3 137 1b7 113 193

.bram_init 26
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 27
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 28
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 29
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 30
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 31
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 32
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 33
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 34
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 35
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 36
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 37
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 38
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 39
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 40
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 41
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 42
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 43
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R34C37:MIB_EBR6 MIB_R34C38:MIB_EBR7 MIB_R34C39:MIB_EBR8
word: EBR3.WID 001000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C15:MIB_EBR2 MIB_R34C16:MIB_EBR3 MIB_R34C17:MIB_EBR4
word: EBR1.WID 101000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C13:MIB_EBR0 MIB_R34C14:MIB_EBR1
word: EBR0.WID 011000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C31:MIB_EBR0 MIB_R34C32:MIB_EBR1
word: EBR0.WID 010110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX INV
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C28:MIB_EBR6 MIB_R34C29:MIB_EBR7 MIB_R34C30:MIB_EBR8
word: EBR3.WID 110110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE PDPW16KD
enum: EBR3.PDPW16KD.DATA_WIDTH_R 36
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX INV
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C51:MIB_EBR0 MIB_R34C52:MIB_EBR1
word: EBR0.WID 111000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C13:MIB_EBR0 MIB_R10C14:MIB_EBR1
word: EBR0.WID 001110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C64:MIB_EBR4 MIB_R10C65:MIB_EBR5 MIB_R10C66:MIB_EBR6
word: EBR2.WID 101110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C60:MIB_EBR0 MIB_R10C61:MIB_EBR1
word: EBR0.WID 011110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C42:EBR_CMUX_UR MIB_R10C43:MIB_EBR1
word: EBR0.WID 111110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C44:MIB_EBR2 MIB_R10C45:MIB_EBR3 MIB_R10C46:MIB_EBR4
word: EBR1.WID 000001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C26:MIB_EBR4 MIB_R10C27:MIB_EBR5 MIB_R10C28:MIB_EBR6
word: EBR2.WID 000100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C46:MIB_EBR4 MIB_R10C47:MIB_EBR5 MIB_R10C48:MIB_EBR6
word: EBR2.WID 100001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C71:MIB_EBR2 MIB_R10C72:MIB_EBR3 MIB_R10C73:MIB_EBR4
word: EBR1.WID 010001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C48:MIB_EBR6 MIB_R34C49:MIB_EBR7 MIB_R34C50:MIB_EBR8
word: EBR3.WID 110000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE PDPW16KD
enum: EBR3.PDPW16KD.DATA_WIDTH_R 36
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX INV
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C28:MIB_EBR6 MIB_R10C29:MIB_EBR7 MIB_R10C30:EBR_SPINE_UL0
word: EBR3.WID 100100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C17:MIB_EBR4 MIB_R10C18:MIB_EBR5 MIB_R10C19:MIB_EBR6
word: EBR2.WID 110001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C37:MIB_EBR6 MIB_R10C38:MIB_EBR7 MIB_R10C39:EBR_CMUX_UL
word: EBR3.WID 001001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C62:MIB_EBR2 MIB_R10C63:MIB_EBR3 MIB_R10C64:MIB_EBR4
word: EBR1.WID 010100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C10:MIB_EBR6 MIB_R10C11:MIB_EBR7 MIB_R10C12:EBR_SPINE_UL1
word: EBR3.WID 101001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C57:MIB_EBR6 MIB_R10C58:MIB_EBR7 MIB_R10C59:MIB_EBR8
word: EBR3.WID 110100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C19:MIB_EBR6 MIB_R10C20:MIB_EBR7 MIB_R10C21:MIB_EBR8
word: EBR3.WID 011001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C66:MIB_EBR6 MIB_R10C67:MIB_EBR7 MIB_R10C68:MIB_EBR8
word: EBR3.WID 111001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C6:MIB_EBR2 MIB_R10C7:MIB_EBR3 MIB_R10C8:MIB_EBR4
word: EBR1.WID 001100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C69:MIB_EBR0 MIB_R10C70:MIB_EBR1
word: EBR0.WID 000101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C15:MIB_EBR2 MIB_R10C16:MIB_EBR3 MIB_R10C17:MIB_EBR4
word: EBR1.WID 100101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C35:MIB_EBR4 MIB_R34C36:MIB_EBR5 MIB_R34C37:MIB_EBR6
word: EBR2.WID 101100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C8:MIB_EBR4 MIB_R10C9:MIB_EBR5 MIB_R10C10:MIB_EBR6
word: EBR2.WID 010101000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C48:MIB_EBR6 MIB_R10C49:MIB_EBR7 MIB_R10C50:EBR_SPINE_UR0
word: EBR3.WID 110101000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A WRITETHROUGH
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C55:MIB_EBR4 MIB_R10C56:MIB_EBR5 MIB_R10C57:MIB_EBR6
word: EBR2.WID 011100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C31:MIB_EBR0 MIB_R10C32:MIB_EBR1
word: EBR0.WID 111100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C73:MIB_EBR4 MIB_R10C74:MIB_EBR5 MIB_R10C75:MIB_EBR6
word: EBR2.WID 000010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C22:MIB_EBR0 MIB_R10C23:MIB_EBR1
word: EBR0.WID 100010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C17:MIB_EBR4 MIB_R34C18:MIB_EBR5 MIB_R34C19:MIB_EBR6
word: EBR2.WID 010010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C51:MIB_EBR0 MIB_R10C52:MIB_EBR1
word: EBR0.WID 110010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C33:MIB_EBR2 MIB_R10C34:MIB_EBR3 MIB_R10C35:MIB_EBR4
word: EBR1.WID 001010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C24:MIB_EBR2 MIB_R10C25:MIB_EBR3 MIB_R10C26:MIB_EBR4
word: EBR1.WID 101010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C42:MIB_EBR0 MIB_R34C43:MIB_EBR1
word: EBR0.WID 011010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C35:MIB_EBR4 MIB_R10C36:MIB_EBR5 MIB_R10C37:MIB_EBR6
word: EBR2.WID 111010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C4:MIB_EBR0 MIB_R10C5:MIB_EBR1
word: EBR0.WID 000110000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C53:MIB_EBR2 MIB_R10C54:MIB_EBR3 MIB_R10C55:MIB_EBR4
word: EBR1.WID 100110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R71C2:PLL0_LL MIB_R71C3:BANKREF8
word: CLKI_DIV 0000000
word: CLKFB_DIV 0010111
word: CLKOP_DIV 0001001
word: CLKOP_CPHASE 0001001
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0001001
word: CLKOS_CPHASE 0001110
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0000000
word: CLKOS2_CPHASE 0000000
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000111
word: CLKOS3_CPHASE 0000000
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0010000
word: ICP_CURRENT 00110
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 10
word: MFG_ENABLE_FILTEROPAMP 1
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH INT_OS2
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

