{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:45:17 2015 " "Info: Processing started: Sat Dec 26 16:45:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 137.68 MHz 7.263 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 137.68 MHz between source memory \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]\" (period= 7.263 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.963 ns + Longest memory register " "Info: + Longest memory to register delay is 6.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a3 2 MEM M4K_X17_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y5; Fanout = 4; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 126 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.178 ns) 4.365 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~12 3 COMB LCCOMB_X13_Y5_N14 2 " "Info: 3: + IC(0.813 ns) + CELL(0.178 ns) = 4.365 ns; Loc. = LCCOMB_X13_Y5_N14; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.517 ns) 5.444 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~14 4 COMB LCCOMB_X14_Y5_N10 2 " "Info: 4: + IC(0.562 ns) + CELL(0.517 ns) = 5.444 ns; Loc. = LCCOMB_X14_Y5_N10; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.524 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~17 5 COMB LCCOMB_X14_Y5_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.524 ns; Loc. = LCCOMB_X14_Y5_N12; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.698 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20 6 COMB LCCOMB_X14_Y5_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 5.698 ns; Loc. = LCCOMB_X14_Y5_N14; Fanout = 2; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.156 ns DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~22 7 COMB LCCOMB_X14_Y5_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.156 ns; Loc. = LCCOMB_X14_Y5_N16; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 } "NODE_NAME" } } { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.178 ns) 6.867 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]~6 8 COMB LCCOMB_X14_Y5_N30 1 " "Info: 8: + IC(0.533 ns) + CELL(0.178 ns) = 6.867 ns; Loc. = LCCOMB_X14_Y5_N30; Fanout = 1; COMB Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.963 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 9 REG LCFF_X14_Y5_N31 6 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.963 ns; Loc. = LCFF_X14_Y5_N31; Fanout = 6; REG Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.055 ns ( 72.60 % ) " "Info: Total cell delay = 5.055 ns ( 72.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 27.40 % ) " "Info: Total interconnect delay = 1.908 ns ( 27.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.813ns 0.562ns 0.000ns 0.000ns 0.000ns 0.533ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.517ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.104 ns - Smallest " "Info: - Smallest clock skew is -0.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\] 3 REG LCFF_X14_Y5_N31 6 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X14_Y5_N31; Fanout = 6; REG Node = 'DP:dp\|InsSetOp:insSetOp\|Register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.965 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.783 ns) 2.965 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.783 ns) = 2.965 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.01 % ) " "Info: Total cell delay = 1.809 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 38.99 % ) " "Info: Total interconnect delay = 1.156 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.963 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~12 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~14 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~17 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20 {} DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6 {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.813ns 0.562ns 0.000ns 0.000ns 0.000ns 0.533ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.517ns 0.080ns 0.174ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clock Clock~clkctrl DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsSetOp:insSetOp|Register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\] RamInit Clock 4.704 ns register " "Info: tsu for register \"DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\]\" (data pin = \"RamInit\", clock pin = \"Clock\") is 4.704 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.586 ns + Longest pin register " "Info: + Longest pin to register delay is 7.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns RamInit 1 PIN PIN_W11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W11; Fanout = 8; PIN Node = 'RamInit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamInit } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.220 ns) + CELL(0.427 ns) 7.490 ns DP:dp\|IRD\[3\]~3 2 COMB LCCOMB_X16_Y5_N6 1 " "Info: 2: + IC(6.220 ns) + CELL(0.427 ns) = 7.490 ns; Loc. = LCCOMB_X16_Y5_N6; Fanout = 1; COMB Node = 'DP:dp\|IRD\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { RamInit DP:dp|IRD[3]~3 } "NODE_NAME" } } { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.586 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\] 3 REG LCFF_X16_Y5_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.586 ns; Loc. = LCFF_X16_Y5_N7; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|IRD[3]~3 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.366 ns ( 18.01 % ) " "Info: Total cell delay = 1.366 ns ( 18.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.220 ns ( 81.99 % ) " "Info: Total interconnect delay = 6.220 ns ( 81.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.586 ns" { RamInit DP:dp|IRD[3]~3 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.586 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[3]~3 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 6.220ns 0.000ns } { 0.000ns 0.843ns 0.427ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\] 3 REG LCFF_X16_Y5_N7 2 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y5_N7; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.586 ns" { RamInit DP:dp|IRD[3]~3 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.586 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[3]~3 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 6.220ns 0.000ns } { 0.000ns 0.843ns 0.427ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock RamOut\[4\] DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 11.429 ns memory " "Info: tco from clock \"Clock\" to destination pin \"RamOut\[4\]\" through memory \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 11.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.965 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.783 ns) 2.965 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.783 ns) = 2.965 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.01 % ) " "Info: Total cell delay = 1.809 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 38.99 % ) " "Info: Total interconnect delay = 1.156 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.230 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X17_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y5; Fanout = 4; MEM Node = 'DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(2.820 ns) 8.230 ns RamOut\[4\] 3 PIN PIN_R6 0 " "Info: 3: + IC(2.036 ns) + CELL(2.820 ns) = 8.230 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'RamOut\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 RamOut[4] } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.194 ns ( 75.26 % ) " "Info: Total cell delay = 6.194 ns ( 75.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 24.74 % ) " "Info: Total interconnect delay = 2.036 ns ( 24.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 RamOut[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} RamOut[4] {} } { 0.000ns 0.000ns 2.036ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 RamOut[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.230 ns" { DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} RamOut[4] {} } { 0.000ns 0.000ns 2.036ns } { 0.000ns 3.374ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\] RamInit Clock -3.858 ns register " "Info: th for register \"DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\]\" (data pin = \"RamInit\", clock pin = \"Clock\") is -3.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\] 3 REG LCFF_X18_Y5_N9 2 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X18_Y5_N9; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.994 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns RamInit 1 PIN PIN_W11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W11; Fanout = 8; PIN Node = 'RamInit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamInit } "NODE_NAME" } } { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.878 ns) + CELL(0.177 ns) 6.898 ns DP:dp\|IRD\[2\]~2 2 COMB LCCOMB_X18_Y5_N8 1 " "Info: 2: + IC(5.878 ns) + CELL(0.177 ns) = 6.898 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 1; COMB Node = 'DP:dp\|IRD\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.055 ns" { RamInit DP:dp|IRD[2]~2 } "NODE_NAME" } } { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.994 ns DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\] 3 REG LCFF_X18_Y5_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.994 ns; Loc. = LCFF_X18_Y5_N9; Fanout = 2; REG Node = 'DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp|IRD[2]~2 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 15.96 % ) " "Info: Total cell delay = 1.116 ns ( 15.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.878 ns ( 84.04 % ) " "Info: Total interconnect delay = 5.878 ns ( 84.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { RamInit DP:dp|IRD[2]~2 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[2]~2 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 5.878ns 0.000ns } { 0.000ns 0.843ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { RamInit DP:dp|IRD[2]~2 DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.994 ns" { RamInit {} RamInit~combout {} DP:dp|IRD[2]~2 {} DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] {} } { 0.000ns 0.000ns 5.878ns 0.000ns } { 0.000ns 0.843ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:45:19 2015 " "Info: Processing ended: Sat Dec 26 16:45:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
