// Seed: 2791270369
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  type_17(
      1, 1'b0, 1'b0, 1, id_5, {id_6, id_1} == 1 || id_5, 1
  ); defparam id_7.id_8 = id_4;
  logic id_9;
  assign id_7 = (1'b0) == 1;
  logic id_10, id_11;
  logic id_12;
  logic id_13;
endmodule
