{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595226205326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595226205327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 02:23:25 2020 " "Processing started: Mon Jul 20 02:23:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595226205327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595226205327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V18_ROTATING_SQUARE -c V18_ROTATING_SQUARE " "Command: quartus_map --read_settings_files=on --write_settings_files=off V18_ROTATING_SQUARE -c V18_ROTATING_SQUARE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595226205327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595226206104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v18_rotating_square.v 1 1 " "Found 1 design units, including 1 entities, in source file v18_rotating_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 V18_ROTATING_SQUARE " "Found entity 1: V18_ROTATING_SQUARE" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595226206152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595226206152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "V18_ROTATING_SQUARE " "Elaborating entity \"V18_ROTATING_SQUARE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595226206185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 V18_ROTATING_SQUARE.v(52) " "Verilog HDL assignment warning at V18_ROTATING_SQUARE.v(52): truncated value with size 32 to match size of target (4)" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595226206187 "|V18_ROTATING_SQUARE"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "V18_ROTATING_SQUARE.v(77) " "Verilog HDL Case Statement warning at V18_ROTATING_SQUARE.v(77): incomplete case statement has no default case item" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 77 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1595226206187 "|V18_ROTATING_SQUARE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seldisp V18_ROTATING_SQUARE.v(77) " "Verilog HDL Always Construct warning at V18_ROTATING_SQUARE.v(77): inferring latch(es) for variable \"seldisp\", which holds its previous value in one or more paths through the always construct" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1595226206187 "|V18_ROTATING_SQUARE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 V18_ROTATING_SQUARE.v(86) " "Verilog HDL assignment warning at V18_ROTATING_SQUARE.v(86): truncated value with size 8 to match size of target (7)" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595226206187 "|V18_ROTATING_SQUARE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 V18_ROTATING_SQUARE.v(87) " "Verilog HDL assignment warning at V18_ROTATING_SQUARE.v(87): truncated value with size 5 to match size of target (4)" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595226206188 "|V18_ROTATING_SQUARE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldisp\[0\] V18_ROTATING_SQUARE.v(77) " "Inferred latch for \"seldisp\[0\]\" at V18_ROTATING_SQUARE.v(77)" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595226206188 "|V18_ROTATING_SQUARE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldisp\[1\] V18_ROTATING_SQUARE.v(77) " "Inferred latch for \"seldisp\[1\]\" at V18_ROTATING_SQUARE.v(77)" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595226206189 "|V18_ROTATING_SQUARE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldisp\[2\] V18_ROTATING_SQUARE.v(77) " "Inferred latch for \"seldisp\[2\]\" at V18_ROTATING_SQUARE.v(77)" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595226206189 "|V18_ROTATING_SQUARE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldisp\[3\] V18_ROTATING_SQUARE.v(77) " "Inferred latch for \"seldisp\[3\]\" at V18_ROTATING_SQUARE.v(77)" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595226206189 "|V18_ROTATING_SQUARE"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segG VCC " "Pin \"segG\" is stuck at VCC" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595226206648 "|V18_ROTATING_SQUARE|segG"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595226206648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1595226206753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1595226206896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595226207063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595226207063 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "V18_ROTATING_SQUARE.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V18_ROTATING_SQUARE/V18_ROTATING_SQUARE.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595226207113 "|V18_ROTATING_SQUARE|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1595226207113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595226207114 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595226207114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595226207114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595226207114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595226207141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 20 02:23:27 2020 " "Processing ended: Mon Jul 20 02:23:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595226207141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595226207141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595226207141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595226207141 ""}
