Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\IoTAdvanced-Mesh+Gateway\SensorBoard\sensorboard.PcbDoc
Date     : 3/28/2021
Time     : 7:57:35 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=13.78mil) (All),(All)
   Violation between Clearance Constraint: (11.81mil < 13.78mil) Between Pad D11-1(592.52mil,543.307mil) on Bottom Layer And Pad D11-2(620.078mil,543.307mil) on Bottom Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad C10-1(970.472mil,784.449mil) on Bottom Layer And Track (1334.449mil,897.244mil)(1336.417mil,899.213mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-1(881.889mil,1257.875mil) on Top Layer And Pad C10-2(970.472mil,1022.638mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C10-2(970.472mil,1022.638mil) on Bottom Layer And Pad U2-8(984.449mil,897.244mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-1(956.693mil,1340.55mil) on Top Layer And Pad C1-1(1031.497mil,1340.55mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-1(1031.497mil,1340.55mil) on Top Layer And Pad U1-1(1145.668mil,1307.676mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad C5-2(1375.984mil,1015.748mil) on Top Layer And Pad C11-1(1789.764mil,1104.331mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad C11-1(1789.764mil,1104.331mil) on Top Layer And Pad J12-1(2051.182mil,1515.748mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C11-2(1674.803mil,1104.331mil) on Top Layer And Pad J12-4(2051.182mil,1102.362mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-1(881.889mil,1257.875mil) on Top Layer And Pad C2-1(956.693mil,1340.55mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C4-1(950.787mil,1486.222mil) on Top Layer And Pad C2-1(956.693mil,1340.55mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad U1-2(1195.668mil,1307.676mil) on Top Layer [Unplated] And Pad C5-2(1375.984mil,1015.748mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C6-1(830.709mil,783.465mil) on Top Layer And Pad C8-2(832.677mil,712.598mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C8-2(832.677mil,712.598mil) on Top Layer And Pad C7-2(909.449mil,712.598mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C7-2(909.449mil,712.598mil) on Top Layer And Pad U2-8(984.449mil,897.244mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C7-2(909.449mil,712.598mil) on Top Layer And Pad U5-5(944.882mil,592.716mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C9-2(814.961mil,73.819mil) on Bottom Layer And Pad SW1-4(861.22mil,27.56mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD10_1 Between Pad D10-1(568.896mil,433.07mil) on Top Layer And Pad R28-1(645.668mil,431.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D10-2(568.896mil,358.267mil) on Top Layer And Pad D8-1(568.898mil,464.569mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D9-2(498.031mil,358.267mil) on Top Layer And Pad D10-2(568.896mil,358.267mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D6-1(525.099mil,942.914mil) on Top Layer And Pad D1-1(525.099mil,1203.102mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D5-1(525.099mil,588.583mil) on Top Layer And Pad D11-1(592.52mil,543.307mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D8-1(568.898mil,464.569mil) on Bottom Layer And Pad D11-1(592.52mil,543.307mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D11-1(592.52mil,543.307mil) on Bottom Layer And Pad U5-4(732.284mil,592.716mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D5-1(525.099mil,588.583mil) on Top Layer And Pad D2-1(525.099mil,853.551mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D2-1(525.099mil,853.551mil) on Top Layer And Pad D6-1(525.099mil,942.914mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD3_1 Between Pad D3-1(223.882mil,29mil) on Top Layer And Pad R9-1(492.126mil,120.078mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J13-3(299.212mil,129.922mil) on Multi-Layer And Pad D3-2(334.118mil,29mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_1 Between Pad D4-1(404.882mil,29mil) on Top Layer And Pad R10-1(568.898mil,190.946mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D4-2(515.118mil,29mil) on Top Layer And Pad SW1-3(595.472mil,27.56mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J5-2(314.96mil,992.126mil) on Top Layer And Pad D6-1(525.099mil,942.914mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D7-1(618.111mil,104.331mil) on Bottom Layer And Pad SW1-1(645.67mil,101.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad SW1-3(595.472mil,27.56mil) on Top Layer And Pad D7-1(618.111mil,104.331mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetD9_1 Between Pad D9-1(498.031mil,433.07mil) on Top Layer And Pad R27-1(574.804mil,507.872mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Pad F1-2(471.456mil,460.63mil) on Bottom Layer And Pad R27-2(492.126mil,507.872mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTD_1 Between Pad J10-1(1305.118mil,314.96mil) on Bottom Layer And Pad U4-3(1764.78mil,259mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net RTD_2 Between Pad J10-2(1167.322mil,314.96mil) on Bottom Layer And Pad JP2-2(2608mil,879mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RTD_3 Between Pad J10-3(1029.528mil,314.96mil) on Bottom Layer And Pad R22-1(2527.559mil,-84.646mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTD_3 Between Pad J10-3(1029.528mil,314.96mil) on Bottom Layer And Pad U1-12(1695.668mil,1307.676mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GPIO_1 Between Pad U1-4(1295.668mil,1307.676mil) on Top Layer [Unplated] And Pad J11-1(2051.182mil,1102.362mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO_2 Between Pad U1-5(1345.668mil,1307.676mil) on Top Layer [Unplated] And Pad J11-2(2051.182mil,1240.158mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO_3 Between Pad U1-37(1195.668mil,1976.968mil) on Top Layer [Unplated] And Pad J11-3(2051.182mil,1377.952mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J12-3(2051.182mil,1240.158mil) on Bottom Layer And Pad J11-4(2051.182mil,1515.748mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-15(1835.038mil,1417.322mil) on Top Layer [Unplated] And Pad J11-4(2051.182mil,1515.748mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Pad U4-11(1987.22mil,309mil) on Bottom Layer And Pad J12-2(2051.182mil,1377.952mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J12-4(2051.182mil,1102.362mil) on Bottom Layer And Pad J12-3(2051.182mil,1240.158mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad J3-4(314.96mil,1338.582mil) on Top Layer And Pad J2-1(314.96mil,1338.582mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad J2-1(314.96mil,1338.582mil) on Bottom Layer And Pad R1-2(881.888mil,1490.158mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net I2C_SDA Between Pad J3-3(314.96mil,1476.378mil) on Top Layer And Pad J2-2(314.96mil,1476.378mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net I2C_SCL Between Pad J3-2(314.96mil,1614.174mil) on Top Layer And Pad J2-3(314.96mil,1614.174mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J3-1(314.96mil,1751.968mil) on Top Layer And Pad J2-4(314.96mil,1751.968mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad TP10-1(-346.458mil,1356.298mil) on Top Layer And Pad J3-4(314.96mil,1338.582mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-15(1284.449mil,531.89mil) on Top Layer And Pad J4-3(1305.116mil,314.96mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J4-3(1305.116mil,314.96mil) on Top Layer And Pad U6-6(1487.402mil,255.906mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J8-2(314.96mil,783.464mil) on Bottom Layer And Pad J5-2(314.96mil,992.126mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J5-2(314.96mil,992.126mil) on Top Layer And Pad J9-2(314.96mil,1129.922mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J6-2(314.96mil,645.67mil) on Top Layer And Pad J8-2(314.96mil,783.464mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-38(1145.668mil,1976.968mil) on Top Layer [Unplated] And Pad J7-12(1231.102mil,2250.787mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Pad JP1-4(434mil,2196mil) on Multi-Layer And Pad J7-2(731.102mil,2250.787mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Track (917.323mil,787.402mil)(1263.78mil,787.402mil) on Top Layer And Pad J7-6(931.102mil,2250.787mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJ8_1 Between Pad TP5-1(-421.26mil,948.818mil) on Top Layer And Pad J8-1(314.96mil,645.67mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad JP1-1(534mil,2096mil) on Multi-Layer And Pad R3-2(940.945mil,1885.826mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad JP1-2(434mil,2096mil) on Multi-Layer And Pad JP1-6(434mil,2296mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net TXD0 Between Pad JP1-3(534mil,2196mil) on Multi-Layer And Pad U1-35(1295.668mil,1976.968mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net RXD0 Between Pad JP1-5(534mil,2296mil) on Multi-Layer And Pad U1-34(1345.668mil,1976.968mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Pad U4-11(1987.22mil,309mil) on Bottom Layer And Pad JP2-1(2608mil,779mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RTD_2 Between Pad JP2-2(2608mil,879mil) on Multi-Layer And Pad R25-2(3120.07mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO_2 Between Pad R10-2(568.898mil,273.622mil) on Top Layer And Pad U1-5(1345.668mil,1307.676mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad R1-2(881.888mil,1490.158mil) on Top Layer And Pad R3-2(940.945mil,1885.826mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad R1-2(881.888mil,1490.158mil) on Top Layer And Pad U1-2(1195.668mil,1307.676mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetR12_1 Between Pad R14-1(3350.385mil,334.643mil) on Top Layer And Pad R12-1(3811.014mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RT_1 Between Pad U4-8(1987.22mil,459mil) on Bottom Layer And Pad R12-2(3811.014mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_1 Between Pad R13-1(2728.347mil,-86.614mil) on Top Layer And Pad R18-2(5151.563mil,411.414mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_1 Between Pad U4-7(1764.78mil,459mil) on Bottom Layer And Pad R13-1(2728.347mil,-86.614mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad R13-2(2645.669mil,-86.614mil) on Top Layer And Pad R17-1(5285.421mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad U4-6(1764.78mil,409mil) on Bottom Layer And Pad R13-2(2645.669mil,-86.614mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR12_1 Between Pad U4-9(1987.22mil,409mil) on Bottom Layer And Pad R14-1(3350.385mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTD_2 Between Pad R25-2(3120.07mil,417.32mil) on Top Layer And Pad R14-2(3350.385mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_1 Between Pad R16-1(2450.78mil,334.643mil) on Top Layer And Pad R15-1(2889.756mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTD_1 Between Pad R15-2(2889.756mil,417.32mil) on Top Layer And Pad R18-1(5068.886mil,411.414mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTD_1 Between Pad U4-3(1764.78mil,259mil) on Bottom Layer And Pad R15-2(2889.756mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_1 Between Pad U4-10(1987.22mil,359mil) on Bottom Layer And Pad R16-1(2450.78mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R16-2(2450.78mil,417.32mil) on Top Layer And Pad R26-2(2763.78mil,498.031mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U6-8(2287.402mil,355.906mil) on Multi-Layer And Pad R16-2(2450.78mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR19_1 Between Pad R24-2(4269.675mil,417.32mil) on Top Layer And Pad R19-1(4846.445mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad U6-5(1487.402mil,355.906mil) on Multi-Layer And Pad R19-2(4846.445mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR21_1 Between Pad R23-1(3580.7mil,334.643mil) on Top Layer And Pad R21-1(4039.36mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RT_2 Between Pad U4-14(1987.22mil,159mil) on Bottom Layer And Pad R21-2(4039.36mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTD_3 Between Pad R22-1(2527.559mil,-84.646mil) on Top Layer And Pad R23-2(3580.7mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR21_1 Between Pad U4-13(1987.22mil,209mil) on Bottom Layer And Pad R23-1(3580.7mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR24_1 Between Pad U4-2(1764.78mil,209mil) on Bottom Layer And Pad R24-1(4269.675mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR19_1 Between Pad U4-5(1764.78mil,359mil) on Bottom Layer And Pad R24-2(4269.675mil,417.32mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR25_1 Between Pad R26-1(2681.102mil,498.031mil) on Top Layer And Pad R25-1(3120.07mil,334.643mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR25_1 Between Pad U4-12(1987.22mil,259mil) on Bottom Layer And Pad R26-1(2681.102mil,498.031mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Pad TP9-1(-413.386mil,748.032mil) on Top Layer And Pad R27-2(492.126mil,507.872mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad R28-2(645.668mil,513.78mil) on Top Layer And Pad U5-3(732.284mil,542.716mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad R3-2(940.945mil,1885.826mil) on Top Layer And Pad R4-2(1015.748mil,1968.504mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO_3 Between Pad R9-2(492.126mil,202.756mil) on Top Layer And Pad U1-37(1195.668mil,1976.968mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC4_2 Between Pad SW1-2(811.024mil,101.772mil) on Top Layer And Track (1033.465mil,1486.222mil)(1033.465mil,1486.222mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RXD0 Between Pad U1-34(1345.668mil,1976.968mil) on Top Layer [Unplated] And Pad SW2-1(1987.795mil,1821.653mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net TXD0 Between Pad U1-35(1295.668mil,1976.968mil) on Top Layer [Unplated] And Pad SW2-2(1987.795mil,1721.653mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetJ5_1 Between Pad TP1-1(-295.275mil,1267.716mil) on Top Layer And Track (315.922mil,1128.96mil)(523.471mil,1128.96mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ6_1 Between Pad TP3-1(-452.756mil,1348.425mil) on Top Layer And Track (314.96mil,783.464mil)(316.334mil,782.09mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ9_1 Between Pad TP7-1(-267.716mil,1147.638mil) on Top Layer And Track (317.29mil,994.456mil)(441.456mil,994.456mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-1(1145.668mil,1307.676mil) on Top Layer [Unplated] And Pad U1-39(1368.7mil,1530.708mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net RT_1 Between Pad U1-10(1595.668mil,1307.676mil) on Top Layer [Unplated] And Pad U4-8(1987.22mil,459mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net RT_2 Between Pad U1-11(1645.668mil,1307.676mil) on Top Layer [Unplated] And Pad U4-14(1987.22mil,159mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1513.188mil,1530.708mil) on Top Layer [Unplated] And Pad U1-15(1835.038mil,1417.322mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net MODBUS_*RE Between Pad U2-4(1184.449mil,897.244mil) on Top Layer And Pad U1-24(1835.038mil,1867.322mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC3_2 Between Track (952.756mil,1409.449mil)(954.724mil,1407.48mil) on Top Layer And Pad U1-3(1245.668mil,1307.676mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1368.7mil,1530.708mil) on Top Layer [Unplated] And Pad U1-39(1368.7mil,1602.952mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1368.7mil,1530.708mil) on Top Layer [Unplated] And Pad U1-39(1440.944mil,1530.708mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1368.7mil,1602.952mil) on Top Layer [Unplated] And Pad U1-39(1368.7mil,1675.196mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1440.944mil,1530.708mil) on Top Layer [Unplated] And Pad U1-39(1513.188mil,1530.708mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1440.944mil,1602.952mil) on Top Layer [Unplated] And Pad U1-39(1513.188mil,1602.952mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1440.944mil,1675.196mil) on Top Layer [Unplated] And Pad U1-39(1513.188mil,1675.196mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1513.188mil,1530.708mil) on Top Layer [Unplated] And Pad U1-39(1513.188mil,1602.952mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-39(1513.188mil,1602.952mil) on Top Layer [Unplated] And Pad U1-39(1513.188mil,1675.196mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-10(1034.449mil,531.89mil) on Top Layer And Pad U2-15(1284.449mil,531.89mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-9(984.449mil,531.89mil) on Top Layer And Pad U2-10(1034.449mil,531.89mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Pad U2-16(1334.449mil,531.89mil) on Top Layer And Pad U4-11(1987.22mil,309mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net ESP32-BOOT/MODBUS_DE Between Pad U2-5(1134.449mil,897.244mil) on Top Layer And Track (1795.668mil,1976.968mil)(1802.7mil,1984.001mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-8(984.449mil,897.244mil) on Top Layer And Pad U2-7(1034.449mil,897.244mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-7(1034.449mil,897.244mil) on Top Layer And Track (1286.417mil,899.213mil)(1286.417mil,1008.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-6(944.882mil,542.716mil) on Bottom Layer And Pad U2-9(984.449mil,531.89mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U3-3(830.709mil,450.787mil) on Top Layer And Pad U5-8(944.882mil,442.716mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR24_1 Between Pad U4-1(1764.78mil,159mil) on Bottom Layer And Pad U4-2(1764.78mil,209mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U6-6(1487.402mil,255.906mil) on Multi-Layer And Pad U4-4(1764.78mil,309mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VDD5.0 Between Pad U5-1(732.284mil,442.716mil) on Bottom Layer And Track (917.323mil,787.402mil)(1263.78mil,787.402mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U5-4(732.284mil,592.716mil) on Bottom Layer And Pad U5-5(944.882mil,592.716mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Pad U6-5(1487.402mil,355.906mil) on Multi-Layer And Pad U6-4(1487.402mil,455.906mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VDD3.3 Between Track (1334.449mil,897.244mil)(1336.417mil,899.213mil) on Top Layer And Pad U6-4(1487.402mil,455.906mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U6-7(2287.402mil,255.906mil) on Multi-Layer And Pad U6-8(2287.402mil,355.906mil) on Multi-Layer 
Rule Violations :132

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=19.685mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad D11-1(592.52mil,543.307mil) on Bottom Layer And Pad D11-2(620.078mil,543.307mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad L1-1(902.559mil,543.307mil) on Top Layer And Pad L1-2(902.559mil,574.803mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad L1-3(829.724mil,574.803mil) on Top Layer And Pad L1-4(829.724mil,543.307mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-1(1145.668mil,1307.676mil) on Top Layer And Pad U1-2(1195.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-10(1595.668mil,1307.676mil) on Top Layer And Pad U1-11(1645.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-10(1595.668mil,1307.676mil) on Top Layer And Pad U1-9(1545.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-11(1645.668mil,1307.676mil) on Top Layer And Pad U1-12(1695.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-12(1695.668mil,1307.676mil) on Top Layer And Pad U1-13(1745.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-13(1745.668mil,1307.676mil) on Top Layer And Pad U1-14(1795.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-15(1835.038mil,1417.322mil) on Top Layer And Pad U1-16(1835.038mil,1467.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-16(1835.038mil,1467.322mil) on Top Layer And Pad U1-17(1835.038mil,1517.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-17(1835.038mil,1517.322mil) on Top Layer And Pad U1-18(1835.038mil,1567.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-18(1835.038mil,1567.322mil) on Top Layer And Pad U1-19(1835.038mil,1617.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-19(1835.038mil,1617.322mil) on Top Layer And Pad U1-20(1835.038mil,1667.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-2(1195.668mil,1307.676mil) on Top Layer And Pad U1-3(1245.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-20(1835.038mil,1667.322mil) on Top Layer And Pad U1-21(1835.038mil,1717.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-21(1835.038mil,1717.322mil) on Top Layer And Pad U1-22(1835.038mil,1767.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-22(1835.038mil,1767.322mil) on Top Layer And Pad U1-23(1835.038mil,1817.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-23(1835.038mil,1817.322mil) on Top Layer And Pad U1-24(1835.038mil,1867.322mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.266mil < 10mil) Between Pad U1-23(1835.038mil,1817.322mil) on Top Layer And Via (1775.591mil,1816.929mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.266mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-25(1795.668mil,1976.968mil) on Top Layer And Pad U1-26(1745.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-26(1745.668mil,1976.968mil) on Top Layer And Pad U1-27(1695.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-27(1695.668mil,1976.968mil) on Top Layer And Pad U1-28(1645.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-28(1645.668mil,1976.968mil) on Top Layer And Pad U1-29(1595.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-29(1595.668mil,1976.968mil) on Top Layer And Pad U1-30(1545.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.12mil < 10mil) Between Pad U1-29(1595.668mil,1976.968mil) on Top Layer And Via (1596.334mil,2041.269mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.12mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-3(1245.668mil,1307.676mil) on Top Layer And Pad U1-4(1295.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-30(1545.668mil,1976.968mil) on Top Layer And Pad U1-31(1495.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-31(1495.668mil,1976.968mil) on Top Layer And Pad U1-32(1445.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-32(1445.668mil,1976.968mil) on Top Layer And Pad U1-33(1395.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-33(1395.668mil,1976.968mil) on Top Layer And Pad U1-34(1345.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-34(1345.668mil,1976.968mil) on Top Layer And Pad U1-35(1295.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-35(1295.668mil,1976.968mil) on Top Layer And Pad U1-36(1245.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-36(1245.668mil,1976.968mil) on Top Layer And Pad U1-37(1195.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-37(1195.668mil,1976.968mil) on Top Layer And Pad U1-38(1145.668mil,1976.968mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-4(1295.668mil,1307.676mil) on Top Layer And Pad U1-5(1345.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-5(1345.668mil,1307.676mil) on Top Layer And Pad U1-6(1395.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-6(1395.668mil,1307.676mil) on Top Layer And Pad U1-7(1445.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-7(1445.668mil,1307.676mil) on Top Layer And Pad U1-8(1495.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-8(1495.668mil,1307.676mil) on Top Layer And Pad U1-9(1545.668mil,1307.676mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
Rule Violations :40

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1028.542mil,458.464mil) on Top Overlay And Pad U2-10(1034.449mil,531.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.643mil < 10mil) Between Arc (1910.04mil,1101.772mil) on Top Overlay And Pad J11-1(2051.182mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.643mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.643mil < 10mil) Between Arc (1910.04mil,1516.339mil) on Bottom Overlay And Pad J12-1(2051.182mil,1515.748mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.643mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.642mil < 10mil) Between Arc (456.102mil,1337.992mil) on Bottom Overlay And Pad J2-1(314.96mil,1338.582mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.642mil < 10mil) Between Arc (456.102mil,1752.559mil) on Top Overlay And Pad J3-1(314.96mil,1751.968mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.642mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Arc (457.874mil,1131.496mil) on Top Overlay And Pad J5-1(314.96mil,1129.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Arc (457.874mil,644.095mil) on Bottom Overlay And Pad J8-1(314.96mil,645.67mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Arc (457.874mil,785.039mil) on Top Overlay And Pad J6-1(314.96mil,783.464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Arc (457.874mil,990.551mil) on Bottom Overlay And Pad J9-1(314.96mil,992.126mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Arc (719.488mil,401.772mil) on Bottom Overlay And Pad U5-1(732.284mil,442.716mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Arc (792.717mil,317.323mil) on Top Overlay And Pad U3-1(793.307mil,364.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.712mil < 10mil) Between Area Fill (1320.968mil,941.244mil) (1348.133mil,972.937mil) on Top Overlay And Pad U2-1(1334.449mil,897.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C1-1(1031.497mil,1340.55mil) on Top Layer And Track (1064.961mil,1230.314mil)(1064.961mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C1-1(1031.497mil,1340.55mil) on Top Layer And Track (998.031mil,1230.314mil)(998.031mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C1-1(1031.497mil,1340.55mil) on Top Layer And Track (998.031mil,1368.11mil)(1064.961mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.247mil < 10mil) Between Pad C11-1(1789.764mil,1104.331mil) on Top Layer And Track (1838.381mil,1046.044mil)(1838.381mil,1089.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.247mil < 10mil) Between Pad C11-1(1789.764mil,1104.331mil) on Top Layer And Track (1838.381mil,1089.351mil)(1850.192mil,1089.351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Pad C11-1(1789.764mil,1104.331mil) on Top Layer And Track (1838.583mil,1120.079mil)(1838.583mil,1163.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Pad C11-1(1789.764mil,1104.331mil) on Top Layer And Track (1838.583mil,1120.079mil)(1850.394mil,1120.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.65mil < 10mil) Between Pad C11-2(1674.803mil,1104.331mil) on Top Layer And Track (1625.783mil,1046.044mil)(1625.783mil,1077.54mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Pad C11-2(1674.803mil,1104.331mil) on Top Layer And Track (1625.984mil,1131.89mil)(1625.984mil,1163.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C1-2(1031.497mil,1257.872mil) on Top Layer And Track (1064.961mil,1230.314mil)(1064.961mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad C1-2(1031.497mil,1257.872mil) on Top Layer And Track (998.031mil,1230.314mil)(1064.961mil,1230.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C1-2(1031.497mil,1257.872mil) on Top Layer And Track (998.031mil,1230.314mil)(998.031mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C2-1(956.693mil,1340.55mil) on Top Layer And Track (923.227mil,1230.314mil)(923.227mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C2-1(956.693mil,1340.55mil) on Top Layer And Track (923.227mil,1368.11mil)(990.157mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C2-1(956.693mil,1340.55mil) on Top Layer And Track (990.157mil,1230.314mil)(990.157mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C2-2(956.693mil,1257.872mil) on Top Layer And Track (923.227mil,1230.314mil)(923.227mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad C2-2(956.693mil,1257.872mil) on Top Layer And Track (923.227mil,1230.314mil)(990.157mil,1230.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C2-2(956.693mil,1257.872mil) on Top Layer And Track (990.157mil,1230.314mil)(990.157mil,1368.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C3-1(881.889mil,1257.875mil) on Top Layer And Track (848.425mil,1230.315mil)(848.425mil,1368.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C3-1(881.889mil,1257.875mil) on Top Layer And Track (848.425mil,1230.315mil)(915.355mil,1230.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C3-1(881.889mil,1257.875mil) on Top Layer And Track (915.355mil,1230.315mil)(915.355mil,1368.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C3-2(881.889mil,1340.553mil) on Top Layer And Track (848.425mil,1230.315mil)(848.425mil,1368.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad C3-2(881.889mil,1340.553mil) on Top Layer And Track (848.425mil,1368.111mil)(915.355mil,1368.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C3-2(881.889mil,1340.553mil) on Top Layer And Track (915.355mil,1230.315mil)(915.355mil,1368.111mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C4-1(950.787mil,1486.222mil) on Top Layer And Track (923.227mil,1452.756mil)(1061.023mil,1452.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C4-1(950.787mil,1486.222mil) on Top Layer And Track (923.227mil,1452.756mil)(923.227mil,1519.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-1(950.787mil,1486.222mil) on Top Layer And Track (923.227mil,1519.686mil)(1061.023mil,1519.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad C4-2(1033.465mil,1486.222mil) on Top Layer And Track (1061.023mil,1452.756mil)(1061.023mil,1519.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C4-2(1033.465mil,1486.222mil) on Top Layer And Track (923.227mil,1452.756mil)(1061.023mil,1452.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-2(1033.465mil,1486.222mil) on Top Layer And Track (923.227mil,1519.686mil)(1061.023mil,1519.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(1293.307mil,1015.748mil) on Top Layer And Track (1265.748mil,1049.213mil)(1403.543mil,1049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(1293.307mil,1015.748mil) on Top Layer And Track (1265.748mil,982.283mil)(1265.748mil,1049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(1293.307mil,1015.748mil) on Top Layer And Track (1265.748mil,982.283mil)(1403.543mil,982.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(1375.984mil,1015.748mil) on Top Layer And Track (1265.748mil,1049.213mil)(1403.543mil,1049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(1375.984mil,1015.748mil) on Top Layer And Track (1265.748mil,982.283mil)(1403.543mil,982.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(1375.984mil,1015.748mil) on Top Layer And Track (1403.543mil,982.283mil)(1403.543mil,1049.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(830.709mil,783.465mil) on Top Layer And Track (803.149mil,750mil)(803.149mil,816.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(830.709mil,783.465mil) on Top Layer And Track (803.149mil,750mil)(940.945mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(830.709mil,783.465mil) on Top Layer And Track (803.149mil,816.929mil)(940.945mil,816.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(913.386mil,783.465mil) on Top Layer And Track (803.149mil,750mil)(940.945mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(913.386mil,783.465mil) on Top Layer And Track (803.149mil,816.929mil)(940.945mil,816.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(913.386mil,783.465mil) on Top Layer And Track (940.945mil,750mil)(940.945mil,816.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(909.449mil,629.921mil) on Top Layer And Track (875.984mil,602.362mil)(875.984mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(909.449mil,629.921mil) on Top Layer And Track (875.984mil,602.362mil)(942.913mil,602.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(909.449mil,629.921mil) on Top Layer And Track (942.913mil,602.362mil)(942.913mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(909.449mil,712.598mil) on Top Layer And Track (875.984mil,602.362mil)(875.984mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(909.449mil,712.598mil) on Top Layer And Track (875.984mil,740.157mil)(942.913mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(909.449mil,712.598mil) on Top Layer And Track (942.913mil,602.362mil)(942.913mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(832.677mil,629.921mil) on Top Layer And Track (799.213mil,602.362mil)(799.213mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(832.677mil,629.921mil) on Top Layer And Track (799.213mil,602.362mil)(866.142mil,602.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(832.677mil,629.921mil) on Top Layer And Track (866.142mil,602.362mil)(866.142mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(832.677mil,712.598mil) on Top Layer And Track (799.213mil,602.362mil)(799.213mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(832.677mil,712.598mil) on Top Layer And Track (799.213mil,740.157mil)(866.142mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(832.677mil,712.598mil) on Top Layer And Track (866.142mil,602.362mil)(866.142mil,740.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.841mil < 10mil) Between Pad D10-1(568.896mil,433.07mil) on Top Layer And Track (531.496mil,326.771mil)(531.496mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D10-1(568.896mil,433.07mil) on Top Layer And Track (535.431mil,326.771mil)(535.431mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D10-1(568.896mil,433.07mil) on Top Layer And Track (535.431mil,464.567mil)(602.361mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D10-1(568.896mil,433.07mil) on Top Layer And Track (602.361mil,326.771mil)(602.361mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.841mil < 10mil) Between Pad D10-2(568.896mil,358.267mil) on Top Layer And Track (531.496mil,326.771mil)(531.496mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D10-2(568.896mil,358.267mil) on Top Layer And Track (535.431mil,326.771mil)(535.431mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D10-2(568.896mil,358.267mil) on Top Layer And Track (535.431mil,326.771mil)(602.361mil,326.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D10-2(568.896mil,358.267mil) on Top Layer And Track (602.361mil,326.771mil)(602.361mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad D1-1(525.099mil,1203.102mil) on Top Layer And Track (545.275mil,1203.102mil)(557.087mil,1203.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.726mil < 10mil) Between Pad D11-1(592.52mil,543.307mil) on Bottom Layer And Track (577.952mil,524.607mil)(577.952mil,561.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.726mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad D11-1(592.52mil,543.307mil) on Bottom Layer And Track (577.952mil,524.607mil)(634.842mil,524.607mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad D11-1(592.52mil,543.307mil) on Bottom Layer And Track (577.952mil,561.811mil)(634.842mil,561.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad D11-2(620.078mil,543.307mil) on Bottom Layer And Track (577.952mil,524.607mil)(634.842mil,524.607mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad D11-2(620.078mil,543.307mil) on Bottom Layer And Track (577.952mil,561.811mil)(634.842mil,561.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad D11-2(620.078mil,543.307mil) on Bottom Layer And Track (634.842mil,524.607mil)(634.842mil,561.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad D1-2(612.697mil,1203.102mil) on Top Layer And Track (584.645mil,1203.102mil)(592.519mil,1203.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D1-2(612.697mil,1203.102mil) on Top Layer And Track (633.897mil,1176.607mil)(633.897mil,1193.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D1-2(612.697mil,1203.102mil) on Top Layer And Track (633.897mil,1193.102mil)(638.897mil,1193.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D1-2(612.697mil,1203.102mil) on Top Layer And Track (633.897mil,1213.102mil)(633.897mil,1229.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D1-2(612.697mil,1203.102mil) on Top Layer And Track (633.897mil,1213.102mil)(638.897mil,1213.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad D2-1(525.099mil,853.551mil) on Top Layer And Track (545.275mil,853.551mil)(557.087mil,853.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad D2-2(612.697mil,853.551mil) on Top Layer And Track (584.645mil,853.551mil)(592.519mil,853.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D2-2(612.697mil,853.551mil) on Top Layer And Track (633.897mil,827.055mil)(633.897mil,843.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D2-2(612.697mil,853.551mil) on Top Layer And Track (633.897mil,843.551mil)(638.897mil,843.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D2-2(612.697mil,853.551mil) on Top Layer And Track (633.897mil,863.551mil)(633.897mil,880.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D2-2(612.697mil,853.551mil) on Top Layer And Track (633.897mil,863.551mil)(638.897mil,863.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3-1(223.882mil,29mil) on Top Layer And Track (192.386mil,-4.465mil)(192.386mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-1(223.882mil,29mil) on Top Layer And Track (192.386mil,-4.465mil)(365.614mil,-4.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-1(223.882mil,29mil) on Top Layer And Track (192.386mil,62.465mil)(365.614mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(334.118mil,29mil) on Top Layer And Track (192.386mil,-4.465mil)(365.614mil,-4.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(334.118mil,29mil) on Top Layer And Track (192.386mil,62.465mil)(365.614mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3-2(334.118mil,29mil) on Top Layer And Track (365.614mil,-4.465mil)(365.614mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4-1(404.882mil,29mil) on Top Layer And Track (373.386mil,-4.465mil)(373.386mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-1(404.882mil,29mil) on Top Layer And Track (373.386mil,-4.465mil)(546.614mil,-4.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-1(404.882mil,29mil) on Top Layer And Track (373.386mil,62.465mil)(546.614mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(515.118mil,29mil) on Top Layer And Track (373.386mil,-4.465mil)(546.614mil,-4.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D4-2(515.118mil,29mil) on Top Layer And Track (373.386mil,62.465mil)(546.614mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4-2(515.118mil,29mil) on Top Layer And Track (546.614mil,-4.465mil)(546.614mil,62.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad D5-1(525.099mil,588.583mil) on Top Layer And Track (545.275mil,588.583mil)(557.087mil,588.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad D5-2(612.697mil,588.583mil) on Top Layer And Track (584.645mil,588.583mil)(592.519mil,588.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D5-2(612.697mil,588.583mil) on Top Layer And Track (633.897mil,562.087mil)(633.897mil,578.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D5-2(612.697mil,588.583mil) on Top Layer And Track (633.897mil,578.583mil)(638.897mil,578.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D5-2(612.697mil,588.583mil) on Top Layer And Track (633.897mil,598.583mil)(633.897mil,615.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D5-2(612.697mil,588.583mil) on Top Layer And Track (633.897mil,598.583mil)(638.897mil,598.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad D6-1(525.099mil,942.914mil) on Top Layer And Track (545.275mil,942.914mil)(557.087mil,942.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad D6-2(612.697mil,942.914mil) on Top Layer And Track (584.645mil,942.914mil)(592.519mil,942.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D6-2(612.697mil,942.914mil) on Top Layer And Track (633.897mil,916.418mil)(633.897mil,932.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D6-2(612.697mil,942.914mil) on Top Layer And Track (633.897mil,932.914mil)(638.897mil,932.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D6-2(612.697mil,942.914mil) on Top Layer And Track (633.897mil,952.914mil)(633.897mil,969.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Pad D6-2(612.697mil,942.914mil) on Top Layer And Track (633.897mil,952.914mil)(638.897mil,952.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.859mil < 10mil) Between Pad D7-1(618.111mil,104.331mil) on Bottom Layer And Track (618.111mil,165.355mil)(618.111mil,177.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.889mil < 10mil) Between Pad D7-2(618.111mil,273.623mil) on Bottom Layer And Track (547.245mil,332.677mil)(598.425mil,332.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.889mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.889mil < 10mil) Between Pad D7-2(618.111mil,273.623mil) on Bottom Layer And Track (598.425mil,332.677mil)(598.425mil,338.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.889mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.859mil < 10mil) Between Pad D7-2(618.111mil,273.623mil) on Bottom Layer And Track (618.111mil,204.725mil)(618.111mil,212.599mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.889mil < 10mil) Between Pad D7-2(618.111mil,273.623mil) on Bottom Layer And Track (637.795mil,332.677mil)(637.795mil,338.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.889mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.889mil < 10mil) Between Pad D7-2(618.111mil,273.623mil) on Bottom Layer And Track (637.795mil,332.677mil)(688.977mil,332.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.889mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D8-1(568.898mil,464.569mil) on Bottom Layer And Track (551.182mil,400.591mil)(551.182mil,439.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad D8-3(620.08mil,464.569mil) on Bottom Layer And Track (637.796mil,400.591mil)(637.796mil,439.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D9-1(498.031mil,433.07mil) on Top Layer And Track (464.566mil,326.771mil)(464.566mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D9-1(498.031mil,433.07mil) on Top Layer And Track (464.566mil,464.567mil)(531.496mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D9-1(498.031mil,433.07mil) on Top Layer And Track (531.496mil,326.771mil)(531.496mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.841mil < 10mil) Between Pad D9-1(498.031mil,433.07mil) on Top Layer And Track (535.431mil,326.771mil)(535.431mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D9-2(498.031mil,358.267mil) on Top Layer And Track (464.566mil,326.771mil)(464.566mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D9-2(498.031mil,358.267mil) on Top Layer And Track (464.566mil,326.771mil)(531.496mil,326.771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D9-2(498.031mil,358.267mil) on Top Layer And Track (531.496mil,326.771mil)(531.496mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.841mil < 10mil) Between Pad D9-2(498.031mil,358.267mil) on Top Layer And Track (535.431mil,326.771mil)(535.431mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.841mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad F1-1(335.63mil,460.63mil) on Bottom Layer And Track (372.048mil,432.087mil)(435.04mil,432.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad F1-1(335.63mil,460.63mil) on Bottom Layer And Track (372.048mil,489.173mil)(435.04mil,489.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad F1-2(471.456mil,460.63mil) on Bottom Layer And Track (372.048mil,432.087mil)(435.04mil,432.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad F1-2(471.456mil,460.63mil) on Bottom Layer And Track (372.048mil,489.173mil)(435.04mil,489.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad L2-1(665.353mil,854.33mil) on Bottom Layer And Track (547.243mil,720.471mil)(547.243mil,807.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad L2-1(665.353mil,854.33mil) on Bottom Layer And Track (783.463mil,720.471mil)(783.463mil,807.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad L2-2(665.353mil,673.227mil) on Bottom Layer And Track (547.243mil,720.471mil)(547.243mil,807.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad L2-2(665.353mil,673.227mil) on Bottom Layer And Track (783.463mil,720.471mil)(783.463mil,807.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-1(568.898mil,190.946mil) on Top Layer And Track (535.434mil,163.386mil)(535.434mil,301.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R10-1(568.898mil,190.946mil) on Top Layer And Track (535.434mil,163.386mil)(602.362mil,163.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-1(568.898mil,190.946mil) on Top Layer And Track (602.362mil,163.386mil)(602.362mil,301.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-2(568.898mil,273.622mil) on Top Layer And Track (535.434mil,163.386mil)(535.434mil,301.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R10-2(568.898mil,273.622mil) on Top Layer And Track (535.434mil,301.182mil)(602.362mil,301.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-2(568.898mil,273.622mil) on Top Layer And Track (602.362mil,163.386mil)(602.362mil,301.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-1(881.888mil,1407.48mil) on Top Layer And Track (848.424mil,1379.922mil)(848.424mil,1517.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R1-1(881.888mil,1407.48mil) on Top Layer And Track (848.424mil,1379.922mil)(915.354mil,1379.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R1-1(881.888mil,1407.48mil) on Top Layer And Track (915.354mil,1379.922mil)(915.354mil,1517.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R11-1(610.236mil,661.417mil) on Top Layer And Track (500mil,627.953mil)(637.794mil,627.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R11-1(610.236mil,661.417mil) on Top Layer And Track (500mil,694.883mil)(637.794mil,694.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R11-1(610.236mil,661.417mil) on Top Layer And Track (637.794mil,627.953mil)(637.794mil,694.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R11-2(527.558mil,661.417mil) on Top Layer And Track (500mil,627.953mil)(500mil,694.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R11-2(527.558mil,661.417mil) on Top Layer And Track (500mil,627.953mil)(637.794mil,627.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R11-2(527.558mil,661.417mil) on Top Layer And Track (500mil,694.883mil)(637.794mil,694.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-2(881.888mil,1490.158mil) on Top Layer And Track (848.424mil,1379.922mil)(848.424mil,1517.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R1-2(881.888mil,1490.158mil) on Top Layer And Track (848.424mil,1517.716mil)(915.354mil,1517.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R1-2(881.888mil,1490.158mil) on Top Layer And Track (915.354mil,1379.922mil)(915.354mil,1517.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(3811.014mil,334.643mil) on Top Layer And Track (3777.549mil,307.084mil)(3777.549mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(3811.014mil,334.643mil) on Top Layer And Track (3777.549mil,307.084mil)(3844.479mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(3811.014mil,334.643mil) on Top Layer And Track (3844.479mil,307.084mil)(3844.479mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(3811.014mil,417.32mil) on Top Layer And Track (3777.549mil,307.084mil)(3777.549mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(3811.014mil,417.32mil) on Top Layer And Track (3777.549mil,444.879mil)(3844.479mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(3811.014mil,417.32mil) on Top Layer And Track (3844.479mil,307.084mil)(3844.479mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2728.347mil,-86.614mil) on Top Layer And Track (2618.11mil,-120.079mil)(2755.906mil,-120.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2728.347mil,-86.614mil) on Top Layer And Track (2618.11mil,-53.15mil)(2755.906mil,-53.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2728.347mil,-86.614mil) on Top Layer And Track (2755.906mil,-120.079mil)(2755.906mil,-53.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2645.669mil,-86.614mil) on Top Layer And Track (2618.11mil,-120.079mil)(2618.11mil,-53.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2645.669mil,-86.614mil) on Top Layer And Track (2618.11mil,-120.079mil)(2755.906mil,-120.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2645.669mil,-86.614mil) on Top Layer And Track (2618.11mil,-53.15mil)(2755.906mil,-53.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(3350.385mil,334.643mil) on Top Layer And Track (3316.92mil,307.084mil)(3316.92mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(3350.385mil,334.643mil) on Top Layer And Track (3316.92mil,307.084mil)(3383.85mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(3350.385mil,334.643mil) on Top Layer And Track (3383.85mil,307.084mil)(3383.85mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(3350.385mil,417.32mil) on Top Layer And Track (3316.92mil,307.084mil)(3316.92mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(3350.385mil,417.32mil) on Top Layer And Track (3316.92mil,444.879mil)(3383.85mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(3350.385mil,417.32mil) on Top Layer And Track (3383.85mil,307.084mil)(3383.85mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2889.756mil,334.643mil) on Top Layer And Track (2856.291mil,307.084mil)(2856.291mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2889.756mil,334.643mil) on Top Layer And Track (2856.291mil,307.084mil)(2923.221mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2889.756mil,334.643mil) on Top Layer And Track (2923.221mil,307.084mil)(2923.221mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2889.756mil,417.32mil) on Top Layer And Track (2856.291mil,307.084mil)(2856.291mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2889.756mil,417.32mil) on Top Layer And Track (2856.291mil,444.879mil)(2923.221mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2889.756mil,417.32mil) on Top Layer And Track (2923.221mil,307.084mil)(2923.221mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2450.78mil,334.643mil) on Top Layer And Track (2417.316mil,307.084mil)(2417.316mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2450.78mil,334.643mil) on Top Layer And Track (2417.316mil,307.084mil)(2484.245mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2450.78mil,334.643mil) on Top Layer And Track (2484.245mil,307.084mil)(2484.245mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2450.78mil,417.32mil) on Top Layer And Track (2417.316mil,307.084mil)(2417.316mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2450.78mil,417.32mil) on Top Layer And Track (2417.316mil,444.879mil)(2484.245mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2450.78mil,417.32mil) on Top Layer And Track (2484.245mil,307.084mil)(2484.245mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(5285.421mil,334.643mil) on Top Layer And Track (5251.956mil,307.084mil)(5251.956mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(5285.421mil,334.643mil) on Top Layer And Track (5251.956mil,307.084mil)(5318.885mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(5285.421mil,334.643mil) on Top Layer And Track (5318.885mil,307.084mil)(5318.885mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(5285.421mil,417.32mil) on Top Layer And Track (5251.956mil,307.084mil)(5251.956mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(5285.421mil,417.32mil) on Top Layer And Track (5251.956mil,444.879mil)(5318.885mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(5285.421mil,417.32mil) on Top Layer And Track (5318.885mil,307.084mil)(5318.885mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(5068.886mil,411.414mil) on Top Layer And Track (5041.326mil,377.95mil)(5041.326mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(5068.886mil,411.414mil) on Top Layer And Track (5041.326mil,377.95mil)(5179.122mil,377.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(5068.886mil,411.414mil) on Top Layer And Track (5041.326mil,444.879mil)(5179.122mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(5151.563mil,411.414mil) on Top Layer And Track (5041.326mil,377.95mil)(5179.122mil,377.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(5151.563mil,411.414mil) on Top Layer And Track (5041.326mil,444.879mil)(5179.122mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(5151.563mil,411.414mil) on Top Layer And Track (5179.122mil,377.95mil)(5179.122mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(4846.445mil,334.643mil) on Top Layer And Track (4812.98mil,307.084mil)(4812.98mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(4846.445mil,334.643mil) on Top Layer And Track (4812.98mil,307.084mil)(4879.91mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(4846.445mil,334.643mil) on Top Layer And Track (4879.91mil,307.084mil)(4879.91mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(4846.445mil,417.32mil) on Top Layer And Track (4812.98mil,307.084mil)(4812.98mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(4846.445mil,417.32mil) on Top Layer And Track (4812.98mil,444.879mil)(4879.91mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(4846.445mil,417.32mil) on Top Layer And Track (4879.91mil,307.084mil)(4879.91mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-1(610.236mil,1015.748mil) on Top Layer And Track (500mil,1049.214mil)(637.794mil,1049.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-1(610.236mil,1015.748mil) on Top Layer And Track (500mil,982.284mil)(637.794mil,982.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R20-1(610.236mil,1015.748mil) on Top Layer And Track (637.794mil,982.284mil)(637.794mil,1049.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(527.558mil,1015.748mil) on Top Layer And Track (500mil,1049.214mil)(637.794mil,1049.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R20-2(527.558mil,1015.748mil) on Top Layer And Track (500mil,982.284mil)(500mil,1049.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-2(527.558mil,1015.748mil) on Top Layer And Track (500mil,982.284mil)(637.794mil,982.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R2-1(1033.465mil,1411.417mil) on Top Layer And Track (1061.023mil,1377.953mil)(1061.023mil,1444.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-1(1033.465mil,1411.417mil) on Top Layer And Track (923.229mil,1377.953mil)(1061.023mil,1377.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R2-1(1033.465mil,1411.417mil) on Top Layer And Track (923.229mil,1444.883mil)(1061.023mil,1444.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(4039.36mil,334.643mil) on Top Layer And Track (4005.895mil,307.084mil)(4005.895mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(4039.36mil,334.643mil) on Top Layer And Track (4005.895mil,307.084mil)(4072.825mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(4039.36mil,334.643mil) on Top Layer And Track (4072.825mil,307.084mil)(4072.825mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(4039.36mil,417.32mil) on Top Layer And Track (4005.895mil,307.084mil)(4005.895mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(4039.36mil,417.32mil) on Top Layer And Track (4005.895mil,444.879mil)(4072.825mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(4039.36mil,417.32mil) on Top Layer And Track (4072.825mil,307.084mil)(4072.825mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-2(950.787mil,1411.417mil) on Top Layer And Track (923.229mil,1377.953mil)(1061.023mil,1377.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R2-2(950.787mil,1411.417mil) on Top Layer And Track (923.229mil,1377.953mil)(923.229mil,1444.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R2-2(950.787mil,1411.417mil) on Top Layer And Track (923.229mil,1444.883mil)(1061.023mil,1444.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(2527.559mil,-84.646mil) on Top Layer And Track (2417.323mil,-118.11mil)(2555.118mil,-118.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(2527.559mil,-84.646mil) on Top Layer And Track (2417.323mil,-51.181mil)(2555.118mil,-51.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(2527.559mil,-84.646mil) on Top Layer And Track (2555.118mil,-118.11mil)(2555.118mil,-51.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(2444.882mil,-84.646mil) on Top Layer And Track (2417.323mil,-118.11mil)(2417.323mil,-51.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(2444.882mil,-84.646mil) on Top Layer And Track (2417.323mil,-118.11mil)(2555.118mil,-118.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(2444.882mil,-84.646mil) on Top Layer And Track (2417.323mil,-51.181mil)(2555.118mil,-51.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3580.7mil,334.643mil) on Top Layer And Track (3547.235mil,307.084mil)(3547.235mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3580.7mil,334.643mil) on Top Layer And Track (3547.235mil,307.084mil)(3614.164mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3580.7mil,334.643mil) on Top Layer And Track (3614.164mil,307.084mil)(3614.164mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3580.7mil,417.32mil) on Top Layer And Track (3547.235mil,307.084mil)(3547.235mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3580.7mil,417.32mil) on Top Layer And Track (3547.235mil,444.879mil)(3614.164mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3580.7mil,417.32mil) on Top Layer And Track (3614.164mil,307.084mil)(3614.164mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(4269.675mil,334.643mil) on Top Layer And Track (4236.21mil,307.084mil)(4236.21mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(4269.675mil,334.643mil) on Top Layer And Track (4236.21mil,307.084mil)(4303.139mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(4269.675mil,334.643mil) on Top Layer And Track (4303.139mil,307.084mil)(4303.139mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(4269.675mil,417.32mil) on Top Layer And Track (4236.21mil,307.084mil)(4236.21mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(4269.675mil,417.32mil) on Top Layer And Track (4236.21mil,444.879mil)(4303.139mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(4269.675mil,417.32mil) on Top Layer And Track (4303.139mil,307.084mil)(4303.139mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(3120.07mil,334.643mil) on Top Layer And Track (3086.606mil,307.084mil)(3086.606mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(3120.07mil,334.643mil) on Top Layer And Track (3086.606mil,307.084mil)(3153.535mil,307.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(3120.07mil,334.643mil) on Top Layer And Track (3153.535mil,307.084mil)(3153.535mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(3120.07mil,417.32mil) on Top Layer And Track (3086.606mil,307.084mil)(3086.606mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(3120.07mil,417.32mil) on Top Layer And Track (3086.606mil,444.879mil)(3153.535mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(3120.07mil,417.32mil) on Top Layer And Track (3153.535mil,307.084mil)(3153.535mil,444.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(2681.102mil,498.031mil) on Top Layer And Track (2653.543mil,464.567mil)(2653.543mil,531.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(2681.102mil,498.031mil) on Top Layer And Track (2653.543mil,464.567mil)(2791.338mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(2681.102mil,498.031mil) on Top Layer And Track (2653.543mil,531.496mil)(2791.338mil,531.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(2763.78mil,498.031mil) on Top Layer And Track (2653.543mil,464.567mil)(2791.338mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(2763.78mil,498.031mil) on Top Layer And Track (2653.543mil,531.496mil)(2791.338mil,531.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(2763.78mil,498.031mil) on Top Layer And Track (2791.338mil,464.567mil)(2791.338mil,531.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R27-1(574.804mil,507.872mil) on Top Layer And Track (464.568mil,474.408mil)(602.362mil,474.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R27-1(574.804mil,507.872mil) on Top Layer And Track (464.568mil,541.338mil)(602.362mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R27-1(574.804mil,507.872mil) on Top Layer And Track (602.362mil,474.408mil)(602.362mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R27-2(492.126mil,507.872mil) on Top Layer And Track (464.568mil,474.408mil)(464.568mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R27-2(492.126mil,507.872mil) on Top Layer And Track (464.568mil,474.408mil)(602.362mil,474.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R27-2(492.126mil,507.872mil) on Top Layer And Track (464.568mil,541.338mil)(602.362mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R28-1(645.668mil,431.102mil) on Top Layer And Track (612.204mil,403.544mil)(612.204mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R28-1(645.668mil,431.102mil) on Top Layer And Track (612.204mil,403.544mil)(679.134mil,403.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R28-1(645.668mil,431.102mil) on Top Layer And Track (679.134mil,403.544mil)(679.134mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R28-2(645.668mil,513.78mil) on Top Layer And Track (612.204mil,403.544mil)(612.204mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R28-2(645.668mil,513.78mil) on Top Layer And Track (612.204mil,541.338mil)(679.134mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R28-2(645.668mil,513.78mil) on Top Layer And Track (679.134mil,403.544mil)(679.134mil,541.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R3-1(940.945mil,1968.504mil) on Top Layer And Track (907.479mil,1858.268mil)(907.479mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R3-1(940.945mil,1968.504mil) on Top Layer And Track (907.479mil,1996.062mil)(974.409mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-1(940.945mil,1968.504mil) on Top Layer And Track (974.409mil,1858.268mil)(974.409mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R3-2(940.945mil,1885.826mil) on Top Layer And Track (907.479mil,1858.268mil)(907.479mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R3-2(940.945mil,1885.826mil) on Top Layer And Track (907.479mil,1858.268mil)(974.409mil,1858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-2(940.945mil,1885.826mil) on Top Layer And Track (974.409mil,1858.268mil)(974.409mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-1(1015.748mil,1885.826mil) on Top Layer And Track (1049.214mil,1858.268mil)(1049.214mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R4-1(1015.748mil,1885.826mil) on Top Layer And Track (982.284mil,1858.268mil)(1049.214mil,1858.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-1(1015.748mil,1885.826mil) on Top Layer And Track (982.284mil,1858.268mil)(982.284mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-2(1015.748mil,1968.504mil) on Top Layer And Track (1049.214mil,1858.268mil)(1049.214mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-2(1015.748mil,1968.504mil) on Top Layer And Track (982.284mil,1858.268mil)(982.284mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R4-2(1015.748mil,1968.504mil) on Top Layer And Track (982.284mil,1996.062mil)(1049.214mil,1996.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(889.764mil,255.905mil) on Top Layer And Track (779.528mil,222.441mil)(917.323mil,222.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(889.764mil,255.905mil) on Top Layer And Track (779.528mil,289.37mil)(917.323mil,289.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(889.764mil,255.905mil) on Top Layer And Track (917.323mil,222.441mil)(917.323mil,289.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(807.087mil,255.905mil) on Top Layer And Track (779.528mil,222.441mil)(779.528mil,289.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(807.087mil,255.905mil) on Top Layer And Track (779.528mil,222.441mil)(917.323mil,222.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(807.087mil,255.905mil) on Top Layer And Track (779.528mil,289.37mil)(917.323mil,289.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(889.764mil,179.134mil) on Top Layer And Track (779.528mil,145.669mil)(917.323mil,145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(889.764mil,179.134mil) on Top Layer And Track (779.528mil,212.599mil)(917.323mil,212.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(889.764mil,179.134mil) on Top Layer And Track (917.323mil,145.669mil)(917.323mil,212.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(807.087mil,179.134mil) on Top Layer And Track (779.528mil,145.669mil)(779.528mil,212.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(807.087mil,179.134mil) on Top Layer And Track (779.528mil,145.669mil)(917.323mil,145.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(807.087mil,179.134mil) on Top Layer And Track (779.528mil,212.599mil)(917.323mil,212.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-1(610.001mil,1127.999mil) on Top Layer And Track (499.765mil,1094.535mil)(637.559mil,1094.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R7-1(610.001mil,1127.999mil) on Top Layer And Track (499.765mil,1161.465mil)(637.559mil,1161.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R7-1(610.001mil,1127.999mil) on Top Layer And Track (637.559mil,1094.535mil)(637.559mil,1161.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R7-2(527.323mil,1127.999mil) on Top Layer And Track (499.765mil,1094.535mil)(499.765mil,1161.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-2(527.323mil,1127.999mil) on Top Layer And Track (499.765mil,1094.535mil)(637.559mil,1094.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R7-2(527.323mil,1127.999mil) on Top Layer And Track (499.765mil,1161.465mil)(637.559mil,1161.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R8-1(610.236mil,780.716mil) on Top Layer And Track (500mil,747.252mil)(637.794mil,747.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R8-1(610.236mil,780.716mil) on Top Layer And Track (500mil,814.182mil)(637.794mil,814.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R8-1(610.236mil,780.716mil) on Top Layer And Track (637.794mil,747.252mil)(637.794mil,814.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R8-2(527.558mil,780.716mil) on Top Layer And Track (500mil,747.252mil)(500mil,814.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R8-2(527.558mil,780.716mil) on Top Layer And Track (500mil,747.252mil)(637.794mil,747.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R8-2(527.558mil,780.716mil) on Top Layer And Track (500mil,814.182mil)(637.794mil,814.182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-1(492.126mil,120.078mil) on Top Layer And Track (458.662mil,92.518mil)(458.662mil,230.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-1(492.126mil,120.078mil) on Top Layer And Track (458.662mil,92.518mil)(525.592mil,92.518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-1(492.126mil,120.078mil) on Top Layer And Track (525.592mil,92.518mil)(525.592mil,230.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R9-2(492.126mil,202.756mil) on Top Layer And Track (458.662mil,230.314mil)(525.592mil,230.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-2(492.126mil,202.756mil) on Top Layer And Track (458.662mil,92.518mil)(458.662mil,230.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-2(492.126mil,202.756mil) on Top Layer And Track (525.592mil,92.518mil)(525.592mil,230.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad S1-1(1980.024mil,1984.001mil) on Top Layer And Track (2004.63mil,1944.63mil)(2083.37mil,1944.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad S1-1(1980.024mil,1984.001mil) on Top Layer And Track (2004.63mil,2023.37mil)(2083.37mil,2023.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad S1-2(2107.976mil,1984.001mil) on Top Layer And Track (2004.63mil,1944.63mil)(2083.37mil,1944.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad S1-2(2107.976mil,1984.001mil) on Top Layer And Track (2004.63mil,2023.37mil)(2083.37mil,2023.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.456mil < 10mil) Between Pad U6-1(1487.402mil,755.906mil) on Multi-Layer And Track (1422.442mil,-119.094mil)(1422.442mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad U6-10(2287.402mil,555.906mil) on Multi-Layer And Track (2352.756mil,-119.094mil)(2352.756mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad U6-11(2287.402mil,655.906mil) on Multi-Layer And Track (2352.756mil,-119.094mil)(2352.756mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad U6-12(2287.402mil,755.906mil) on Multi-Layer And Track (2352.756mil,-119.094mil)(2352.756mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.456mil < 10mil) Between Pad U6-2(1487.402mil,655.906mil) on Multi-Layer And Track (1422.442mil,-119.094mil)(1422.442mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.456mil < 10mil) Between Pad U6-3(1487.402mil,555.906mil) on Multi-Layer And Track (1422.442mil,-119.094mil)(1422.442mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.456mil < 10mil) Between Pad U6-4(1487.402mil,455.906mil) on Multi-Layer And Track (1422.442mil,-119.094mil)(1422.442mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.456mil < 10mil) Between Pad U6-5(1487.402mil,355.906mil) on Multi-Layer And Track (1422.442mil,-119.094mil)(1422.442mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.456mil < 10mil) Between Pad U6-6(1487.402mil,255.906mil) on Multi-Layer And Track (1422.442mil,-119.094mil)(1422.442mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad U6-7(2287.402mil,255.906mil) on Multi-Layer And Track (2352.756mil,-119.094mil)(2352.756mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad U6-8(2287.402mil,355.906mil) on Multi-Layer And Track (2352.756mil,-119.094mil)(2352.756mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.85mil < 10mil) Between Pad U6-9(2287.402mil,455.906mil) on Multi-Layer And Track (2352.756mil,-119.094mil)(2352.756mil,991.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.85mil]
Rule Violations :324

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (1543.307mil,1391.732mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (1677.165mil,1387.795mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (1732.284mil,1466.535mil) from Top Layer to Bottom Layer 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01