library ieee;
use ieee.std_logic_1164.all;

entity sevenSegment is 
	port(input: in std_logic_vector(0 to 7); output: out std_logic_vector(0 ot 6));
end fulladd;

architecture func of sevenSegment is
begin
	
end func;