{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 23:54:31 2021 " "Info: Processing started: Thu Jun 10 23:54:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "final EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design final" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q " "Info: Pin q not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { q } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 272 896 1072 288 "q" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[15\] " "Info: Pin a\[15\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[15] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[14\] " "Info: Pin a\[14\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[14] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[13\] " "Info: Pin a\[13\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[13] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[4] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[3] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[2] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[1] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[0] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Info: Pin a\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[7] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Info: Pin a\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[6] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[5] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[11\] " "Info: Pin a\[11\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[11] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[9\] " "Info: Pin a\[9\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[9] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[8\] " "Info: Pin a\[8\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[8] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[10\] " "Info: Pin a\[10\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[10] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[12\] " "Info: Pin a\[12\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { a[12] } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 192 -80 88 208 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin:inst1\|out1 " "Info: Destination node fenpin:inst1\|out1" {  } { { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/fenpin.vhd" 13 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst1|out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk } } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 192 -80 88 208 "clk" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin:inst1\|out1  " "Info: Automatically promoted node fenpin:inst1\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yinpin:inst3\|out1 " "Info: Destination node yinpin:inst3\|out1" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 15 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yinpin:inst3|out1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yinpin:inst3\|out2 " "Info: Destination node yinpin:inst3\|out2" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 16 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yinpin:inst3|out2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yinpin:inst3\|out3 " "Info: Destination node yinpin:inst3\|out3" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 17 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yinpin:inst3|out3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yinpin:inst3\|out4 " "Info: Destination node yinpin:inst3\|out4" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 18 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yinpin:inst3|out4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yinpin:inst3\|out5 " "Info: Destination node yinpin:inst3\|out5" {  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 19 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yinpin:inst3|out5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin:inst1\|out1~0 " "Info: Destination node fenpin:inst1\|out1~0" {  } { { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/fenpin.vhd" 13 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst1|out1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fenpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/fenpin.vhd" 13 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst1|out1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yinpin:inst3\|Mux1  " "Info: Automatically promoted node yinpin:inst3\|Mux1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yinpin:inst3|Mux1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 16 1 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 16 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register voice:inst2\|count\[0\] register voice:inst2\|q -2.936 ns " "Info: Slack time is -2.936 ns between source register \"voice:inst2\|count\[0\]\" and destination register \"voice:inst2\|q\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.576 ns + Largest register register " "Info: + Largest register to register requirement is -1.576 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[15\] destination 6.763 ns   Shortest register " "Info:   Shortest clock path from clock \"a\[15\]\" to destination register is 6.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns a\[15\] 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'a\[15\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.378 ns) 2.508 ns jingbao:inst\|q\[2\]~9 2 COMB Unassigned 4 " "Info: 2: + IC(1.343 ns) + CELL(0.378 ns) = 2.508 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'jingbao:inst\|q\[2\]~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { a[15] jingbao:inst|q[2]~9 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.272 ns) 3.544 ns yinpin:inst3\|Mux1 3 COMB Unassigned 1 " "Info: 3: + IC(0.764 ns) + CELL(0.272 ns) = 3.544 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { jingbao:inst|q[2]~9 yinpin:inst3|Mux1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.000 ns) 5.448 ns yinpin:inst3\|Mux1~clkctrl 4 COMB Unassigned 4 " "Info: 4: + IC(1.904 ns) + CELL(0.000 ns) = 5.448 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'yinpin:inst3\|Mux1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { yinpin:inst3|Mux1 yinpin:inst3|Mux1~clkctrl } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.763 ns voice:inst2\|q 5 REG Unassigned 2 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 6.763 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'voice:inst2\|q'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { yinpin:inst3|Mux1~clkctrl voice:inst2|q } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.055 ns ( 30.39 % ) " "Info: Total cell delay = 2.055 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.708 ns ( 69.61 % ) " "Info: Total interconnect delay = 4.708 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[12\] destination 12.395 ns   Longest register " "Info:   Longest clock path from clock \"a\[12\]\" to destination register is 12.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns a\[12\] 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'a\[12\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(0.053 ns) 3.518 ns jingbao:inst\|LessThan4~0 2 COMB Unassigned 2 " "Info: 2: + IC(2.678 ns) + CELL(0.053 ns) = 3.518 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'jingbao:inst\|LessThan4~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { a[12] jingbao:inst|LessThan4~0 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.053 ns) 5.718 ns jingbao:inst\|LessThan4~1 3 COMB Unassigned 2 " "Info: 3: + IC(2.147 ns) + CELL(0.053 ns) = 5.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'jingbao:inst\|LessThan4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { jingbao:inst|LessThan4~0 jingbao:inst|LessThan4~1 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 6.119 ns jingbao:inst\|q~11 4 COMB Unassigned 1 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 6.119 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'jingbao:inst\|q~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { jingbao:inst|LessThan4~1 jingbao:inst|q~11 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 6.614 ns jingbao:inst\|q~12 5 COMB Unassigned 3 " "Info: 5: + IC(0.138 ns) + CELL(0.357 ns) = 6.614 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'jingbao:inst\|q~12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { jingbao:inst|q~11 jingbao:inst|q~12 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 7.338 ns jingbao:inst\|q\[0\]~13 6 COMB Unassigned 3 " "Info: 6: + IC(0.452 ns) + CELL(0.272 ns) = 7.338 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'jingbao:inst\|q\[0\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { jingbao:inst|q~12 jingbao:inst|q[0]~13 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.272 ns) 8.374 ns yinpin:inst3\|Mux1~3 7 COMB Unassigned 1 " "Info: 7: + IC(0.764 ns) + CELL(0.272 ns) = 8.374 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { jingbao:inst|q[0]~13 yinpin:inst3|Mux1~3 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 8.775 ns yinpin:inst3\|Mux1~4 8 COMB Unassigned 1 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 8.775 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { yinpin:inst3|Mux1~3 yinpin:inst3|Mux1~4 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 9.176 ns yinpin:inst3\|Mux1 9 COMB Unassigned 1 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 9.176 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { yinpin:inst3|Mux1~4 yinpin:inst3|Mux1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.000 ns) 11.080 ns yinpin:inst3\|Mux1~clkctrl 10 COMB Unassigned 4 " "Info: 10: + IC(1.904 ns) + CELL(0.000 ns) = 11.080 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'yinpin:inst3\|Mux1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { yinpin:inst3|Mux1 yinpin:inst3|Mux1~clkctrl } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 12.395 ns voice:inst2\|q 11 REG Unassigned 2 " "Info: 11: + IC(0.697 ns) + CELL(0.618 ns) = 12.395 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'voice:inst2\|q'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { yinpin:inst3|Mux1~clkctrl voice:inst2|q } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.280 ns ( 26.46 % ) " "Info: Total cell delay = 3.280 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.115 ns ( 73.54 % ) " "Info: Total interconnect delay = 9.115 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[15\] source 6.763 ns   Shortest register " "Info:   Shortest clock path from clock \"a\[15\]\" to source register is 6.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns a\[15\] 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'a\[15\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.378 ns) 2.508 ns jingbao:inst\|q\[2\]~9 2 COMB Unassigned 4 " "Info: 2: + IC(1.343 ns) + CELL(0.378 ns) = 2.508 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'jingbao:inst\|q\[2\]~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { a[15] jingbao:inst|q[2]~9 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.272 ns) 3.544 ns yinpin:inst3\|Mux1 3 COMB Unassigned 1 " "Info: 3: + IC(0.764 ns) + CELL(0.272 ns) = 3.544 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { jingbao:inst|q[2]~9 yinpin:inst3|Mux1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.000 ns) 5.448 ns yinpin:inst3\|Mux1~clkctrl 4 COMB Unassigned 4 " "Info: 4: + IC(1.904 ns) + CELL(0.000 ns) = 5.448 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'yinpin:inst3\|Mux1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { yinpin:inst3|Mux1 yinpin:inst3|Mux1~clkctrl } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.763 ns voice:inst2\|count\[0\] 5 REG Unassigned 7 " "Info: 5: + IC(0.697 ns) + CELL(0.618 ns) = 6.763 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'voice:inst2\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { yinpin:inst3|Mux1~clkctrl voice:inst2|count[0] } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.055 ns ( 30.39 % ) " "Info: Total cell delay = 2.055 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.708 ns ( 69.61 % ) " "Info: Total interconnect delay = 4.708 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a\[12\] source 12.395 ns   Longest register " "Info:   Longest clock path from clock \"a\[12\]\" to source register is 12.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns a\[12\] 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'a\[12\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(0.053 ns) 3.518 ns jingbao:inst\|LessThan4~0 2 COMB Unassigned 2 " "Info: 2: + IC(2.678 ns) + CELL(0.053 ns) = 3.518 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'jingbao:inst\|LessThan4~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { a[12] jingbao:inst|LessThan4~0 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.053 ns) 5.718 ns jingbao:inst\|LessThan4~1 3 COMB Unassigned 2 " "Info: 3: + IC(2.147 ns) + CELL(0.053 ns) = 5.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'jingbao:inst\|LessThan4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { jingbao:inst|LessThan4~0 jingbao:inst|LessThan4~1 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 6.119 ns jingbao:inst\|q~11 4 COMB Unassigned 1 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 6.119 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'jingbao:inst\|q~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { jingbao:inst|LessThan4~1 jingbao:inst|q~11 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 6.614 ns jingbao:inst\|q~12 5 COMB Unassigned 3 " "Info: 5: + IC(0.138 ns) + CELL(0.357 ns) = 6.614 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'jingbao:inst\|q~12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { jingbao:inst|q~11 jingbao:inst|q~12 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 7.338 ns jingbao:inst\|q\[0\]~13 6 COMB Unassigned 3 " "Info: 6: + IC(0.452 ns) + CELL(0.272 ns) = 7.338 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'jingbao:inst\|q\[0\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { jingbao:inst|q~12 jingbao:inst|q[0]~13 } "NODE_NAME" } } { "jingbao.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/jingbao.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.272 ns) 8.374 ns yinpin:inst3\|Mux1~3 7 COMB Unassigned 1 " "Info: 7: + IC(0.764 ns) + CELL(0.272 ns) = 8.374 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { jingbao:inst|q[0]~13 yinpin:inst3|Mux1~3 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 8.775 ns yinpin:inst3\|Mux1~4 8 COMB Unassigned 1 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 8.775 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { yinpin:inst3|Mux1~3 yinpin:inst3|Mux1~4 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 9.176 ns yinpin:inst3\|Mux1 9 COMB Unassigned 1 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 9.176 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'yinpin:inst3\|Mux1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { yinpin:inst3|Mux1~4 yinpin:inst3|Mux1 } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.000 ns) 11.080 ns yinpin:inst3\|Mux1~clkctrl 10 COMB Unassigned 4 " "Info: 10: + IC(1.904 ns) + CELL(0.000 ns) = 11.080 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'yinpin:inst3\|Mux1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { yinpin:inst3|Mux1 yinpin:inst3|Mux1~clkctrl } "NODE_NAME" } } { "yinpin.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/yinpin.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 12.395 ns voice:inst2\|count\[0\] 11 REG Unassigned 7 " "Info: 11: + IC(0.697 ns) + CELL(0.618 ns) = 12.395 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'voice:inst2\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { yinpin:inst3|Mux1~clkctrl voice:inst2|count[0] } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.280 ns ( 26.46 % ) " "Info: Total cell delay = 3.280 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.115 ns ( 73.54 % ) " "Info: Total interconnect delay = 9.115 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "fasheng.bdf" "" { Schematic "D:/实验/数字系统实验/综合实验/综合实验2/final/fasheng.bdf" { { 336 -64 104 352 "a\[15..0\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.360 ns - Longest register register " "Info: - Longest register to register delay is 1.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns voice:inst2\|count\[0\] 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'voice:inst2\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { voice:inst2|count[0] } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns voice:inst2\|process_0~7 2 COMB Unassigned 1 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'voice:inst2\|process_0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { voice:inst2|count[0] voice:inst2|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 0.804 ns voice:inst2\|q~5 3 COMB Unassigned 1 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.804 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'voice:inst2\|q~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { voice:inst2|process_0~7 voice:inst2|q~5 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.205 ns voice:inst2\|q~6 4 COMB Unassigned 1 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.205 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'voice:inst2\|q~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { voice:inst2|q~5 voice:inst2|q~6 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.360 ns voice:inst2\|q 5 REG Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.360 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'voice:inst2\|q'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { voice:inst2|q~6 voice:inst2|q } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 46.62 % ) " "Info: Total cell delay = 0.634 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 53.38 % ) " "Info: Total interconnect delay = 0.726 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { voice:inst2|count[0] voice:inst2|process_0~7 voice:inst2|q~5 voice:inst2|q~6 voice:inst2|q } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { voice:inst2|count[0] voice:inst2|process_0~7 voice:inst2|q~5 voice:inst2|q~6 voice:inst2|q } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.360 ns register register " "Info: Estimated most critical path is register to register delay of 1.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns voice:inst2\|count\[0\] 1 REG LAB_X17_Y18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y18; Fanout = 7; REG Node = 'voice:inst2\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { voice:inst2|count[0] } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns voice:inst2\|process_0~7 2 COMB LAB_X17_Y18 1 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X17_Y18; Fanout = 1; COMB Node = 'voice:inst2\|process_0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { voice:inst2|count[0] voice:inst2|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 0.804 ns voice:inst2\|q~5 3 COMB LAB_X17_Y18 1 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.804 ns; Loc. = LAB_X17_Y18; Fanout = 1; COMB Node = 'voice:inst2\|q~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { voice:inst2|process_0~7 voice:inst2|q~5 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.205 ns voice:inst2\|q~6 4 COMB LAB_X17_Y18 1 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.205 ns; Loc. = LAB_X17_Y18; Fanout = 1; COMB Node = 'voice:inst2\|q~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { voice:inst2|q~5 voice:inst2|q~6 } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.360 ns voice:inst2\|q 5 REG LAB_X17_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.360 ns; Loc. = LAB_X17_Y18; Fanout = 2; REG Node = 'voice:inst2\|q'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { voice:inst2|q~6 voice:inst2|q } "NODE_NAME" } } { "voice.vhd" "" { Text "D:/实验/数字系统实验/综合实验/综合实验2/final/voice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 46.62 % ) " "Info: Total cell delay = 0.634 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 53.38 % ) " "Info: Total interconnect delay = 0.726 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { voice:inst2|count[0] voice:inst2|process_0~7 voice:inst2|q~5 voice:inst2|q~6 voice:inst2|q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "4 " "Info: Duplicated 4 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q 0 " "Info: Pin \"q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 23:54:34 2021 " "Info: Processing ended: Thu Jun 10 23:54:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
