#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Mar 22 19:48:32 2022
# Process ID: 2269716
# Current directory: /home/mateusz/KV260/hardware/hardware.runs/impl_1
# Command line: vivado -log hardware_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hardware_wrapper.tcl -notrace
# Log file: /home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper.vdi
# Journal file: /home/mateusz/KV260/hardware/hardware.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source hardware_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mateusz/Vitis-AI/dsa/DPU-TRD'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top hardware_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1.dcp' for cell 'hardware_i/DPUCZDX8G_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0.dcp' for cell 'hardware_i/axi_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_intc_0_0/hardware_axi_intc_0_0.dcp' for cell 'hardware_i/axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2.dcp' for cell 'hardware_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0.dcp' for cell 'hardware_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_1/hardware_divider_0_1.dcp' for cell 'hardware_i/div_stepper'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_divider_0_0/hardware_divider_0_0.dcp' for cell 'hardware_i/divider_pwm'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_0_0.dcp' for cell 'hardware_i/dpu_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1.dcp' for cell 'hardware_i/dpux2_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0.dcp' for cell 'hardware_i/global_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_pwm_0_0/hardware_pwm_0_0.dcp' for cell 'hardware_i/pwm'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_stepper_0_0/hardware_stepper_0_0.dcp' for cell 'hardware_i/stepper_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0.dcp' for cell 'hardware_i/system_management_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_temp2pwm_0_0/hardware_temp2pwm_0_0.dcp' for cell 'hardware_i/temp2pwm'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_zynq_ultra_ps_e_0_0/hardware_zynq_ultra_ps_e_0_0.dcp' for cell 'hardware_i/zynq_ultra_ps'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_xbar_0/hardware_xbar_0.dcp' for cell 'hardware_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_0/hardware_auto_pc_0.dcp' for cell 'hardware_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_1/hardware_auto_pc_1.dcp' for cell 'hardware_i/axi_interconnect_1/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_auto_pc_2/hardware_auto_pc_2.dcp' for cell 'hardware_i/axi_interconnect_1/m03_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2790.227 ; gain = 0.000 ; free physical = 9142 ; free virtual = 12847
INFO: [Netlist 29-17] Analyzing 1286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. hardware_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. hardware_i/clk_wiz_1/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'hardware_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'hardware_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_zynq_ultra_ps_e_0_0/hardware_zynq_ultra_ps_e_0_0.xdc] for cell 'hardware_i/zynq_ultra_ps/inst'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_zynq_ultra_ps_e_0_0/hardware_zynq_ultra_ps_e_0_0.xdc] for cell 'hardware_i/zynq_ultra_ps/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_0_0_board.xdc] for cell 'hardware_i/dpu_reset/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_0_0_board.xdc] for cell 'hardware_i/dpu_reset/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_0_0.xdc] for cell 'hardware_i/dpu_reset/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_0_0/hardware_proc_sys_reset_0_0.xdc] for cell 'hardware_i/dpu_reset/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0_board.xdc] for cell 'hardware_i/global_reset/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0_board.xdc] for cell 'hardware_i/global_reset/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0.xdc] for cell 'hardware_i/global_reset/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_0/hardware_proc_sys_reset_1_0.xdc] for cell 'hardware_i/global_reset/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1_board.xdc] for cell 'hardware_i/dpux2_reset/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1_board.xdc] for cell 'hardware_i/dpux2_reset/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1.xdc] for cell 'hardware_i/dpux2_reset/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_proc_sys_reset_1_1/hardware_proc_sys_reset_1_1.xdc] for cell 'hardware_i/dpux2_reset/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_intc_0_0/hardware_axi_intc_0_0.xdc] for cell 'hardware_i/axi_intc/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_intc_0_0/hardware_axi_intc_0_0.xdc] for cell 'hardware_i/axi_intc/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0_board.xdc] for cell 'hardware_i/system_management_wiz/inst'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0_board.xdc] for cell 'hardware_i/system_management_wiz/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0.xdc] for cell 'hardware_i/system_management_wiz/inst'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_system_management_wiz_0_0/hardware_system_management_wiz_0_0.xdc] for cell 'hardware_i/system_management_wiz/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0_board.xdc] for cell 'hardware_i/axi_gpio/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0_board.xdc] for cell 'hardware_i/axi_gpio/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0.xdc] for cell 'hardware_i/axi_gpio/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_gpio_0_0/hardware_axi_gpio_0_0.xdc] for cell 'hardware_i/axi_gpio/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2_board.xdc] for cell 'hardware_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2_board.xdc] for cell 'hardware_i/clk_wiz_0/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2.xdc] for cell 'hardware_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_0_2/hardware_clk_wiz_0_2.xdc] for cell 'hardware_i/clk_wiz_0/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0_board.xdc] for cell 'hardware_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0_board.xdc] for cell 'hardware_i/clk_wiz_1/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0.xdc] for cell 'hardware_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_clk_wiz_1_0/hardware_clk_wiz_1_0.xdc] for cell 'hardware_i/clk_wiz_1/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.srcs/constrs_1/imports/new/system.xdc]
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.srcs/constrs_1/imports/new/system.xdc]
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_intc_0_0/hardware_axi_intc_0_0_clocks.xdc] for cell 'hardware_i/axi_intc/U0'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_axi_intc_0_0/hardware_axi_intc_0_0_clocks.xdc] for cell 'hardware_i/axi_intc/U0'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1_impl.xdc] for cell 'hardware_i/DPUCZDX8G_0/inst'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1_impl.xdc] for cell 'hardware_i/DPUCZDX8G_0/inst'
Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1.xdc] for cell 'hardware_i/DPUCZDX8G_0/inst'
Finished Parsing XDC File [/home/mateusz/KV260/hardware/hardware.gen/sources_1/bd/hardware/ip/hardware_DPUCZDX8G_0_1/hardware_DPUCZDX8G_0_1.xdc] for cell 'hardware_i/DPUCZDX8G_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8316 ; free virtual = 12087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 291 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 111 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 92 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM64M => RAM64M (RAMD64E(x4)): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 62 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 3989.465 ; gain = 1199.238 ; free physical = 8316 ; free virtual = 12087
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8308 ; free virtual = 12080

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b588a709

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8204 ; free virtual = 11979

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 82 inverter(s) to 2838 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 126b99670

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8116 ; free virtual = 11895
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 438 cells
INFO: [Opt 31-1021] In phase Retarget, 153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14c09fe4e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8116 ; free virtual = 11896
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 137 cells
INFO: [Opt 31-1021] In phase Constant propagation, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12ce3e3b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8081 ; free virtual = 11863
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1066 cells
INFO: [Opt 31-1021] In phase Sweep, 152 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1ab531c2c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8077 ; free virtual = 11862
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17bc13e44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8077 ; free virtual = 11862
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fe3205cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8075 ; free virtual = 11861
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |             438  |                                            153  |
|  Constant propagation         |              19  |             137  |                                            151  |
|  Sweep                        |               0  |            1066  |                                            152  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            151  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8070 ; free virtual = 11861
Ending Logic Optimization Task | Checksum: 1bad3c74a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3989.465 ; gain = 0.000 ; free physical = 8070 ; free virtual = 11861

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 90 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 67 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 107 Total Ports: 180
Ending PowerOpt Patch Enables Task | Checksum: 12283aea4

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4514.441 ; gain = 0.000 ; free physical = 7950 ; free virtual = 11766
Ending Power Optimization Task | Checksum: 12283aea4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4514.441 ; gain = 524.977 ; free physical = 8017 ; free virtual = 11834

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12283aea4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4514.441 ; gain = 0.000 ; free physical = 8017 ; free virtual = 11834

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4514.441 ; gain = 0.000 ; free physical = 8017 ; free virtual = 11834
Ending Netlist Obfuscation Task | Checksum: 12b6655e8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4514.441 ; gain = 0.000 ; free physical = 8017 ; free virtual = 11834
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4514.441 ; gain = 524.977 ; free physical = 8017 ; free virtual = 11834
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4514.441 ; gain = 0.000 ; free physical = 7918 ; free virtual = 11741
INFO: [Common 17-1381] The checkpoint '/home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4514.441 ; gain = 0.000 ; free physical = 7893 ; free virtual = 11736
INFO: [runtcl-4] Executing : report_drc -file hardware_wrapper_drc_opted.rpt -pb hardware_wrapper_drc_opted.pb -rpx hardware_wrapper_drc_opted.rpx
Command: report_drc -file hardware_wrapper_drc_opted.rpt -pb hardware_wrapper_drc_opted.pb -rpx hardware_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4838.602 ; gain = 324.160 ; free physical = 7258 ; free virtual = 11244
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7206 ; free virtual = 11194
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95293fc2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7206 ; free virtual = 11194
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7206 ; free virtual = 11194

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1796f33a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7233 ; free virtual = 11230

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c9cb490b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7113 ; free virtual = 11125

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c9cb490b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7113 ; free virtual = 11125
Phase 1 Placer Initialization | Checksum: 1c9cb490b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7108 ; free virtual = 11120

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1f95fbdaf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7057 ; free virtual = 11080

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 22b37f470

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7044 ; free virtual = 11068

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 18a5ff1e5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7045 ; free virtual = 11068

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 18a5ff1e5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7036 ; free virtual = 11060

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1a26c77f9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7034 ; free virtual = 11058

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1922521a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7025 ; free virtual = 11049

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1922521a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7025 ; free virtual = 11049
Phase 2.1.1 Partition Driven Placement | Checksum: 1922521a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7033 ; free virtual = 11058
Phase 2.1 Floorplanning | Checksum: 17297a12e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7033 ; free virtual = 11058

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17297a12e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7033 ; free virtual = 11058

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 167eddc9d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 4838.602 ; gain = 0.000 ; free physical = 7033 ; free virtual = 11058

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 38 LUTNM shape to break, 748 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 27, total 38, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 382 nets or LUTs. Breaked 38 LUTs, combined 344 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 57 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 7000 ; free virtual = 11040
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/s_b60683a3. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6999 ; free virtual = 11039
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6999 ; free virtual = 11039
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6999 ; free virtual = 11040

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           38  |            344  |                   382  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           10  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |            344  |                   384  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 9e766124

Time (s): cpu = 00:01:40 ; elapsed = 00:00:51 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6997 ; free virtual = 11039
Phase 2.4 Global Placement Core | Checksum: 12bed72b0

Time (s): cpu = 00:01:43 ; elapsed = 00:00:53 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6991 ; free virtual = 11035
Phase 2 Global Placement | Checksum: 12bed72b0

Time (s): cpu = 00:01:43 ; elapsed = 00:00:53 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 7014 ; free virtual = 11058

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1703fe23f

Time (s): cpu = 00:01:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 7011 ; free virtual = 11056

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e6fe8bdb

Time (s): cpu = 00:01:49 ; elapsed = 00:00:55 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 7014 ; free virtual = 11060

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 16ac7e501

Time (s): cpu = 00:02:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6954 ; free virtual = 11020

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 11c193618

Time (s): cpu = 00:02:18 ; elapsed = 00:01:04 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6952 ; free virtual = 11020

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 14ba35000

Time (s): cpu = 00:02:20 ; elapsed = 00:01:06 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6928 ; free virtual = 10999
Phase 3.3 Small Shape DP | Checksum: 14aec13fb

Time (s): cpu = 00:02:27 ; elapsed = 00:01:08 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6929 ; free virtual = 11012

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1dfaf2450

Time (s): cpu = 00:02:28 ; elapsed = 00:01:09 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6919 ; free virtual = 11011

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f0a6d4a4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:10 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6914 ; free virtual = 11010

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 121157c74

Time (s): cpu = 00:02:44 ; elapsed = 00:01:13 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6869 ; free virtual = 10995
Phase 3 Detail Placement | Checksum: 121157c74

Time (s): cpu = 00:02:45 ; elapsed = 00:01:13 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6868 ; free virtual = 10994

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1494b8f74

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.038 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 142d9b6ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6788 ; free virtual = 10967
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 146e2efef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6781 ; free virtual = 10965
Phase 4.1.1.1 BUFG Insertion | Checksum: 1494b8f74

Time (s): cpu = 00:03:10 ; elapsed = 00:01:21 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6779 ; free virtual = 10969

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.206. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 155456eaf

Time (s): cpu = 00:03:37 ; elapsed = 00:01:47 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6633 ; free virtual = 10955

Time (s): cpu = 00:03:37 ; elapsed = 00:01:47 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6634 ; free virtual = 10956
Phase 4.1 Post Commit Optimization | Checksum: 155456eaf

Time (s): cpu = 00:03:37 ; elapsed = 00:01:47 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6633 ; free virtual = 10955
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6615 ; free virtual = 10940

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f36c233

Time (s): cpu = 00:03:39 ; elapsed = 00:01:49 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6616 ; free virtual = 10941

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19f36c233

Time (s): cpu = 00:03:39 ; elapsed = 00:01:49 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6617 ; free virtual = 10942
Phase 4.3 Placer Reporting | Checksum: 19f36c233

Time (s): cpu = 00:03:39 ; elapsed = 00:01:49 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6615 ; free virtual = 10941

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6615 ; free virtual = 10941

Time (s): cpu = 00:03:39 ; elapsed = 00:01:49 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6615 ; free virtual = 10941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 160252b55

Time (s): cpu = 00:03:39 ; elapsed = 00:01:49 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6615 ; free virtual = 10941
Ending Placer Task | Checksum: 157c928a3

Time (s): cpu = 00:03:39 ; elapsed = 00:01:49 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6615 ; free virtual = 10941
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:43 ; elapsed = 00:01:51 . Memory (MB): peak = 4846.605 ; gain = 8.004 ; free physical = 6722 ; free virtual = 11049
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6559 ; free virtual = 11015
INFO: [Common 17-1381] The checkpoint '/home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6646 ; free virtual = 11036
INFO: [runtcl-4] Executing : report_io -file hardware_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6628 ; free virtual = 11017
INFO: [runtcl-4] Executing : report_utilization -file hardware_wrapper_utilization_placed.rpt -pb hardware_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hardware_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6642 ; free virtual = 11033
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6443 ; free virtual = 10959
INFO: [Common 17-1381] The checkpoint '/home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4846.605 ; gain = 0.000 ; free physical = 6517 ; free virtual = 10957
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5f377a7e ConstDB: 0 ShapeSum: aea05aa1 RouteDB: 49f15384

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4851.508 ; gain = 0.000 ; free physical = 6361 ; free virtual = 10825
Phase 1 Build RT Design | Checksum: 13cf2b122

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4851.508 ; gain = 0.000 ; free physical = 6351 ; free virtual = 10832
Post Restoration Checksum: NetGraph: c30ae5c1 NumContArr: 44ad7b4 Constraints: 19dc3f32 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e131fca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4851.508 ; gain = 0.000 ; free physical = 6291 ; free virtual = 10774

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e131fca7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4851.508 ; gain = 0.000 ; free physical = 6291 ; free virtual = 10774

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: c5776797

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 4925.375 ; gain = 73.867 ; free physical = 6251 ; free virtual = 10745

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 142026359

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 4925.375 ; gain = 73.867 ; free physical = 6225 ; free virtual = 10741
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.227  | TNS=0.000  | WHS=-0.323 | THS=-477.474|

Phase 2 Router Initialization | Checksum: 11cd1e587

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 4935.359 ; gain = 83.852 ; free physical = 6202 ; free virtual = 10737

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00107466 %
  Global Horizontal Routing Utilization  = 0.00132155 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54778
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 47369
  Number of Partially Routed Nets     = 7409
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11cd1e587

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 4935.359 ; gain = 83.852 ; free physical = 6198 ; free virtual = 10734
Phase 3 Initial Routing | Checksum: 121cb5415

Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5256.359 ; gain = 404.852 ; free physical = 6102 ; free virtual = 10653
INFO: [Route 35-580] Design has 61 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| dpux2_hardware_clk_wiz_0_2 | dpu_hardware_clk_wiz_0_2 |hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_5d4f008e/g_d75a2c81[1].u_a8e4d001/g_427f060c[2].u_3b3f8210/g_b4c563af[0].u_0fd5ac8c/g_12bdb8ee.g_d6c0e7f9.s_bba40f03_reg[9]/D|
| dpux2_hardware_clk_wiz_0_2 | dpu_hardware_clk_wiz_0_2 |hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_5d4f008e/g_d75a2c81[1].u_a8e4d001/g_427f060c[2].u_3b3f8210/g_b4c563af[0].u_0fd5ac8c/g_12bdb8ee.g_d6c0e7f9.s_bba40f03_reg[17]/D|
| dpux2_hardware_clk_wiz_0_2 | dpu_hardware_clk_wiz_0_2 |hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_5d4f008e/g_d75a2c81[1].u_a8e4d001/g_427f060c[2].u_3b3f8210/g_b4c563af[0].u_0fd5ac8c/g_12bdb8ee.g_d6c0e7f9.s_bba40f03_reg[10]/D|
| dpux2_hardware_clk_wiz_0_2 | dpu_hardware_clk_wiz_0_2 |hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_5d4f008e/g_d75a2c81[1].u_a8e4d001/g_427f060c[2].u_3b3f8210/g_b4c563af[0].u_0fd5ac8c/g_12bdb8ee.g_d6c0e7f9.s_bba40f03_reg[14]/D|
| dpux2_hardware_clk_wiz_0_2 | dpu_hardware_clk_wiz_0_2 |hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_5d4f008e/g_d75a2c81[1].u_a8e4d001/g_427f060c[2].u_3b3f8210/g_b4c563af[0].u_0fd5ac8c/g_12bdb8ee.g_d6c0e7f9.s_bba40f03_reg[11]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10705
 Number of Nodes with overlaps = 904
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=-0.060 | THS=-1.462 |

Phase 4.1 Global Iteration 0 | Checksum: 1a6c24dbe

Time (s): cpu = 00:02:51 ; elapsed = 00:01:00 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6080 ; free virtual = 10681

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1cefa26af

Time (s): cpu = 00:02:51 ; elapsed = 00:01:00 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6079 ; free virtual = 10680
Phase 4 Rip-up And Reroute | Checksum: 1cefa26af

Time (s): cpu = 00:02:52 ; elapsed = 00:01:00 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6078 ; free virtual = 10680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 186c46e34

Time (s): cpu = 00:03:02 ; elapsed = 00:01:03 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6057 ; free virtual = 10682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 186c46e34

Time (s): cpu = 00:03:02 ; elapsed = 00:01:03 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6057 ; free virtual = 10682

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 186c46e34

Time (s): cpu = 00:03:02 ; elapsed = 00:01:03 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6056 ; free virtual = 10683
Phase 5 Delay and Skew Optimization | Checksum: 186c46e34

Time (s): cpu = 00:03:03 ; elapsed = 00:01:03 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6056 ; free virtual = 10683

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1551601bf

Time (s): cpu = 00:03:11 ; elapsed = 00:01:06 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6038 ; free virtual = 10681
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18f95b420

Time (s): cpu = 00:03:12 ; elapsed = 00:01:06 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6037 ; free virtual = 10681
Phase 6 Post Hold Fix | Checksum: 18f95b420

Time (s): cpu = 00:03:12 ; elapsed = 00:01:06 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6037 ; free virtual = 10681

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.8318 %
  Global Horizontal Routing Utilization  = 8.30506 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b6aeecd0

Time (s): cpu = 00:03:12 ; elapsed = 00:01:07 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6034 ; free virtual = 10678

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b6aeecd0

Time (s): cpu = 00:03:13 ; elapsed = 00:01:07 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6031 ; free virtual = 10677

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b6aeecd0

Time (s): cpu = 00:03:15 ; elapsed = 00:01:08 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6031 ; free virtual = 10681

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1b6aeecd0

Time (s): cpu = 00:03:15 ; elapsed = 00:01:09 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6032 ; free virtual = 10683

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.038  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1b6aeecd0

Time (s): cpu = 00:03:21 ; elapsed = 00:01:10 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6032 ; free virtual = 10684
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:21 ; elapsed = 00:01:10 . Memory (MB): peak = 5288.375 ; gain = 436.867 ; free physical = 6150 ; free virtual = 10802

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:31 ; elapsed = 00:01:13 . Memory (MB): peak = 5288.375 ; gain = 441.770 ; free physical = 6150 ; free virtual = 10802
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5288.375 ; gain = 0.000 ; free physical = 5973 ; free virtual = 10769
INFO: [Common 17-1381] The checkpoint '/home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5288.375 ; gain = 0.000 ; free physical = 6079 ; free virtual = 10777
INFO: [runtcl-4] Executing : report_drc -file hardware_wrapper_drc_routed.rpt -pb hardware_wrapper_drc_routed.pb -rpx hardware_wrapper_drc_routed.rpx
Command: report_drc -file hardware_wrapper_drc_routed.rpt -pb hardware_wrapper_drc_routed.pb -rpx hardware_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hardware_wrapper_methodology_drc_routed.rpt -pb hardware_wrapper_methodology_drc_routed.pb -rpx hardware_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hardware_wrapper_methodology_drc_routed.rpt -pb hardware_wrapper_methodology_drc_routed.pb -rpx hardware_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mateusz/KV260/hardware/hardware.runs/impl_1/hardware_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 5288.375 ; gain = 0.000 ; free physical = 6019 ; free virtual = 10731
INFO: [runtcl-4] Executing : report_power -file hardware_wrapper_power_routed.rpt -pb hardware_wrapper_power_summary_routed.pb -rpx hardware_wrapper_power_routed.rpx
Command: report_power -file hardware_wrapper_power_routed.rpt -pb hardware_wrapper_power_summary_routed.pb -rpx hardware_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
141 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 5312.387 ; gain = 24.012 ; free physical = 5902 ; free virtual = 10654
INFO: [runtcl-4] Executing : report_route_status -file hardware_wrapper_route_status.rpt -pb hardware_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hardware_wrapper_timing_summary_routed.rpt -pb hardware_wrapper_timing_summary_routed.pb -rpx hardware_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file hardware_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hardware_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hardware_wrapper_bus_skew_routed.rpt -pb hardware_wrapper_bus_skew_routed.pb -rpx hardware_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force hardware_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP hardware_i/temp2pwm/inst/pwm_on5 input hardware_i/temp2pwm/inst/pwm_on5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_91cbfecb/u_9e35e9b1/u_d7bba7e1/u_dsp/g_a8050f01.u_dsp48e2 output hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_91cbfecb/u_9e35e9b1/u_d7bba7e1/u_dsp/g_a8050f01.u_dsp48e2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP hardware_i/temp2pwm/inst/pwm_on5 output hardware_i/temp2pwm/inst/pwm_on5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_22c4ec7e/u_032df868/s_c92f4191_reg multiplier stage hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_22c4ec7e/u_032df868/s_c92f4191_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP hardware_i/temp2pwm/inst/pwm_on5 multiplier stage hardware_i/temp2pwm/inst/pwm_on5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[0].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[1].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[2].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_396da9c8/u_692652ac/u_db51cb91/u_c48af76d/g_66a0cbda[3].g_c6a789d9[0].g_214b29cc.u_dd49098f/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[0].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[0].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[1].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[2].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[0].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[1].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[2].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[0].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC REQP-1731] DSP_Abus_preadd_amult_sel_A_sign_bit_restriction: hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_531b179c/u_55dabb40/u_b2e34f77/g_15699fe8[1].g_c9814353[3].g_fe7d1843[3].u_7852564e/g_3439dbec[1].g_ac92fc4b.u_e612bb21/u_dsp/g_a8050f01.u_dsp48e2: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [DRC RTSTAT-10] No routable loads: 150 net(s) have no routable loads. The problem bus(es) and/or net(s) are hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/daddr_C_master_reg2[7:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/daddr_C_master_reg[7:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/daddr_C_slave0_reg2[7:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/daddr_C_slave0_reg[7:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/daddr_C_slave1_reg2[7:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/daddr_C_slave1_reg[7:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/di_C_master_reg2[15:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/di_C_master_reg[15:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/di_C_slave0_reg2[15:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/di_C_slave0_reg[15:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/di_C_slave1_reg2[15:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/di_C_slave1_reg[15:0], hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/dwe_C_master_reg, hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/dwe_C_master_reg2, hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/dwe_C_slave0_reg... and (the first 15 of 18 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 74 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hardware_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/mateusz/KV260/hardware/hardware.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar 22 19:54:21 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 5312.387 ; gain = 0.000 ; free physical = 5772 ; free virtual = 10567
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 19:54:21 2022...
