
---------- Begin Simulation Statistics ----------
final_tick                               659523379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94947                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659964                       # Number of bytes of host memory used
host_op_rate                                    94950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1053.22                       # Real time elapsed on the host
host_tick_rate                              626197677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.659523                       # Number of seconds simulated
sim_ticks                                659523379000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003676                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.595234                       # CPI: cycles per instruction
system.cpu.discardedOps                         20897                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       528653063                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.151625                       # IPC: instructions per cycle
system.cpu.numCycles                        659523379                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995472     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892238     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115854     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003676                       # Class of committed instruction
system.cpu.tickCycles                       130870316                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5935239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11887369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          751                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          725                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5944187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5934294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11897797                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5935019                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  605815                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604058                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602156                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601433                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.879931                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     502                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             344                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              171                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     36893905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36893905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36893926                       # number of overall hits
system.cpu.dcache.overall_hits::total        36893926                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11901471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11901471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11901503                       # number of overall misses
system.cpu.dcache.overall_misses::total      11901503                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1135464828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1135464828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1135464828000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1135464828000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795429                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243906                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95405.419044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95405.419044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95405.162524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95405.162524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5942514                       # number of writebacks
system.cpu.dcache.writebacks::total           5942514                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5949129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5949129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5949129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5949129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5952342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5952342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5952374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5952374                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 587851577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 587851577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 587855234000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 587855234000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121986                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121986                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121986                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121986                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98759.711220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98759.711220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98759.794663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98759.794663                       # average overall mshr miss latency
system.cpu.dcache.replacements                5944183                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35700379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35700379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    274846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    274846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 114091.324201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 114091.324201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    269242000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    269242000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 112184.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 112184.166667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1193526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1193526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     11899062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11899062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1135189982000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1135189982000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.908840                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.908840                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95401.636028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95401.636028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5949120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5949120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5949942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5949942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 587582335000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 587582335000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.454451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.454451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98754.296260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98754.296260                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.603774                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.603774                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3657000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3657000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.603774                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.603774                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114281.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114281.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       190000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       190000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       186000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       186000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8184.894417                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42846327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5952375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.198190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8184.894417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         7291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          54747832                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         54747832                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49653615                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37077652                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13160745                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     16812691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16812691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16812691                       # number of overall hits
system.cpu.icache.overall_hits::total        16812691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1235                       # number of overall misses
system.cpu.icache.overall_misses::total          1235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    122835000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122835000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122835000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122835000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16813926                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16813926                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16813926                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16813926                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99461.538462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99461.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99461.538462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99461.538462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1235                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1235                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    120365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    120365000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120365000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97461.538462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97461.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97461.538462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97461.538462                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16812691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16812691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16813926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16813926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99461.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99461.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    120365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97461.538462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97461.538462                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1231.848586                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16813926                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13614.514980                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1231.848586                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.150372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.150372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1232                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.150391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16815161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16815161                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 659523379000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003676                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  738                       # number of demand (read+write) hits
system.l2.demand_hits::total                      753                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                 738                       # number of overall hits
system.l2.overall_hits::total                     753                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5951638                       # number of demand (read+write) misses
system.l2.demand_misses::total                5952858                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1220                       # number of overall misses
system.l2.overall_misses::.cpu.data           5951638                       # number of overall misses
system.l2.overall_misses::total               5952858                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    116316000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 569955907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     570072223000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    116316000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 569955907000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    570072223000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1235                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5952376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5953611                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1235                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5952376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5953611                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.987854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999876                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999874                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999876                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999874                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95340.983607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95764.545323                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95764.458517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95340.983607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95764.545323                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95764.458517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5933596                       # number of writebacks
system.l2.writebacks::total                   5933596                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5951637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5952856                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5951637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5952856                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91854000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 450923147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 451015001000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91854000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 450923147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451015001000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999873                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999873                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75351.927810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75764.558054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75764.473557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75351.927810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75764.558054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75764.473557                       # average overall mshr miss latency
system.l2.replacements                       11868807                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5942514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5942514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5942514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5942514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          727                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           727                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data         5949942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5949942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 569732511000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  569732511000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5949942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5949942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95754.296597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95754.296597                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5949942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5949942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 450733691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 450733691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75754.299958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75754.299958                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    116316000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116316000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95340.983607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95340.983607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75351.927810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75351.927810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    223396000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    223396000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.696795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.696795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 131719.339623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 131719.339623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    189456000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    189456000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.696385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.696385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 111773.451327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111773.451327                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16361.371228                       # Cycle average of tags in use
system.l2.tags.total_refs                    11896316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11885191                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8160.611705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.651264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8198.108258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.500373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14582                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35679283                       # Number of tag accesses
system.l2.tags.data_accesses                 35679283                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1485928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5951636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000302158500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82863                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82863                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17855712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1416115                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5952855                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5933595                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5952855                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5933595                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4447667                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               5952855                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4              5933595                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5951860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.839385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.617954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.413051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         82860    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82863                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.932081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.928268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.356815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2652      3.20%      3.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              324      0.39%      3.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79887     96.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82863                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95245680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94937520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    144.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  659523269000                       # Total gap between requests
system.mem_ctrls.avgGap                      55485.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        19504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95226176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     23774496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 29572.871290132080                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 144386353.891481995583                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 36047995.805771127343                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1219                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5951636                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5933595                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29331750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 145810776250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 15524613540000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24062.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24499.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2616392.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        19504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95226176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95245680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        19504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        19504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94937520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94937520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1219                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5951636                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5952855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5933595                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5933595                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        29573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    144386354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        144415927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        29573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        29573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    143948680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       143948680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    143948680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        29573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    144386354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       288364607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5952855                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1485906                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       373432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       371846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       371948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       371777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       371838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       372009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       372234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       372288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       372427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       372262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       371776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       371768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       371872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       371760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       371789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       371829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        93402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        93001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        93423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92708                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             34224076750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           29764275000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       145840108000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5749.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24499.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             5489593                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1316701                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       632465                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   752.737204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   588.045488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   368.666641                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        20962      3.31%      3.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        97666     15.44%     18.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        29642      4.69%     23.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        29847      4.72%     28.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20084      3.18%     31.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        22528      3.56%     34.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        20408      3.23%     38.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        22509      3.56%     41.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       368819     58.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       632465                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             380982720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           95097984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              577.663707                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              144.191983                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.64                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2273611620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1208453235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    21258436080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3882740400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 52061851920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 150248782350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 126731687520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  357665563125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   542.309150                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 325099690250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22022780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 312400908750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2242202760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1191751440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    21244948620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3873688920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 52061851920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 150047998710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 126900768480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  357563210850                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   542.153959                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 325568408000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22022780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 311932191000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5933595                       # Transaction distribution
system.membus.trans_dist::CleanEvict              919                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5949941                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5949941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2914                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     17840224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               17840224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    190183200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               190183200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5952855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5952855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5952855                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         17820964000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13483548000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11876110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5936880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5949942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5949941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1235                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2473                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17848934                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              17851407                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190318224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190338032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        11868807                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94937536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17822418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333092                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471405                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11886647     66.69%     66.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5935046     33.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    725      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17822418                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 659523379000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17840314000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2470999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11904750999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
