$version Generated by VerilatedVcd $end
$date Fri Mar  1 14:34:52 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire 32 $ count [31:0] $end
  $var wire 32 % inc [31:0] $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire 32 $ count [31:0] $end
   $var wire 32 % inc [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


