# Vortex HIP Implementation Phases

**Project:** HIP (Heterogeneous-compute Interface for Portability) for Vortex RISC-V GPU
**Architecture:** RV32 (32-bit RISC-V)
**Status:** Phase 1 complete, Phase 2 in planning

---

## Quick Navigation

- **[Phase 1: HIP Runtime & Testing](#phase-1-hip-runtime--testing)** - âœ… COMPLETE
- **[Phase 2: HIP Compiler Integration](#phase-2-hip-compiler-integration)** - ğŸ“‹ NEXT
- **[Phase 3: Full Integration & Optimization](#phase-3-full-integration--optimization)** - â³ FUTURE

---

## Phase 1: HIP Runtime & Testing

**Status:** âœ… COMPLETE
**Purpose:** Implement and validate HIP runtime API mapping to Vortex

### Components

#### 1A. Metadata Generation (âœ… Complete)
**Purpose:** Extract kernel argument metadata from DWARF debug info

- Python script (`scripts/vortex/hip_metadata_gen.py`)
- C++ unit tests (Google Test - 23 tests)
- Python unit tests (unittest - 17 tests)
- Converts HIP array-of-pointers â†’ Vortex packed struct

**Results:**
```
C++ Tests:     23/23 passing (100%)
Python Tests:  17/17 passing (100%)
Total:         40/40 passing (100%)
```

#### 1B. HIP Runtime Library (âœ… Complete)
**Purpose:** Implement HIP API calls that map to Vortex API

**API Mapping:**
```
HIP API                  â†’  Vortex API
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
hipSetDevice()           â†’  vx_dev_open()
hipGetDeviceProperties() â†’  vx_dev_caps()
hipMalloc()              â†’  vx_mem_alloc()
hipFree()                â†’  vx_mem_free()
hipMemcpy()              â†’  vx_copy_to/from_dev()
hipLaunchKernel()        â†’  vx_upload_kernel_bytes() + vx_start()
hipDeviceSynchronize()   â†’  vx_ready_wait()
```

**Features:**
- Lazy kernel loading (deferred upload)
- Metadata-driven argument marshaling
- RV32 pointer handling (4-byte)
- Complete error reporting

#### 1C. Runtime Tests (âœ… Complete - 13 tests)
**Purpose:** Validate HIP runtime API works correctly

**Test Structure:**
- **Kernels:** Manually written in Vortex format (using `vx_spawn.h`)
- **Host:** Uses HIP API (`hipMalloc`, `hipLaunchKernel`, etc.)
- **Validates:** Runtime API mapping, not compilation

**Why manually written kernels?**
Phase 1 tests the *runtime*, not the compiler. Using Vortex kernels isolates runtime testing from compilation concerns.

**Test Categories:**

**Basic Operations (3 tests):**
- `basic_test` - Device/memory basics
- `vecadd_test` - Vector addition
- `demo_test` - Comprehensive demo

**Algorithms (4 tests):**
- `sgemm_test` - Matrix multiply
- `dotproduct_test` - Dot product
- `relu_test` - ReLU activation
- `conv3_test` - 3D convolution

**Advanced Features (3 tests):**
- `sgemm2_test` - Shared memory tiling
- `fence_test` - Memory fences
- `cta_test` - Thread cooperation

**Stress Tests (3 tests):**
- `diverge_test` - Control flow divergence
- `madmax_test` - Computational stress
- `mstress_test` - Memory stress

**All tests passing on Vortex SimX simulator!**

### Phase 1 Achievement

âœ… **HIP Runtime Library:** Fully functional API mapping
âœ… **Metadata System:** Automatic extraction from DWARF
âœ… **Test Coverage:** 13 runtime tests + 40 unit tests
âœ… **End-to-End:** Complete execution path verified

**Phase 1 provides a working runtime foundation for Phase 2 compiler integration.**

### Documentation
- **[phase1-runtime-tests/README.md](../phase1-runtime-tests/README.md)** - Runtime test details
- **[phase1-metadata/README.md](../phase1-metadata/README.md)** - Metadata generation
- **[runtime/](../runtime/)** - HIP runtime library source

---

## Phase 2: HIP Compiler Integration

**Status:** ğŸ”¨ IN PROGRESS (Polygeist integration complete)
**Purpose:** Compile HIP `__global__` kernels to Vortex RISC-V format

### Architecture: Polygeist + MLIR Pipeline

**Selected Approach:** Use Polygeist (official LLVM tool) for HIP â†’ MLIR SCF conversion

**Why Polygeist?**
- Official LLVM project (actively maintained)
- Built-in CUDA/HIP support via `--cuda-lower` flag
- Generates structured MLIR (SCF dialect)
- Standard MLIR passes handle SCF â†’ GPU conversion
- Reduces custom code from ~1000 lines to ~500 lines

### Complete Compilation Pipeline

```
HIP Source (.hip)
    â†“
[Polygeist: cgeist --cuda-lower]
  - Handles __global__, threadIdx, blockIdx, <<<>>>
  - Converts to MLIR SCF (Structured Control Flow)
    â†“
MLIR SCF Dialect
    â†“
[Standard MLIR: --convert-affine-for-to-gpu]
  - SCF â†’ GPU dialect (no custom work needed!)
    â†“
MLIR GPU Dialect
  - gpu.launch_func, gpu.thread_id, gpu.barrier, etc.
    â†“
[Custom Pass: GPUToVortexLLVM] (~500 lines)
  - Developer A: Thread Model & Kernel Launch
  - Developer B: Memory Operations & Argument Marshaling
  - Generates calls to libvortex.so
    â†“
MLIR LLVM Dialect (with vx_* runtime calls)
    â†“
[mlir-translate --mlir-to-llvmir]
    â†“
LLVM IR (.ll)
    â†“
[llvm-vortex backend]
    â†“
Vortex RISC-V Binary (.vxbin)
```

### HIP API Implementation

HIP API calls are handled via **header files** (standard HIP approach):

```cpp
// runtime/include/hip/hip_runtime.h (our Vortex backend)
static inline hipError_t hipMalloc(void** ptr, size_t size) {
    return vx_mem_alloc(vx_get_device(), size, ptr);
}
```

**Flow:**
1. User includes `<hip/hip_runtime.h>` (our version)
2. C preprocessor inlines HIP API â†’ Vortex API calls
3. Polygeist sees `vx_*` calls as regular C functions
4. No special HIP API handling needed in compiler

### Key Transformations in GPUToVortexLLVM Pass

**Device-Side (Kernel Code):**
```mlir
gpu.thread_id x  â†’  call @vx_thread_id()
gpu.block_id x   â†’  compute from vx_warp_id()
gpu.barrier      â†’  call @vx_barrier(bar_id, num_threads)
```

**Host-Side (Kernel Launch):**
```mlir
gpu.launch_func @kernel blocks(...) threads(...)
    â†“
call @vx_upload_kernel_bytes(device, binary, size)
call @vx_start(device)
call @vx_ready_wait(device, timeout)
```

### Current Progress

âœ… **Polygeist Built and Validated**
- Successfully built Polygeist from source
- 202MB binary confirms complete build
- `--cuda-lower` flag available and tested

âœ… **Documentation Complete**
- Work distribution plan for 2 developers
- Runtime library architecture clarified
- Implementation guides ready

âœ… **Submodules Integrated**
- Polygeist (Phase 2 compiler frontend)
- llvm-vortex (RISC-V backend)
- vortex (GPU hardware/simulator)

### Development Plan (5 weeks, 2 developers)

**Week 1: Setup & Infrastructure**
- Test HIP syntax with Polygeist `--cuda-lower`
- Verify standard MLIR passes work
- Set up GPUToVortexLLVM pass framework

**Weeks 2-3: Parallel Implementation**
- Developer A: Thread Model & Kernel Launch (~250 lines)
- Developer B: Memory Operations & Argument Marshaling (~250 lines)

**Week 4: Integration**
- Combine modules
- Metadata extraction from MLIR
- End-to-end testing

**Week 5: Validation**
- Convert all Phase 1 tests to HIP kernels
- Compare results with Phase 1 baselines
- Bug fixes and optimization

### Success Criteria

âœ… Polygeist successfully compiles HIP kernels to MLIR
âœ… Standard MLIR passes convert SCF â†’ GPU
âœ… GPUToVortexLLVM pass generates Vortex runtime calls
âœ… All Phase 1 tests pass with compiled HIP kernels
âœ… Performance meets or exceeds Phase 1 baselines

### Documentation
- **[docs/WORK_DISTRIBUTION.md](WORK_DISTRIBUTION.md)** - 2-developer plan
- **[docs/phase2-polygeist/](phase2-polygeist/)** - Polygeist integration details
- **[docs/implementation/HIP-TO-VORTEX-API-MAPPING.md](implementation/HIP-TO-VORTEX-API-MAPPING.md)** - API mappings

---

## Phase 3: Full Integration & Optimization

**Status:** â³ FUTURE (After Phase 2)
**Purpose:** Complete HIP-to-Vortex toolchain with optimizations

### Scope

**Full Compilation Pipeline:**
```
HIP Source (.hip)
    â†“ [Polygeist + MLIR + GPUToVortexLLVM]
Vortex Binary (.vxbin)
    â†“ [Vortex Runtime]
Execution on Vortex
```

**Optimizations:**
- Warp-level optimizations
- Memory coalescing
- Shared memory banking
- Register allocation
- Instruction scheduling

**Extended API Coverage:**
- Streams and events
- Texture memory
- Constant memory
- Dynamic parallelism (if feasible)

**Optional: HIP Runtime Binary Compatibility Library**
- `libhip_vortex.so` - Wraps Vortex API with HIP API calls
- Purpose: Support pre-compiled host binaries (x86) that were compiled for HIP
- Limitation: Kernels must still be recompiled from source to Vortex RISC-V
- Note: No architecture-independent HIP kernel binary format exists

**Production Features:**
- Error checking and debugging
- Profiling and metrics
- Multi-device support
- Performance tuning tools

### Success Criteria

âœ… Complete hipcc-compatible toolchain
âœ… Optimizations improve performance significantly
âœ… Full HIP API coverage
âœ… Production-ready quality
âœ… (Optional) Binary compatibility for pre-compiled host code

---

## Repository Structure

```
vortex_hip/
â”œâ”€â”€ Polygeist/                 # âœ… Polygeist (submodule) - HIP â†’ MLIR compiler
â”‚   â””â”€â”€ build/                 # Built Polygeist tools (cgeist, etc.)
â”œâ”€â”€ vortex/                    # âœ… Vortex GPU (submodule) - Hardware/simulator
â”œâ”€â”€ llvm-vortex/               # âœ… LLVM-Vortex (submodule) - RISC-V backend
â”‚
â”œâ”€â”€ runtime/                   # âœ… HIP runtime library (Phase 1)
â”‚   â”œâ”€â”€ include/
â”‚   â”‚   â”œâ”€â”€ hip/               # HIP API headers (Vortex backend)
â”‚   â”‚   â””â”€â”€ vortex.h           # Vortex runtime API
â”‚   â”œâ”€â”€ src/                   # Runtime implementation
â”‚   â””â”€â”€ build/                 # Built libhip_vortex.so
â”‚
â”œâ”€â”€ tests/                     # âœ… All runtime tests (Phase 1)
â”‚   â”œâ”€â”€ basic_test/
â”‚   â”œâ”€â”€ vecadd_test/
â”‚   â”œâ”€â”€ sgemm_test/
â”‚   â””â”€â”€ ... (13 total)
â”‚
â”œâ”€â”€ scripts/                   # âœ… Build and metadata scripts
â”‚   â””â”€â”€ vortex/                # Kernel metadata generation
â”‚
â”œâ”€â”€ docs/                      # ğŸ“š Technical documentation
â”‚   â”œâ”€â”€ phase2-polygeist/      # Polygeist integration docs
â”‚   â”œâ”€â”€ implementation/        # Implementation guides
â”‚   â”œâ”€â”€ reference/             # Architecture references
â”‚   â”œâ”€â”€ PHASES_OVERVIEW.md     # This file
â”‚   â””â”€â”€ WORK_DISTRIBUTION.md   # 2-developer plan
â”‚
â”œâ”€â”€ phase1-runtime-tests/      # ğŸ“– Phase 1 runtime test docs
â”œâ”€â”€ phase1-metadata/           # ğŸ“– Phase 1 metadata docs
â”‚
â”œâ”€â”€ README.md                  # Project overview
â””â”€â”€ INDEX.md                   # Documentation index
```

---

## Current Status Summary

### âœ… Completed (Phase 1)
- HIP runtime library fully functional
- 13 runtime tests passing on Vortex simulator
- Metadata extraction from DWARF working
- End-to-end execution verified

### ğŸ”¨ In Progress (Phase 2)
- âœ… Polygeist built and integrated (202MB binary)
- âœ… Submodules configured (Polygeist, llvm-vortex, vortex)
- âœ… Work distribution plan complete (2 developers, 5 weeks)
- âœ… Architecture finalized (Polygeist + MLIR pipeline)
- ğŸ“‹ Next: Implement GPUToVortexLLVM pass (~500 lines)

### â³ Future (Phase 3)
- Full toolchain integration
- Performance optimizations
- Extended API coverage
- Optional: HIP runtime binary compatibility library

---

## Key Insight: Why Three Phases?

**Phase 1:** Prove the runtime works (using manual kernels)
- âœ… **Complete** - Runtime proven with 13 tests passing

**Phase 2:** Automate kernel compilation (HIP â†’ Vortex)
- ğŸ”¨ **In Progress** - Polygeist infrastructure ready, implementing custom pass

**Phase 3:** Optimize and productionize
- â³ **Future** - Optimizations and extended features

This approach allows:
1. âœ… Early validation of runtime design
2. ğŸ”¨ Compiler work builds on verified runtime
3. â³ Optimization happens with complete system

**Current Achievement:** Phase 1 complete, Phase 2 infrastructure ready!

**Critical Path:** Implement GPUToVortexLLVM pass (Developer A: Thread Model, Developer B: Memory Operations)

---

**Last Updated:** 2025-11-14
**Target Architecture:** RV32 (32-bit RISC-V)
**Next Milestone:** Test HIP syntax with Polygeist --cuda-lower flag
