Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 14:10:00 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.020        0.000                      0                 9361        0.041        0.000                      0                 9361        2.927        0.000                       0                  3810  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.020        0.000                      0                 9361        0.041        0.000                      0                 9361        2.927        0.000                       0                  3810  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x21/mem_reg_0_3_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.696ns (34.783%)  route 3.180ns (65.217%))
  Logic Levels:           12  (CARRY8=2 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 f  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 r  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.362 f  fsm/x1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.290     1.652    cond_computed1/out_reg[0]_1
    SLICE_X29Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     1.769 r  cond_computed1/mem_reg_0_3_0_0_i_5__3/O
                         net (fo=68, routed)          0.414     2.183    x10/mem_reg_0_3_0_0_i_9__0
    SLICE_X27Y66         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     2.223 f  x10/mem_reg_0_3_0_0_i_34/O
                         net (fo=2, routed)           0.055     2.278    i0/mem_reg_0_3_0_0_i_3__6
    SLICE_X27Y66         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     2.317 r  i0/mem_reg_0_3_0_0_i_9__0/O
                         net (fo=3, routed)           0.216     2.533    fsm8/mem_reg_0_3_0_0_2
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.650 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.463     3.113    x10/mem_reg_0_3_3_3/A0
    SLICE_X24Y64         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.308 r  x10/mem_reg_0_3_3_3/SP/O
                         net (fo=3, routed)           0.282     3.590    fsm14/read_data[3]
    SLICE_X23Y61         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     3.764 r  fsm14/mem_reg_0_3_0_0_i_28/O
                         net (fo=1, routed)           0.010     3.774    add3/S[3]
    SLICE_X23Y61         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.969 r  add3/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.997    add3/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X23Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.143 r  add3/mem_reg_0_3_8_8_i_2/O[7]
                         net (fo=2, routed)           0.250     4.393    fsm14/mem_reg_0_3_31_31_1[15]
    SLICE_X25Y62         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.572 r  fsm14/mem_reg_0_3_15_15_i_1__0/O
                         net (fo=1, routed)           0.339     4.911    x21/mem_reg_0_3_15_15/D
    SLICE_X20Y62         RAMS32                                       r  x21/mem_reg_0_3_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x21/mem_reg_0_3_15_15/WCLK
    SLICE_X20Y62         RAMS32                                       r  x21/mem_reg_0_3_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y62         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x21/mem_reg_0_3_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.592ns (32.784%)  route 3.264ns (67.216%))
  Logic Levels:           14  (CARRY8=4 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 r  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 f  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     1.362 r  fsm/y2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=13, routed)          0.253     1.615    cond_computed0/out_reg[0]_1
    SLICE_X19Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.681 f  cond_computed0/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=75, routed)          0.493     2.174    j1/mem_reg_0_3_0_0_i_7_1
    SLICE_X28Y67         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     2.263 r  j1/mem_reg_0_3_0_0_i_29/O
                         net (fo=2, routed)           0.153     2.416    i0/mem_reg_0_3_0_0_i_3
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.516 r  i0/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=4, routed)           0.121     2.637    fsm16/mem_reg_0_3_0_0_1
    SLICE_X27Y65         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.677 r  fsm16/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.429     3.106    x11/mem_reg_0_3_0_0/A0
    SLICE_X24Y60         RAMS32 (Prop_H6LUT_SLICEM_ADR0_O)
                                                      0.182     3.288 r  x11/mem_reg_0_3_0_0/SP/O
                         net (fo=3, routed)           0.331     3.619    fsm8/mem_reg_0_3_0_0_i_7
    SLICE_X22Y59         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     3.734 r  fsm8/mem_reg_0_3_0_0_i_28__0/O
                         net (fo=1, routed)           0.011     3.745    add11/S[0]
    SLICE_X22Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.983 r  add11/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.011    add11/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X22Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.034 r  add11/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.062    add11/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X22Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.085 r  add11/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.113    add11/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X22Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.222 r  add11/mem_reg_0_3_24_24_i_2/O[4]
                         net (fo=2, routed)           0.213     4.435    fsm8/mem_reg_0_3_31_31_0[28]
    SLICE_X25Y63         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     4.548 r  fsm8/mem_reg_0_3_28_28_i_1__6/O
                         net (fo=1, routed)           0.343     4.891    x11/mem_reg_0_3_28_28/D
    SLICE_X24Y63         RAMS32                                       r  x11/mem_reg_0_3_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_28_28/WCLK
    SLICE_X24Y63         RAMS32                                       r  x11/mem_reg_0_3_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y63         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x11/mem_reg_0_3_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_3_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.558ns (32.270%)  route 3.270ns (67.730%))
  Logic Levels:           13  (CARRY8=3 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 r  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 f  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     1.362 r  fsm/y2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=13, routed)          0.253     1.615    cond_computed0/out_reg[0]_1
    SLICE_X19Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.681 f  cond_computed0/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=75, routed)          0.493     2.174    j1/mem_reg_0_3_0_0_i_7_1
    SLICE_X28Y67         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     2.263 r  j1/mem_reg_0_3_0_0_i_29/O
                         net (fo=2, routed)           0.153     2.416    i0/mem_reg_0_3_0_0_i_3
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.516 r  i0/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=4, routed)           0.121     2.637    fsm16/mem_reg_0_3_0_0_1
    SLICE_X27Y65         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.677 r  fsm16/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.429     3.106    x11/mem_reg_0_3_0_0/A0
    SLICE_X24Y60         RAMS32 (Prop_H6LUT_SLICEM_ADR0_O)
                                                      0.182     3.288 r  x11/mem_reg_0_3_0_0/SP/O
                         net (fo=3, routed)           0.331     3.619    fsm8/mem_reg_0_3_0_0_i_7
    SLICE_X22Y59         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     3.734 r  fsm8/mem_reg_0_3_0_0_i_28__0/O
                         net (fo=1, routed)           0.011     3.745    add11/S[0]
    SLICE_X22Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.983 r  add11/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.011    add11/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X22Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.034 r  add11/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.062    add11/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X22Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.159 r  add11/mem_reg_0_3_16_16_i_2/O[1]
                         net (fo=2, routed)           0.214     4.373    fsm14/out[17]
    SLICE_X22Y58         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.487 r  fsm14/mem_reg_0_3_17_17_i_1/O
                         net (fo=1, routed)           0.376     4.863    x20/mem_reg_0_3_17_17/D
    SLICE_X20Y60         RAMS32                                       r  x20/mem_reg_0_3_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x20/mem_reg_0_3_17_17/WCLK
    SLICE_X20Y60         RAMS32                                       r  x20/mem_reg_0_3_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y60         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x20/mem_reg_0_3_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.554ns (32.294%)  route 3.258ns (67.706%))
  Logic Levels:           14  (CARRY8=4 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 r  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 f  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     1.362 r  fsm/y2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=13, routed)          0.253     1.615    cond_computed0/out_reg[0]_1
    SLICE_X19Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.681 f  cond_computed0/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=75, routed)          0.493     2.174    j1/mem_reg_0_3_0_0_i_7_1
    SLICE_X28Y67         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     2.263 r  j1/mem_reg_0_3_0_0_i_29/O
                         net (fo=2, routed)           0.153     2.416    i0/mem_reg_0_3_0_0_i_3
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.516 r  i0/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=4, routed)           0.121     2.637    fsm16/mem_reg_0_3_0_0_1
    SLICE_X27Y65         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.677 r  fsm16/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.429     3.106    x11/mem_reg_0_3_0_0/A0
    SLICE_X24Y60         RAMS32 (Prop_H6LUT_SLICEM_ADR0_O)
                                                      0.182     3.288 r  x11/mem_reg_0_3_0_0/SP/O
                         net (fo=3, routed)           0.331     3.619    fsm8/mem_reg_0_3_0_0_i_7
    SLICE_X22Y59         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     3.734 r  fsm8/mem_reg_0_3_0_0_i_28__0/O
                         net (fo=1, routed)           0.011     3.745    add11/S[0]
    SLICE_X22Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.983 r  add11/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.011    add11/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X22Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.034 r  add11/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.062    add11/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X22Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.085 r  add11/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.113    add11/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X22Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.259 r  add11/mem_reg_0_3_24_24_i_2/O[7]
                         net (fo=2, routed)           0.275     4.534    fsm8/mem_reg_0_3_31_31_0[31]
    SLICE_X23Y65         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     4.572 r  fsm8/mem_reg_0_3_31_31_i_1__6/O
                         net (fo=1, routed)           0.275     4.847    x11/mem_reg_0_3_31_31/D
    SLICE_X24Y63         RAMS32                                       r  x11/mem_reg_0_3_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_31_31/WCLK
    SLICE_X24Y63         RAMS32                                       r  x11/mem_reg_0_3_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y63         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x11/mem_reg_0_3_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.544ns (32.220%)  route 3.248ns (67.780%))
  Logic Levels:           13  (CARRY8=3 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 r  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 f  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     1.362 r  fsm/y2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=13, routed)          0.253     1.615    cond_computed0/out_reg[0]_1
    SLICE_X19Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.681 f  cond_computed0/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=75, routed)          0.493     2.174    j1/mem_reg_0_3_0_0_i_7_1
    SLICE_X28Y67         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     2.263 r  j1/mem_reg_0_3_0_0_i_29/O
                         net (fo=2, routed)           0.153     2.416    i0/mem_reg_0_3_0_0_i_3
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.516 r  i0/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=4, routed)           0.121     2.637    fsm16/mem_reg_0_3_0_0_1
    SLICE_X27Y65         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.677 r  fsm16/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.429     3.106    x11/mem_reg_0_3_0_0/A0
    SLICE_X24Y60         RAMS32 (Prop_H6LUT_SLICEM_ADR0_O)
                                                      0.182     3.288 r  x11/mem_reg_0_3_0_0/SP/O
                         net (fo=3, routed)           0.331     3.619    fsm8/mem_reg_0_3_0_0_i_7
    SLICE_X22Y59         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     3.734 r  fsm8/mem_reg_0_3_0_0_i_28__0/O
                         net (fo=1, routed)           0.011     3.745    add11/S[0]
    SLICE_X22Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.983 r  add11/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.011    add11/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X22Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.034 r  add11/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.062    add11/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X22Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.159 r  add11/mem_reg_0_3_16_16_i_2/O[1]
                         net (fo=2, routed)           0.199     4.358    fsm8/mem_reg_0_3_31_31_0[17]
    SLICE_X23Y60         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     4.458 r  fsm8/mem_reg_0_3_17_17_i_1__6/O
                         net (fo=1, routed)           0.369     4.827    x11/mem_reg_0_3_17_17/D
    SLICE_X24Y60         RAMS32                                       r  x11/mem_reg_0_3_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_17_17/WCLK
    SLICE_X24Y60         RAMS32                                       r  x11/mem_reg_0_3_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y60         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x11/mem_reg_0_3_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_3_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.515ns (31.642%)  route 3.273ns (68.358%))
  Logic Levels:           11  (CARRY8=1 LUT4=3 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 f  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 r  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.362 f  fsm/x1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.290     1.652    cond_computed1/out_reg[0]_1
    SLICE_X29Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     1.769 r  cond_computed1/mem_reg_0_3_0_0_i_5__3/O
                         net (fo=68, routed)          0.414     2.183    x10/mem_reg_0_3_0_0_i_9__0
    SLICE_X27Y66         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     2.223 f  x10/mem_reg_0_3_0_0_i_34/O
                         net (fo=2, routed)           0.055     2.278    i0/mem_reg_0_3_0_0_i_3__6
    SLICE_X27Y66         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     2.317 r  i0/mem_reg_0_3_0_0_i_9__0/O
                         net (fo=3, routed)           0.216     2.533    fsm8/mem_reg_0_3_0_0_2
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.650 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.463     3.113    x10/mem_reg_0_3_3_3/A0
    SLICE_X24Y64         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.308 r  x10/mem_reg_0_3_3_3/SP/O
                         net (fo=3, routed)           0.282     3.590    fsm14/read_data[3]
    SLICE_X23Y61         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     3.783 r  fsm14/mem_reg_0_3_0_0_i_20__0/O
                         net (fo=1, routed)           0.000     3.783    add3/left[3]
    SLICE_X23Y61         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[6])
                                                      0.206     3.989 r  add3/mem_reg_0_3_0_0_i_7/O[6]
                         net (fo=2, routed)           0.281     4.270    fsm8/out[6]
    SLICE_X26Y63         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     4.384 r  fsm8/mem_reg_0_3_6_6_i_1__5/O
                         net (fo=1, routed)           0.439     4.823    x10/mem_reg_0_3_6_6/D
    SLICE_X24Y64         RAMS32                                       r  x10/mem_reg_0_3_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x10/mem_reg_0_3_6_6/WCLK
    SLICE_X24Y64         RAMS32                                       r  x10/mem_reg_0_3_6_6/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y64         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_3_6_6/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_3_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.533ns (31.977%)  route 3.261ns (68.023%))
  Logic Levels:           13  (CARRY8=3 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 r  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 f  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     1.362 r  fsm/y2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=13, routed)          0.253     1.615    cond_computed0/out_reg[0]_1
    SLICE_X19Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.681 f  cond_computed0/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=75, routed)          0.493     2.174    j1/mem_reg_0_3_0_0_i_7_1
    SLICE_X28Y67         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     2.263 r  j1/mem_reg_0_3_0_0_i_29/O
                         net (fo=2, routed)           0.153     2.416    i0/mem_reg_0_3_0_0_i_3
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.516 r  i0/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=4, routed)           0.121     2.637    fsm16/mem_reg_0_3_0_0_1
    SLICE_X27Y65         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.677 r  fsm16/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.429     3.106    x11/mem_reg_0_3_0_0/A0
    SLICE_X24Y60         RAMS32 (Prop_H6LUT_SLICEM_ADR0_O)
                                                      0.182     3.288 r  x11/mem_reg_0_3_0_0/SP/O
                         net (fo=3, routed)           0.331     3.619    fsm8/mem_reg_0_3_0_0_i_7
    SLICE_X22Y59         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     3.734 r  fsm8/mem_reg_0_3_0_0_i_28__0/O
                         net (fo=1, routed)           0.011     3.745    add11/S[0]
    SLICE_X22Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.983 r  add11/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.011    add11/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X22Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.034 r  add11/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.062    add11/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X22Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.148 r  add11/mem_reg_0_3_16_16_i_2/O[2]
                         net (fo=2, routed)           0.220     4.368    fsm14/out[18]
    SLICE_X22Y58         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     4.468 r  fsm14/mem_reg_0_3_18_18_i_1/O
                         net (fo=1, routed)           0.361     4.829    x20/mem_reg_0_3_18_18/D
    SLICE_X20Y60         RAMS32                                       r  x20/mem_reg_0_3_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x20/mem_reg_0_3_18_18/WCLK
    SLICE_X20Y60         RAMS32                                       r  x20/mem_reg_0_3_18_18/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y60         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     6.955    x20/mem_reg_0_3_18_18/SP
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x11/mem_reg_0_3_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.531ns (32.023%)  route 3.250ns (67.977%))
  Logic Levels:           14  (CARRY8=4 LUT4=1 LUT5=4 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 r  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 f  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     1.362 r  fsm/y2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=13, routed)          0.253     1.615    cond_computed0/out_reg[0]_1
    SLICE_X19Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.681 f  cond_computed0/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=75, routed)          0.493     2.174    j1/mem_reg_0_3_0_0_i_7_1
    SLICE_X28Y67         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.089     2.263 r  j1/mem_reg_0_3_0_0_i_29/O
                         net (fo=2, routed)           0.153     2.416    i0/mem_reg_0_3_0_0_i_3
    SLICE_X27Y67         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.516 r  i0/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=4, routed)           0.121     2.637    fsm16/mem_reg_0_3_0_0_1
    SLICE_X27Y65         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.677 r  fsm16/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.429     3.106    x11/mem_reg_0_3_0_0/A0
    SLICE_X24Y60         RAMS32 (Prop_H6LUT_SLICEM_ADR0_O)
                                                      0.182     3.288 r  x11/mem_reg_0_3_0_0/SP/O
                         net (fo=3, routed)           0.331     3.619    fsm8/mem_reg_0_3_0_0_i_7
    SLICE_X22Y59         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     3.734 r  fsm8/mem_reg_0_3_0_0_i_28__0/O
                         net (fo=1, routed)           0.011     3.745    add11/S[0]
    SLICE_X22Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.983 r  add11/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     4.011    add11/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X22Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.034 r  add11/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.062    add11/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X22Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.085 r  add11/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.113    add11/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X22Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.210 r  add11/mem_reg_0_3_24_24_i_2/O[1]
                         net (fo=2, routed)           0.340     4.550    fsm8/mem_reg_0_3_31_31_0[25]
    SLICE_X26Y63         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.614 r  fsm8/mem_reg_0_3_25_25_i_1__6/O
                         net (fo=1, routed)           0.202     4.816    x11/mem_reg_0_3_25_25/D
    SLICE_X24Y63         RAMS32                                       r  x11/mem_reg_0_3_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x11/mem_reg_0_3_25_25/WCLK
    SLICE_X24Y63         RAMS32                                       r  x11/mem_reg_0_3_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y63         RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    x11/mem_reg_0_3_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x21/mem_reg_0_3_27_27/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.585ns (33.187%)  route 3.191ns (66.813%))
  Logic Levels:           14  (CARRY8=4 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 f  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 r  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.362 f  fsm/x1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.290     1.652    cond_computed1/out_reg[0]_1
    SLICE_X29Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     1.769 r  cond_computed1/mem_reg_0_3_0_0_i_5__3/O
                         net (fo=68, routed)          0.414     2.183    x10/mem_reg_0_3_0_0_i_9__0
    SLICE_X27Y66         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     2.223 f  x10/mem_reg_0_3_0_0_i_34/O
                         net (fo=2, routed)           0.055     2.278    i0/mem_reg_0_3_0_0_i_3__6
    SLICE_X27Y66         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     2.317 r  i0/mem_reg_0_3_0_0_i_9__0/O
                         net (fo=3, routed)           0.216     2.533    fsm8/mem_reg_0_3_0_0_2
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.650 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.463     3.113    x10/mem_reg_0_3_3_3/A0
    SLICE_X24Y64         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.308 r  x10/mem_reg_0_3_3_3/SP/O
                         net (fo=3, routed)           0.282     3.590    fsm14/read_data[3]
    SLICE_X23Y61         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     3.764 r  fsm14/mem_reg_0_3_0_0_i_28/O
                         net (fo=1, routed)           0.010     3.774    add3/S[3]
    SLICE_X23Y61         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.969 r  add3/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.997    add3/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X23Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.020 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.048    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.071 r  add3/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.099    add3/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.203 r  add3/mem_reg_0_3_24_24_i_2/O[3]
                         net (fo=2, routed)           0.311     4.514    fsm14/mem_reg_0_3_31_31_1[27]
    SLICE_X20Y65         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     4.578 r  fsm14/mem_reg_0_3_27_27_i_1__0/O
                         net (fo=1, routed)           0.233     4.811    x21/mem_reg_0_3_27_27/D
    SLICE_X20Y64         RAMS32                                       r  x21/mem_reg_0_3_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x21/mem_reg_0_3_27_27/WCLK
    SLICE_X20Y64         RAMS32                                       r  x21/mem_reg_0_3_27_27/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y64         RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x21/mem_reg_0_3_27_27/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 fsm17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x21/mem_reg_0_3_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.518ns (31.944%)  route 3.234ns (68.056%))
  Logic Levels:           13  (CARRY8=3 LUT4=2 LUT5=3 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.035     0.035    fsm17/clk
    SLICE_X26Y76         FDRE                                         r  fsm17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm17/out_reg[1]/Q
                         net (fo=20, routed)          0.244     0.375    fsm17/fsm17_out[1]
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     0.524 f  fsm17/out[1]_i_3__6/O
                         net (fo=16, routed)          0.182     0.706    fsm0/out_reg[0]_4
    SLICE_X26Y75         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     0.806 r  fsm0/x1_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.407     1.213    fsm/out_reg[0]_22
    SLICE_X21Y69         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     1.362 f  fsm/x1_int0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.290     1.652    cond_computed1/out_reg[0]_1
    SLICE_X29Y69         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     1.769 r  cond_computed1/mem_reg_0_3_0_0_i_5__3/O
                         net (fo=68, routed)          0.414     2.183    x10/mem_reg_0_3_0_0_i_9__0
    SLICE_X27Y66         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     2.223 f  x10/mem_reg_0_3_0_0_i_34/O
                         net (fo=2, routed)           0.055     2.278    i0/mem_reg_0_3_0_0_i_3__6
    SLICE_X27Y66         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     2.317 r  i0/mem_reg_0_3_0_0_i_9__0/O
                         net (fo=3, routed)           0.216     2.533    fsm8/mem_reg_0_3_0_0_2
    SLICE_X24Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.650 r  fsm8/mem_reg_0_3_0_0_i_3__6/O
                         net (fo=32, routed)          0.463     3.113    x10/mem_reg_0_3_3_3/A0
    SLICE_X24Y64         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.308 r  x10/mem_reg_0_3_3_3/SP/O
                         net (fo=3, routed)           0.282     3.590    fsm14/read_data[3]
    SLICE_X23Y61         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     3.764 r  fsm14/mem_reg_0_3_0_0_i_28/O
                         net (fo=1, routed)           0.010     3.774    add3/S[3]
    SLICE_X23Y61         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.969 r  add3/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.997    add3/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X23Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.020 r  add3/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.048    add3/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.134 r  add3/mem_reg_0_3_16_16_i_2/O[2]
                         net (fo=2, routed)           0.316     4.450    fsm14/mem_reg_0_3_31_31_1[18]
    SLICE_X21Y62         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     4.488 r  fsm14/mem_reg_0_3_18_18_i_1__0/O
                         net (fo=1, routed)           0.299     4.787    x21/mem_reg_0_3_18_18/D
    SLICE_X20Y62         RAMS32                                       r  x21/mem_reg_0_3_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3937, unset)         0.052     7.052    x21/mem_reg_0_3_18_18/WCLK
    SLICE_X20Y62         RAMS32                                       r  x21/mem_reg_0_3_18_18/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y62         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     6.955    x21/mem_reg_0_3_18_18/SP
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  2.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 A_read1_0_10/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_1_00/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    A_read1_0_10/clk
    SLICE_X21Y53         FDRE                                         r  A_read1_0_10/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_read1_0_10/out_reg[11]/Q
                         net (fo=2, routed)           0.054     0.106    tmp_1_00/Q[11]
    SLICE_X21Y53         FDRE                                         r  tmp_1_00/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    tmp_1_00/clk
    SLICE_X21Y53         FDRE                                         r  tmp_1_00/out_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y53         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_1_00/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg42/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    par_done_reg42/clk
    SLICE_X24Y71         FDRE                                         r  par_done_reg42/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  par_done_reg42/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm14/par_done_reg42_out
    SLICE_X24Y71         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     0.100 r  fsm14/out[0]_i_1__155/O
                         net (fo=1, routed)           0.008     0.108    par_reset10/out_reg[0]_0
    SLICE_X24Y71         FDRE                                         r  par_reset10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    par_reset10/clk
    SLICE_X24Y71         FDRE                                         r  par_reset10/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y71         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    par_reset10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 A_read1_0_10/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_1_00/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    A_read1_0_10/clk
    SLICE_X20Y53         FDRE                                         r  A_read1_0_10/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  A_read1_0_10/out_reg[13]/Q
                         net (fo=2, routed)           0.057     0.108    tmp_1_00/Q[13]
    SLICE_X21Y53         FDRE                                         r  tmp_1_00/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    tmp_1_00/clk
    SLICE_X21Y53         FDRE                                         r  tmp_1_00/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y53         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_1_00/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 A_read1_0_10/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_1_00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    A_read1_0_10/clk
    SLICE_X21Y57         FDRE                                         r  A_read1_0_10/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_read1_0_10/out_reg[16]/Q
                         net (fo=2, routed)           0.057     0.108    tmp_1_00/Q[16]
    SLICE_X21Y56         FDRE                                         r  tmp_1_00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    tmp_1_00/clk
    SLICE_X21Y56         FDRE                                         r  tmp_1_00/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y56         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_1_00/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 A_read1_0_10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_1_00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    A_read1_0_10/clk
    SLICE_X20Y53         FDRE                                         r  A_read1_0_10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_read1_0_10/out_reg[0]/Q
                         net (fo=2, routed)           0.057     0.109    tmp_1_00/Q[0]
    SLICE_X21Y53         FDRE                                         r  tmp_1_00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    tmp_1_00/clk
    SLICE_X21Y53         FDRE                                         r  tmp_1_00/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y53         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_1_00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg31/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg31/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    par_done_reg31/clk
    SLICE_X26Y68         FDRE                                         r  par_done_reg31/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg31/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm14/par_done_reg31_out
    SLICE_X26Y68         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  fsm14/out[0]_i_1__107/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg31/out_reg[0]_0
    SLICE_X26Y68         FDRE                                         r  par_done_reg31/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    par_done_reg31/clk
    SLICE_X26Y68         FDRE                                         r  par_done_reg31/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y68         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg31/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg46/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg46/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    par_done_reg46/clk
    SLICE_X30Y71         FDRE                                         r  par_done_reg46/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg46/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm16/par_done_reg46_out
    SLICE_X30Y71         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  fsm16/out[0]_i_1__136/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg46/out_reg[0]_0
    SLICE_X30Y71         FDRE                                         r  par_done_reg46/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    par_done_reg46/clk
    SLICE_X30Y71         FDRE                                         r  par_done_reg46/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg46/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 A_read1_1_00/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0_10/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    A_read1_1_00/clk
    SLICE_X35Y60         FDRE                                         r  A_read1_1_00/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_read1_1_00/out_reg[14]/Q
                         net (fo=2, routed)           0.059     0.111    tmp_0_10/Q[14]
    SLICE_X34Y60         FDRE                                         r  tmp_0_10/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    tmp_0_10/clk
    SLICE_X34Y60         FDRE                                         r  tmp_0_10/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    tmp_0_10/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg25/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg25/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.012     0.012    par_done_reg25/clk
    SLICE_X25Y65         FDRE                                         r  par_done_reg25/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg25/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    fsm5/par_done_reg25_out
    SLICE_X25Y65         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.095 r  fsm5/out[0]_i_1__97/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg25/out_reg[0]_0
    SLICE_X25Y65         FDRE                                         r  par_done_reg25/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.018     0.018    par_done_reg25/clk
    SLICE_X25Y65         FDRE                                         r  par_done_reg25/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y65         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg25/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.013     0.013    cond_stored1/clk
    SLICE_X29Y69         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  cond_stored1/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    i0/cond_stored1_out
    SLICE_X29Y69         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.092 r  i0/out[0]_i_1__40/O
                         net (fo=1, routed)           0.021     0.113    cond_stored1/out_reg[0]_0
    SLICE_X29Y69         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3937, unset)         0.019     0.019    cond_stored1/clk
    SLICE_X29Y69         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y69         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y62  x10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y62  x10/mem_reg_0_3_13_13/SP/CLK



