##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for PWM_Clock
		4.3::Critical Path Report for Servo_Clock
		4.4::Critical Path Report for Timer_Clock
		4.5::Critical Path Report for XBee_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
		5.2::Critical Path Report for (Timer_Clock:R vs. Timer_Clock:R)
		5.3::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.4::Critical Path Report for (Servo_Clock:R vs. Servo_Clock:R)
		5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK      | Frequency: 60.61 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_Clock      | Frequency: 62.72 MHz  | Target: 8.00 MHz   | 
Clock: Servo_Clock    | Frequency: 63.66 MHz  | Target: 1.00 MHz   | 
Clock: Timer_Clock    | Frequency: 38.38 MHz  | Target: 12.00 MHz  | 
Clock: XBee_IntClock  | Frequency: 54.09 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      XBee_IntClock  41666.7          25168       N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      125000           109056      N/A              N/A         N/A              N/A         N/A              N/A         
Servo_Clock    Servo_Clock    1e+006           984291      N/A              N/A         N/A              N/A         N/A              N/A         
Timer_Clock    Timer_Clock    83333.3          57275       N/A              N/A         N/A              N/A         N/A              N/A         
XBee_IntClock  XBee_IntClock  1.08333e+006     1064845     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase  
------------------  ------------  ----------------  
Hall_Sensor(0)_PAD  24964         Timer_Clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
Motor_PWM(0)_PAD  22720         PWM_Clock:R       
Servo_PWM(0)_PAD  23228         Servo_Clock:R     
Tx_1(0)_PAD       28416         XBee_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.61 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25168p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13028
-------------------------------------   ----- 
End-of-path arrival time (ps)           13028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2133   2133  25168  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell10      5256   7389  25168  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell10      3350  10739  25168  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2289  13028  25168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 62.72 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  109056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Servo_Clock
*****************************************
Clock: Servo_Clock
Frequency: 63.66 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984291p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11479
-------------------------------------   ----- 
End-of-path arrival time (ps)           11479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2849   6349  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11479  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11479  984291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Timer_Clock
*****************************************
Clock: Timer_Clock
Frequency: 38.38 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21828
-------------------------------------   ----- 
End-of-path arrival time (ps)           21828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4178  10098  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18528  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18528  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21828  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21828  57275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for XBee_IntClock
*******************************************
Clock: XBee_IntClock
Frequency: 54.09 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q     macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_counter_load\/main_0  macrocell9    6217   7467  1064845  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell9    3350  10817  1064845  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2312  13128  1064845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25168p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13028
-------------------------------------   ----- 
End-of-path arrival time (ps)           13028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2133   2133  25168  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell10      5256   7389  25168  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell10      3350  10739  25168  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2289  13028  25168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (Timer_Clock:R vs. Timer_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21828
-------------------------------------   ----- 
End-of-path arrival time (ps)           21828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4178  10098  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18528  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18528  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21828  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21828  57275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  109056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Servo_Clock:R vs. Servo_Clock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984291p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11479
-------------------------------------   ----- 
End-of-path arrival time (ps)           11479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2849   6349  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11479  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11479  984291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q     macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_counter_load\/main_0  macrocell9    6217   7467  1064845  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell9    3350  10817  1064845  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2312  13128  1064845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25168p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13028
-------------------------------------   ----- 
End-of-path arrival time (ps)           13028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2133   2133  25168  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell10      5256   7389  25168  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell10      3350  10739  25168  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2289  13028  25168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_2\/main_8
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell11      2133   2133  25168  RISE       1
\XBee:BUART:rx_state_2\/main_8  macrocell34   6155   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_last\/main_0
Capture Clock  : \XBee:BUART:rx_last\/clock_0
Path slack     : 29869p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell11      2133   2133  25168  RISE       1
\XBee:BUART:rx_last\/main_0  macrocell40   6155   8288  29869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_1\/main_3
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 30768p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11      2133   2133  25168  RISE       1
\XBee:BUART:pollcount_1\/main_3  macrocell37   5256   7389  30768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_0\/main_2
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 30768p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11      2133   2133  25168  RISE       1
\XBee:BUART:pollcount_0\/main_2  macrocell38   5256   7389  30768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_0\/main_9
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 30792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell11      2133   2133  25168  RISE       1
\XBee:BUART:rx_state_0\/main_9  macrocell31   5232   7365  30792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_status_3\/main_6
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 30792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11      2133   2133  25168  RISE       1
\XBee:BUART:rx_status_3\/main_6  macrocell39   5232   7365  30792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21828
-------------------------------------   ----- 
End-of-path arrival time (ps)           21828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4178  10098  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18528  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18528  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21828  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21828  57275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60575p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18528
-------------------------------------   ----- 
End-of-path arrival time (ps)           18528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4178  10098  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18528  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18528  60575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 63875p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15228
-------------------------------------   ----- 
End-of-path arrival time (ps)           15228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4178  10098  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15228  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15228  63875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 67104p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  62002  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     4123   5333  67104  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8683  67104  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_2             macrocell15    4036  12719  67104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 67114p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12710
-------------------------------------   ----- 
End-of-path arrival time (ps)           12710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  62002  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     4123   5333  67104  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8683  67104  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_2             macrocell14    4027  12710  67114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 67114p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12710
-------------------------------------   ----- 
End-of-path arrival time (ps)           12710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  62002  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     4123   5333  67104  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8683  67104  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_2                macrocell16    4027  12710  67114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 67167p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   4186  10106  67167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67175p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10098
-------------------------------------   ----- 
End-of-path arrival time (ps)           10098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4178  10098  67175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 67501p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      4123   5333  67104  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8683  67104  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   4019  12702  67501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 67502p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12701
-------------------------------------   ----- 
End-of-path arrival time (ps)           12701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      4123   5333  67104  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8683  67104  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   4019  12701  67502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 67963p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14871
-------------------------------------   ----- 
End-of-path arrival time (ps)           14871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell2      3286   9206  67963  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell2      3350  12556  67963  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  14871  67963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 68077p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   3277   9197  68077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68085p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57275  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   3268   9188  68085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 68909p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      4123   5333  67104  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8683  67104  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   2612  11294  68909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 68909p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      4123   5333  67104  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8683  67104  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   2611  11294  68909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 71902p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   4162   5372  71902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 71905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   4158   5368  71905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 73116p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   2948   4158  73116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 73120p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  62002  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   2943   4153  73120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75789p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75789  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_1             macrocell15    2824   4034  75789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75795p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  75795  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_4  macrocell14   2778   4028  75795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75795p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_0\/q    macrocell15   1250   1250  75795  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_4  macrocell16   2778   4028  75795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75806p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  75795  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_4  macrocell15   2768   4018  75806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75813p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75789  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_1             macrocell14    2800   4010  75813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75813p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75789  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_1                macrocell16    2800   4010  75813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75823p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75823  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_0             macrocell15    2791   4001  75823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75824p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75823  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_0             macrocell14    2789   3999  75824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75824p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75823  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_0                macrocell16    2789   3999  75824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  75992  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_3  macrocell14   2582   3832  75992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_1\/q    macrocell14   1250   1250  75992  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_3  macrocell16   2582   3832  75992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75995p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  75992  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_3  macrocell15   2578   3828  75995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:capt_int_temp\/q
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:capt_int_temp\/q         macrocell16    1250   1250  79262  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  109056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 112231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell3      3099   6599  112231  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell3      3350   9949  112231  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2320  12269  112231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112356p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  112356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112516p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2924   6424  112516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  111108  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3282   4532  114408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  111108  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3258   4508  114432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 114840p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  114840  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  114840  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  114840  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell18     2900   6650  114840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_105/main_1
Capture Clock  : Net_105/clock_0
Path slack     : 114845p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  114840  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  114840  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  114840  RISE       1
Net_105/main_1                       macrocell20     2895   6645  114845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 114850p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  114840  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  114840  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  114840  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell19     2890   6640  114850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_105/main_0
Capture Clock  : Net_105/clock_0
Path slack     : 116963p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  111108  RISE       1
Net_105/main_0                 macrocell20   3277   4527  116963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 117943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  117943  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell19   2297   3547  117943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 117954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  117954  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell17    2326   3536  117954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 120927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell19    1250   1250  120927  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  120927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984291p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11479
-------------------------------------   ----- 
End-of-path arrival time (ps)           11479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2849   6349  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11479  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11479  984291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987435p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12065
-------------------------------------   ----- 
End-of-path arrival time (ps)           12065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984291  RISE       1
\Servo:PWMUDB:status_2\/main_1          macrocell4      2972   6472  987435  RISE       1
\Servo:PWMUDB:status_2\/q               macrocell4      3350   9822  987435  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2243  12065  987435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987473p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2967   6467  987473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987591p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984291  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2849   6349  987591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989226p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  986056  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3464   4714  989226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989356p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  986056  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3334   4584  989356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 990201p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990201  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990201  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990201  RISE       1
\Servo:PWMUDB:prevCompare1\/main_0     macrocell22     2539   6289  990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_146/main_1
Capture Clock  : Net_146/clock_0
Path slack     : 990201p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990201  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990201  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990201  RISE       1
Net_146/main_1                         macrocell24     2539   6289  990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:status_0\/main_1
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 990213p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990201  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990201  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990201  RISE       1
\Servo:PWMUDB:status_0\/main_1         macrocell23     2527   6277  990213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 991788p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  986056  RISE       1
Net_146/main_0                   macrocell24   3452   4702  991788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare1\/q
Path End       : \Servo:PWMUDB:status_0\/main_0
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 993013p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  993013  RISE       1
\Servo:PWMUDB:status_0\/main_0  macrocell23   2227   3477  993013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 993029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  993029  RISE       1
\Servo:PWMUDB:runmode_enable\/main_0      macrocell21    2251   3461  993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_0\/q
Path End       : \Servo:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996002p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_0\/q               macrocell23    1250   1250  996002  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2248   3498  996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q     macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_counter_load\/main_0  macrocell9    6217   7467  1064845  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell9    3350  10817  1064845  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2312  13128  1064845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10864
-------------------------------------   ----- 
End-of-path arrival time (ps)           10864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                      macrocell27      1250   1250  1066279  RISE       1
\XBee:BUART:counter_load_not\/main_1           macrocell6       3968   5218  1066279  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell6       3350   8568  1066279  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2296  10864  1066279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067084p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10240
-------------------------------------   ----- 
End-of-path arrival time (ps)           10240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q         macrocell30      1250   1250  1064845  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   8990  10240  1067084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1067447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15387
-------------------------------------   ----- 
End-of-path arrival time (ps)           15387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  1067447  RISE       1
\XBee:BUART:rx_status_4\/main_1                 macrocell11      2931   6511  1067447  RISE       1
\XBee:BUART:rx_status_4\/q                      macrocell11      3350   9861  1067447  RISE       1
\XBee:BUART:sRX:RxSts\/status_4                 statusicell5     5525  15387  1067447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBee:BUART:sTX:TxSts\/clock
Path slack     : 1070088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1070088  RISE       1
\XBee:BUART:tx_status_0\/main_3                 macrocell7      3492   7072  1070088  RISE       1
\XBee:BUART:tx_status_0\/q                      macrocell7      3350  10422  1070088  RISE       1
\XBee:BUART:sTX:TxSts\/status_0                 statusicell4    2323  12745  1070088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q                macrocell26     1250   1250  1066639  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   5443   6693  1070630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q                macrocell31      1250   1250  1067451  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   4192   5442  1071881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1068538  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    5162   5352  1071971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_0\/main_0
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_state_0\/main_0    macrocell31   6217   7467  1072357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_3\/main_0
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1072357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_state_3\/main_0    macrocell33   6217   7467  1072357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_status_3\/main_0
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1072357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_status_3\/main_0   macrocell39   6217   7467  1072357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_state_0\/main_8
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q      macrocell37   1250   1250  1068578  RISE       1
\XBee:BUART:rx_state_0\/main_8  macrocell31   5934   7184  1072639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_status_3\/main_5
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1072639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell37   1250   1250  1068578  RISE       1
\XBee:BUART:rx_status_3\/main_5  macrocell39   5934   7184  1072639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_10
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1068584  RISE       1
\XBee:BUART:rx_state_0\/main_10  macrocell31   5913   7163  1072660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_7
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1072660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1068584  RISE       1
\XBee:BUART:rx_status_3\/main_7  macrocell39   5913   7163  1072660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:tx_state_0\/main_3
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1072752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1070088  RISE       1
\XBee:BUART:tx_state_0\/main_3                  macrocell27     3492   7072  1072752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:txn\/main_1
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1073110p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q  macrocell26   1250   1250  1066639  RISE       1
\XBee:BUART:txn\/main_1    macrocell25   5463   6713  1073110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q          macrocell35      1250   1250  1073116  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   2958   4208  1073116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_0\/main_0
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1073122p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell26   1250   1250  1066639  RISE       1
\XBee:BUART:tx_state_0\/main_0  macrocell27   5452   6702  1073122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBee:BUART:txn\/main_3
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  1073152  RISE       1
\XBee:BUART:txn\/main_3                macrocell25     2302   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                macrocell27     1250   1250  1066279  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   2893   4143  1073180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q               macrocell31   1250   1250  1067451  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_1  macrocell36   5269   6519  1073304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1073311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q         macrocell31   1250   1250  1067451  RISE       1
\XBee:BUART:rx_load_fifo\/main_1  macrocell32   5262   6512  1073311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_2\/main_1
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1073311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell31   1250   1250  1067451  RISE       1
\XBee:BUART:rx_state_2\/main_1  macrocell34   5262   6512  1073311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:txn\/main_4
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1073564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q  macrocell28   1250   1250  1067652  RISE       1
\XBee:BUART:txn\/main_4    macrocell25   5009   6259  1073564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_0\/main_5
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1073814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073814  RISE       1
\XBee:BUART:tx_state_0\/main_5  macrocell27   4760   6010  1073814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1073823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q         macrocell33   1250   1250  1068767  RISE       1
\XBee:BUART:rx_load_fifo\/main_3  macrocell32   4751   6001  1073823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_2\/main_3
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1073823p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell33   1250   1250  1068767  RISE       1
\XBee:BUART:rx_state_2\/main_3  macrocell34   4751   6001  1073823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_0\/main_4
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell28   1250   1250  1067652  RISE       1
\XBee:BUART:tx_state_0\/main_4  macrocell27   4460   5710  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:pollcount_1\/main_2
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1074177p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell37   1250   1250  1068578  RISE       1
\XBee:BUART:pollcount_1\/main_2  macrocell37   4396   5646  1074177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_1\/main_4
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1074183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1068584  RISE       1
\XBee:BUART:pollcount_1\/main_4  macrocell37   4390   5640  1074183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_0\/main_3
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1074183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1068584  RISE       1
\XBee:BUART:pollcount_0\/main_3  macrocell38   4390   5640  1074183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_1\/main_0
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1074383p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell26   1250   1250  1066639  RISE       1
\XBee:BUART:tx_state_1\/main_0  macrocell26   4190   5440  1074383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_2\/main_0
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1074383p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell26   1250   1250  1066639  RISE       1
\XBee:BUART:tx_state_2\/main_0  macrocell28   4190   5440  1074383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:txn\/main_6
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1074399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q  macrocell29   1250   1250  1073814  RISE       1
\XBee:BUART:txn\/main_6   macrocell25   4174   5424  1074399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q               macrocell33   1250   1250  1068767  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_2  macrocell36   4174   5424  1074399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074468  RISE       1
\XBee:BUART:rx_load_fifo\/main_5       macrocell32   3415   5355  1074468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_2\/main_5
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074468  RISE       1
\XBee:BUART:rx_state_2\/main_5         macrocell34   3415   5355  1074468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074477  RISE       1
\XBee:BUART:rx_load_fifo\/main_6       macrocell32   3407   5347  1074477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_2\/main_6
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074477  RISE       1
\XBee:BUART:rx_state_2\/main_6         macrocell34   3407   5347  1074477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_bitclk\/main_1
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1074605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q      macrocell27   1250   1250  1066279  RISE       1
\XBee:BUART:tx_bitclk\/main_1  macrocell29   3968   5218  1074605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_1\/main_1
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1074624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell27   1250   1250  1066279  RISE       1
\XBee:BUART:tx_state_1\/main_1  macrocell26   3949   5199  1074624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_2\/main_1
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1074624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell27   1250   1250  1066279  RISE       1
\XBee:BUART:tx_state_2\/main_1  macrocell28   3949   5199  1074624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074642  RISE       1
\XBee:BUART:rx_load_fifo\/main_7       macrocell32   3241   5181  1074642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_2\/main_7
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074642  RISE       1
\XBee:BUART:rx_state_2\/main_7         macrocell34   3241   5181  1074642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_1
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell31   1250   1250  1067451  RISE       1
\XBee:BUART:rx_state_0\/main_1  macrocell31   3610   4860  1074963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_3\/main_1
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1074963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell31   1250   1250  1067451  RISE       1
\XBee:BUART:rx_state_3\/main_1  macrocell33   3610   4860  1074963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_1
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1074963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q        macrocell31   1250   1250  1067451  RISE       1
\XBee:BUART:rx_status_3\/main_1  macrocell39   3610   4860  1074963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_bitclk\/main_0
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1074965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q      macrocell26   1250   1250  1066639  RISE       1
\XBee:BUART:tx_bitclk\/main_0  macrocell29   3608   4858  1074965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  1073116  RISE       1
\XBee:BUART:rx_load_fifo\/main_2  macrocell32   3569   4819  1075004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_2\/main_2
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075004p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1073116  RISE       1
\XBee:BUART:rx_state_2\/main_2   macrocell34   3569   4819  1075004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_0\/main_2
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1068538  RISE       1
\XBee:BUART:tx_state_0\/main_2               macrocell27      4616   4806  1075017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_0\/main_4
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell34   1250   1250  1067585  RISE       1
\XBee:BUART:rx_state_0\/main_4  macrocell31   3476   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_3\/main_4
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell34   1250   1250  1067585  RISE       1
\XBee:BUART:rx_state_3\/main_4  macrocell33   3476   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_status_3\/main_4
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q        macrocell34   1250   1250  1067585  RISE       1
\XBee:BUART:rx_status_3\/main_4  macrocell39   3476   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_0\/main_6
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074477  RISE       1
\XBee:BUART:rx_state_0\/main_6         macrocell31   2638   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_3\/main_6
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074477  RISE       1
\XBee:BUART:rx_state_3\/main_6         macrocell33   2638   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_0\/main_5
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074468  RISE       1
\XBee:BUART:rx_state_0\/main_5         macrocell31   2635   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_3\/main_5
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074468  RISE       1
\XBee:BUART:rx_state_3\/main_5         macrocell33   2635   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_0\/main_7
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074642  RISE       1
\XBee:BUART:rx_state_0\/main_7         macrocell31   2330   4270  1075554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_3\/main_7
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074642  RISE       1
\XBee:BUART:rx_state_3\/main_7         macrocell33   2330   4270  1075554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075563  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_0   macrocell35   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_1\/main_0
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075563  RISE       1
\XBee:BUART:pollcount_1\/main_0        macrocell37   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_0\/main_0
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075563  RISE       1
\XBee:BUART:pollcount_0\/main_0        macrocell38   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075565  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_1   macrocell35   2319   4259  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_1\/main_1
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075565  RISE       1
\XBee:BUART:pollcount_1\/main_1        macrocell37   2319   4259  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_0\/main_1
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075565  RISE       1
\XBee:BUART:pollcount_0\/main_1        macrocell38   2319   4259  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075567  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_2   macrocell35   2316   4256  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_0\/main_2
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1073116  RISE       1
\XBee:BUART:rx_state_0\/main_2   macrocell31   2951   4201  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_3\/main_2
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1073116  RISE       1
\XBee:BUART:rx_state_3\/main_2   macrocell33   2951   4201  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_status_3\/main_2
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1073116  RISE       1
\XBee:BUART:rx_status_3\/main_2  macrocell39   2951   4201  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_0\/main_1
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell27   1250   1250  1066279  RISE       1
\XBee:BUART:tx_state_0\/main_1  macrocell27   2888   4138  1075685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:txn\/main_2
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1075687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q  macrocell27   1250   1250  1066279  RISE       1
\XBee:BUART:txn\/main_2    macrocell25   2887   4137  1075687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_load_fifo\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_load_fifo\/q            macrocell32      1250   1250  1070415  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   3213   4463  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_load_fifo\/main_0  macrocell32   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_0
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_state_2\/main_0    macrocell34   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  1064845  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_0  macrocell36   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_1\/main_3
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell28   1250   1250  1067652  RISE       1
\XBee:BUART:tx_state_1\/main_3  macrocell26   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_2\/main_3
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell28   1250   1250  1067652  RISE       1
\XBee:BUART:tx_state_2\/main_3  macrocell28   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_bitclk\/main_3
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q      macrocell28   1250   1250  1067652  RISE       1
\XBee:BUART:tx_bitclk\/main_3  macrocell29   2595   3845  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q         macrocell34   1250   1250  1067585  RISE       1
\XBee:BUART:rx_load_fifo\/main_4  macrocell32   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_2\/main_4
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell34   1250   1250  1067585  RISE       1
\XBee:BUART:rx_state_2\/main_4  macrocell34   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q               macrocell34   1250   1250  1067585  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_3  macrocell36   2580   3830  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_9
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_last\/q          macrocell40   1250   1250  1076265  RISE       1
\XBee:BUART:rx_state_2\/main_9  macrocell34   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_0\/main_3
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell33   1250   1250  1068767  RISE       1
\XBee:BUART:rx_state_0\/main_3  macrocell31   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_3\/main_3
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell33   1250   1250  1068767  RISE       1
\XBee:BUART:rx_state_3\/main_3  macrocell33   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_status_3\/main_3
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q        macrocell33   1250   1250  1068767  RISE       1
\XBee:BUART:rx_status_3\/main_3  macrocell39   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:txn\/q
Path End       : \XBee:BUART:txn\/main_0
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1076285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:txn\/q       macrocell25   1250   1250  1076285  RISE       1
\XBee:BUART:txn\/main_0  macrocell25   2289   3539  1076285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_1\/main_5
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1076285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073814  RISE       1
\XBee:BUART:tx_state_1\/main_5  macrocell26   2289   3539  1076285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_2\/main_5
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1076285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073814  RISE       1
\XBee:BUART:tx_state_2\/main_5  macrocell28   2289   3539  1076285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:txn\/main_5
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1076402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1076402  RISE       1
\XBee:BUART:txn\/main_5                      macrocell25      3231   3421  1076402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_1\/main_2
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1076852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1068538  RISE       1
\XBee:BUART:tx_state_1\/main_2               macrocell26      2781   2971  1076852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_2\/main_2
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1076852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2971
-------------------------------------   ---- 
End-of-path arrival time (ps)           2971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1068538  RISE       1
\XBee:BUART:tx_state_2\/main_2               macrocell28      2781   2971  1076852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_bitclk\/main_2
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1076864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2959
-------------------------------------   ---- 
End-of-path arrival time (ps)           2959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1068538  RISE       1
\XBee:BUART:tx_bitclk\/main_2                macrocell29      2769   2959  1076864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_1\/main_4
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1077328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2495
-------------------------------------   ---- 
End-of-path arrival time (ps)           2495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1076402  RISE       1
\XBee:BUART:tx_state_1\/main_4               macrocell26      2305   2495  1077328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_2\/main_4
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1077328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2495
-------------------------------------   ---- 
End-of-path arrival time (ps)           2495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1076402  RISE       1
\XBee:BUART:tx_state_2\/main_4               macrocell28      2305   2495  1077328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_status_3\/q
Path End       : \XBee:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1078683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_status_3\/q       macrocell39    1250   1250  1078683  RISE       1
\XBee:BUART:sRX:RxSts\/status_3  statusicell5   2900   4150  1078683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

