#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f228e08500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f228e4d710_0 .net "PC", 31 0, v000001f228e47140_0;  1 drivers
v000001f228e4e610_0 .var "clk", 0 0;
v000001f228e4e930_0 .net "clkout", 0 0, L_000001f228e930d0;  1 drivers
v000001f228e4d490_0 .net "cycles_consumed", 31 0, v000001f228e4e890_0;  1 drivers
v000001f228e4dd50_0 .var "rst", 0 0;
S_000001f228db3560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f228e08500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f228e22680 .param/l "RType" 0 4 2, C4<000000>;
P_000001f228e226b8 .param/l "add" 0 4 5, C4<100000>;
P_000001f228e226f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f228e22728 .param/l "addu" 0 4 5, C4<100001>;
P_000001f228e22760 .param/l "and_" 0 4 5, C4<100100>;
P_000001f228e22798 .param/l "andi" 0 4 8, C4<001100>;
P_000001f228e227d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f228e22808 .param/l "bne" 0 4 10, C4<000101>;
P_000001f228e22840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f228e22878 .param/l "j" 0 4 12, C4<000010>;
P_000001f228e228b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f228e228e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f228e22920 .param/l "lw" 0 4 8, C4<100011>;
P_000001f228e22958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f228e22990 .param/l "or_" 0 4 5, C4<100101>;
P_000001f228e229c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f228e22a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f228e22a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001f228e22a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001f228e22aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f228e22ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f228e22b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001f228e22b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001f228e22b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001f228e22bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f228e22bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000001f228e93300 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e93290 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e927a0 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e93450 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e92a40 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e92f10 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e92ff0 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e92b20 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e930d0 .functor OR 1, v000001f228e4e610_0, v000001f228e12ae0_0, C4<0>, C4<0>;
L_000001f228e92ab0 .functor OR 1, L_000001f228ee0d10, L_000001f228ee04f0, C4<0>, C4<0>;
L_000001f228e93370 .functor AND 1, L_000001f228ee0db0, L_000001f228ee0590, C4<1>, C4<1>;
L_000001f228e92c70 .functor NOT 1, v000001f228e4dd50_0, C4<0>, C4<0>, C4<0>;
L_000001f228e934c0 .functor OR 1, L_000001f228edfff0, L_000001f228ee1490, C4<0>, C4<0>;
L_000001f228e92f80 .functor OR 1, L_000001f228e934c0, L_000001f228edfb90, C4<0>, C4<0>;
L_000001f228e92b90 .functor OR 1, L_000001f228edfc30, L_000001f228ef1d90, C4<0>, C4<0>;
L_000001f228e93060 .functor AND 1, L_000001f228edf7d0, L_000001f228e92b90, C4<1>, C4<1>;
L_000001f228e93140 .functor OR 1, L_000001f228ef3230, L_000001f228ef3050, C4<0>, C4<0>;
L_000001f228e92810 .functor AND 1, L_000001f228ef2790, L_000001f228e93140, C4<1>, C4<1>;
L_000001f228e929d0 .functor NOT 1, L_000001f228e930d0, C4<0>, C4<0>, C4<0>;
v000001f228e47aa0_0 .net "ALUOp", 3 0, v000001f228e11f00_0;  1 drivers
v000001f228e47b40_0 .net "ALUResult", 31 0, v000001f228e482c0_0;  1 drivers
v000001f228e47be0_0 .net "ALUSrc", 0 0, v000001f228e13260_0;  1 drivers
v000001f228e49010_0 .net "ALUin2", 31 0, L_000001f228ef2c90;  1 drivers
v000001f228e4ad70_0 .net "MemReadEn", 0 0, v000001f228e120e0_0;  1 drivers
v000001f228e4a730_0 .net "MemWriteEn", 0 0, v000001f228e122c0_0;  1 drivers
v000001f228e4a910_0 .net "MemtoReg", 0 0, v000001f228e133a0_0;  1 drivers
v000001f228e49b50_0 .net "PC", 31 0, v000001f228e47140_0;  alias, 1 drivers
v000001f228e49d30_0 .net "PCPlus1", 31 0, L_000001f228ee0450;  1 drivers
v000001f228e49790_0 .net "PCsrc", 0 0, v000001f228e480e0_0;  1 drivers
v000001f228e4aaf0_0 .net "RegDst", 0 0, v000001f228e134e0_0;  1 drivers
v000001f228e48ed0_0 .net "RegWriteEn", 0 0, v000001f228e11640_0;  1 drivers
v000001f228e49e70_0 .net "WriteRegister", 4 0, L_000001f228ee0a90;  1 drivers
v000001f228e4a5f0_0 .net *"_ivl_0", 0 0, L_000001f228e93300;  1 drivers
L_000001f228e937b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f228e4a190_0 .net/2u *"_ivl_10", 4 0, L_000001f228e937b0;  1 drivers
L_000001f228e93ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e490b0_0 .net *"_ivl_101", 15 0, L_000001f228e93ba0;  1 drivers
v000001f228e49dd0_0 .net *"_ivl_102", 31 0, L_000001f228ee13f0;  1 drivers
L_000001f228e93be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e48f70_0 .net *"_ivl_105", 25 0, L_000001f228e93be8;  1 drivers
L_000001f228e93c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e49830_0 .net/2u *"_ivl_106", 31 0, L_000001f228e93c30;  1 drivers
v000001f228e49510_0 .net *"_ivl_108", 0 0, L_000001f228ee0db0;  1 drivers
L_000001f228e93c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f228e4a870_0 .net/2u *"_ivl_110", 5 0, L_000001f228e93c78;  1 drivers
v000001f228e4a690_0 .net *"_ivl_112", 0 0, L_000001f228ee0590;  1 drivers
v000001f228e49470_0 .net *"_ivl_115", 0 0, L_000001f228e93370;  1 drivers
v000001f228e49150_0 .net *"_ivl_116", 47 0, L_000001f228ee0310;  1 drivers
L_000001f228e93cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4a370_0 .net *"_ivl_119", 15 0, L_000001f228e93cc0;  1 drivers
L_000001f228e937f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f228e4a410_0 .net/2u *"_ivl_12", 5 0, L_000001f228e937f8;  1 drivers
v000001f228e491f0_0 .net *"_ivl_120", 47 0, L_000001f228edf870;  1 drivers
L_000001f228e93d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4acd0_0 .net *"_ivl_123", 15 0, L_000001f228e93d08;  1 drivers
v000001f228e493d0_0 .net *"_ivl_125", 0 0, L_000001f228ee0770;  1 drivers
v000001f228e4a2d0_0 .net *"_ivl_126", 31 0, L_000001f228ee0ef0;  1 drivers
v000001f228e4a9b0_0 .net *"_ivl_128", 47 0, L_000001f228edfe10;  1 drivers
v000001f228e4a230_0 .net *"_ivl_130", 47 0, L_000001f228ee1530;  1 drivers
v000001f228e4aa50_0 .net *"_ivl_132", 47 0, L_000001f228ee06d0;  1 drivers
v000001f228e49fb0_0 .net *"_ivl_134", 47 0, L_000001f228ee10d0;  1 drivers
v000001f228e4a4b0_0 .net *"_ivl_14", 0 0, L_000001f228e4eb10;  1 drivers
v000001f228e498d0_0 .net *"_ivl_140", 0 0, L_000001f228e92c70;  1 drivers
L_000001f228e93d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e495b0_0 .net/2u *"_ivl_142", 31 0, L_000001f228e93d98;  1 drivers
L_000001f228e93e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f228e4a550_0 .net/2u *"_ivl_146", 5 0, L_000001f228e93e70;  1 drivers
v000001f228e4a7d0_0 .net *"_ivl_148", 0 0, L_000001f228edfff0;  1 drivers
L_000001f228e93eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f228e49290_0 .net/2u *"_ivl_150", 5 0, L_000001f228e93eb8;  1 drivers
v000001f228e49330_0 .net *"_ivl_152", 0 0, L_000001f228ee1490;  1 drivers
v000001f228e49970_0 .net *"_ivl_155", 0 0, L_000001f228e934c0;  1 drivers
L_000001f228e93f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f228e49650_0 .net/2u *"_ivl_156", 5 0, L_000001f228e93f00;  1 drivers
v000001f228e4ab90_0 .net *"_ivl_158", 0 0, L_000001f228edfb90;  1 drivers
L_000001f228e93840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f228e49a10_0 .net/2u *"_ivl_16", 4 0, L_000001f228e93840;  1 drivers
v000001f228e4ac30_0 .net *"_ivl_161", 0 0, L_000001f228e92f80;  1 drivers
L_000001f228e93f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e496f0_0 .net/2u *"_ivl_162", 15 0, L_000001f228e93f48;  1 drivers
v000001f228e4a050_0 .net *"_ivl_164", 31 0, L_000001f228edfeb0;  1 drivers
v000001f228e49ab0_0 .net *"_ivl_167", 0 0, L_000001f228ee0130;  1 drivers
v000001f228e49bf0_0 .net *"_ivl_168", 15 0, L_000001f228ee0b30;  1 drivers
v000001f228e49c90_0 .net *"_ivl_170", 31 0, L_000001f228ee0bd0;  1 drivers
v000001f228e49f10_0 .net *"_ivl_174", 31 0, L_000001f228ee0270;  1 drivers
L_000001f228e93f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4a0f0_0 .net *"_ivl_177", 25 0, L_000001f228e93f90;  1 drivers
L_000001f228e93fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4cce0_0 .net/2u *"_ivl_178", 31 0, L_000001f228e93fd8;  1 drivers
v000001f228e4bc00_0 .net *"_ivl_180", 0 0, L_000001f228edf7d0;  1 drivers
L_000001f228e94020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4c560_0 .net/2u *"_ivl_182", 5 0, L_000001f228e94020;  1 drivers
v000001f228e4c100_0 .net *"_ivl_184", 0 0, L_000001f228edfc30;  1 drivers
L_000001f228e94068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f228e4c380_0 .net/2u *"_ivl_186", 5 0, L_000001f228e94068;  1 drivers
v000001f228e4b160_0 .net *"_ivl_188", 0 0, L_000001f228ef1d90;  1 drivers
v000001f228e4b2a0_0 .net *"_ivl_19", 4 0, L_000001f228e4ec50;  1 drivers
v000001f228e4b660_0 .net *"_ivl_191", 0 0, L_000001f228e92b90;  1 drivers
v000001f228e4c6a0_0 .net *"_ivl_193", 0 0, L_000001f228e93060;  1 drivers
L_000001f228e940b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f228e4af80_0 .net/2u *"_ivl_194", 5 0, L_000001f228e940b0;  1 drivers
v000001f228e4cd80_0 .net *"_ivl_196", 0 0, L_000001f228ef2150;  1 drivers
L_000001f228e940f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f228e4be80_0 .net/2u *"_ivl_198", 31 0, L_000001f228e940f8;  1 drivers
L_000001f228e93768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4c420_0 .net/2u *"_ivl_2", 5 0, L_000001f228e93768;  1 drivers
v000001f228e4b5c0_0 .net *"_ivl_20", 4 0, L_000001f228e4ed90;  1 drivers
v000001f228e4b520_0 .net *"_ivl_200", 31 0, L_000001f228ef21f0;  1 drivers
v000001f228e4b8e0_0 .net *"_ivl_204", 31 0, L_000001f228ef19d0;  1 drivers
L_000001f228e94140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4b7a0_0 .net *"_ivl_207", 25 0, L_000001f228e94140;  1 drivers
L_000001f228e94188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4bde0_0 .net/2u *"_ivl_208", 31 0, L_000001f228e94188;  1 drivers
v000001f228e4b700_0 .net *"_ivl_210", 0 0, L_000001f228ef2790;  1 drivers
L_000001f228e941d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4b200_0 .net/2u *"_ivl_212", 5 0, L_000001f228e941d0;  1 drivers
v000001f228e4c2e0_0 .net *"_ivl_214", 0 0, L_000001f228ef3230;  1 drivers
L_000001f228e94218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f228e4c4c0_0 .net/2u *"_ivl_216", 5 0, L_000001f228e94218;  1 drivers
v000001f228e4ba20_0 .net *"_ivl_218", 0 0, L_000001f228ef3050;  1 drivers
v000001f228e4c600_0 .net *"_ivl_221", 0 0, L_000001f228e93140;  1 drivers
v000001f228e4b840_0 .net *"_ivl_223", 0 0, L_000001f228e92810;  1 drivers
L_000001f228e94260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f228e4b980_0 .net/2u *"_ivl_224", 5 0, L_000001f228e94260;  1 drivers
v000001f228e4c740_0 .net *"_ivl_226", 0 0, L_000001f228ef28d0;  1 drivers
v000001f228e4b340_0 .net *"_ivl_228", 31 0, L_000001f228ef2b50;  1 drivers
v000001f228e4c7e0_0 .net *"_ivl_24", 0 0, L_000001f228e927a0;  1 drivers
L_000001f228e93888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f228e4b0c0_0 .net/2u *"_ivl_26", 4 0, L_000001f228e93888;  1 drivers
v000001f228e4b3e0_0 .net *"_ivl_29", 4 0, L_000001f228e4d170;  1 drivers
v000001f228e4bac0_0 .net *"_ivl_32", 0 0, L_000001f228e93450;  1 drivers
L_000001f228e938d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f228e4bb60_0 .net/2u *"_ivl_34", 4 0, L_000001f228e938d0;  1 drivers
v000001f228e4bca0_0 .net *"_ivl_37", 4 0, L_000001f228e4cf90;  1 drivers
v000001f228e4bd40_0 .net *"_ivl_40", 0 0, L_000001f228e92a40;  1 drivers
L_000001f228e93918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4b480_0 .net/2u *"_ivl_42", 15 0, L_000001f228e93918;  1 drivers
v000001f228e4bf20_0 .net *"_ivl_45", 15 0, L_000001f228ee0e50;  1 drivers
v000001f228e4bfc0_0 .net *"_ivl_48", 0 0, L_000001f228e92f10;  1 drivers
v000001f228e4c880_0 .net *"_ivl_5", 5 0, L_000001f228e4e7f0;  1 drivers
L_000001f228e93960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4c920_0 .net/2u *"_ivl_50", 36 0, L_000001f228e93960;  1 drivers
L_000001f228e939a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4aee0_0 .net/2u *"_ivl_52", 31 0, L_000001f228e939a8;  1 drivers
v000001f228e4c9c0_0 .net *"_ivl_55", 4 0, L_000001f228ee0f90;  1 drivers
v000001f228e4ca60_0 .net *"_ivl_56", 36 0, L_000001f228ee15d0;  1 drivers
v000001f228e4c060_0 .net *"_ivl_58", 36 0, L_000001f228ee0c70;  1 drivers
v000001f228e4b020_0 .net *"_ivl_62", 0 0, L_000001f228e92ff0;  1 drivers
L_000001f228e939f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4c1a0_0 .net/2u *"_ivl_64", 5 0, L_000001f228e939f0;  1 drivers
v000001f228e4cb00_0 .net *"_ivl_67", 5 0, L_000001f228ee1210;  1 drivers
v000001f228e4cba0_0 .net *"_ivl_70", 0 0, L_000001f228e92b20;  1 drivers
L_000001f228e93a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4cc40_0 .net/2u *"_ivl_72", 57 0, L_000001f228e93a38;  1 drivers
L_000001f228e93a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e4c240_0 .net/2u *"_ivl_74", 31 0, L_000001f228e93a80;  1 drivers
v000001f228e4d5d0_0 .net *"_ivl_77", 25 0, L_000001f228ee08b0;  1 drivers
v000001f228e4df30_0 .net *"_ivl_78", 57 0, L_000001f228ee1170;  1 drivers
v000001f228e4d2b0_0 .net *"_ivl_8", 0 0, L_000001f228e93290;  1 drivers
v000001f228e4dc10_0 .net *"_ivl_80", 57 0, L_000001f228edf9b0;  1 drivers
L_000001f228e93ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f228e4dfd0_0 .net/2u *"_ivl_84", 31 0, L_000001f228e93ac8;  1 drivers
L_000001f228e93b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f228e4e250_0 .net/2u *"_ivl_88", 5 0, L_000001f228e93b10;  1 drivers
v000001f228e4d030_0 .net *"_ivl_90", 0 0, L_000001f228ee0d10;  1 drivers
L_000001f228e93b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f228e4ddf0_0 .net/2u *"_ivl_92", 5 0, L_000001f228e93b58;  1 drivers
v000001f228e4e2f0_0 .net *"_ivl_94", 0 0, L_000001f228ee04f0;  1 drivers
v000001f228e4ebb0_0 .net *"_ivl_97", 0 0, L_000001f228e92ab0;  1 drivers
v000001f228e4e110_0 .net *"_ivl_98", 47 0, L_000001f228ee1030;  1 drivers
v000001f228e4d0d0_0 .net "adderResult", 31 0, L_000001f228ee0630;  1 drivers
v000001f228e4d210_0 .net "address", 31 0, L_000001f228ee0090;  1 drivers
v000001f228e4db70_0 .net "clk", 0 0, L_000001f228e930d0;  alias, 1 drivers
v000001f228e4e890_0 .var "cycles_consumed", 31 0;
v000001f228e4e070_0 .net "extImm", 31 0, L_000001f228ee01d0;  1 drivers
v000001f228e4dcb0_0 .net "funct", 5 0, L_000001f228edf910;  1 drivers
v000001f228e4d3f0_0 .net "hlt", 0 0, v000001f228e12ae0_0;  1 drivers
v000001f228e4e9d0_0 .net "imm", 15 0, L_000001f228ee09f0;  1 drivers
v000001f228e4ecf0_0 .net "immediate", 31 0, L_000001f228ef1ed0;  1 drivers
v000001f228e4da30_0 .net "input_clk", 0 0, v000001f228e4e610_0;  1 drivers
v000001f228e4d7b0_0 .net "instruction", 31 0, L_000001f228ee0810;  1 drivers
v000001f228e4d850_0 .net "memoryReadData", 31 0, v000001f228e48400_0;  1 drivers
v000001f228e4e430_0 .net "nextPC", 31 0, L_000001f228ee12b0;  1 drivers
v000001f228e4e390_0 .net "opcode", 5 0, L_000001f228e4d990;  1 drivers
v000001f228e4e570_0 .net "rd", 4 0, L_000001f228e4dad0;  1 drivers
v000001f228e4e1b0_0 .net "readData1", 31 0, L_000001f228e933e0;  1 drivers
v000001f228e4e6b0_0 .net "readData1_w", 31 0, L_000001f228ef2290;  1 drivers
v000001f228e4d350_0 .net "readData2", 31 0, L_000001f228e92960;  1 drivers
v000001f228e4ea70_0 .net "rs", 4 0, L_000001f228e4cef0;  1 drivers
v000001f228e4e750_0 .net "rst", 0 0, v000001f228e4dd50_0;  1 drivers
v000001f228e4d530_0 .net "rt", 4 0, L_000001f228edff50;  1 drivers
v000001f228e4d8f0_0 .net "shamt", 31 0, L_000001f228ee0950;  1 drivers
v000001f228e4de90_0 .net "wire_instruction", 31 0, L_000001f228e935a0;  1 drivers
v000001f228e4e4d0_0 .net "writeData", 31 0, L_000001f228ef3190;  1 drivers
v000001f228e4d670_0 .net "zero", 0 0, L_000001f228ef34b0;  1 drivers
L_000001f228e4e7f0 .part L_000001f228ee0810, 26, 6;
L_000001f228e4d990 .functor MUXZ 6, L_000001f228e4e7f0, L_000001f228e93768, L_000001f228e93300, C4<>;
L_000001f228e4eb10 .cmp/eq 6, L_000001f228e4d990, L_000001f228e937f8;
L_000001f228e4ec50 .part L_000001f228ee0810, 11, 5;
L_000001f228e4ed90 .functor MUXZ 5, L_000001f228e4ec50, L_000001f228e93840, L_000001f228e4eb10, C4<>;
L_000001f228e4dad0 .functor MUXZ 5, L_000001f228e4ed90, L_000001f228e937b0, L_000001f228e93290, C4<>;
L_000001f228e4d170 .part L_000001f228ee0810, 21, 5;
L_000001f228e4cef0 .functor MUXZ 5, L_000001f228e4d170, L_000001f228e93888, L_000001f228e927a0, C4<>;
L_000001f228e4cf90 .part L_000001f228ee0810, 16, 5;
L_000001f228edff50 .functor MUXZ 5, L_000001f228e4cf90, L_000001f228e938d0, L_000001f228e93450, C4<>;
L_000001f228ee0e50 .part L_000001f228ee0810, 0, 16;
L_000001f228ee09f0 .functor MUXZ 16, L_000001f228ee0e50, L_000001f228e93918, L_000001f228e92a40, C4<>;
L_000001f228ee0f90 .part L_000001f228ee0810, 6, 5;
L_000001f228ee15d0 .concat [ 5 32 0 0], L_000001f228ee0f90, L_000001f228e939a8;
L_000001f228ee0c70 .functor MUXZ 37, L_000001f228ee15d0, L_000001f228e93960, L_000001f228e92f10, C4<>;
L_000001f228ee0950 .part L_000001f228ee0c70, 0, 32;
L_000001f228ee1210 .part L_000001f228ee0810, 0, 6;
L_000001f228edf910 .functor MUXZ 6, L_000001f228ee1210, L_000001f228e939f0, L_000001f228e92ff0, C4<>;
L_000001f228ee08b0 .part L_000001f228ee0810, 0, 26;
L_000001f228ee1170 .concat [ 26 32 0 0], L_000001f228ee08b0, L_000001f228e93a80;
L_000001f228edf9b0 .functor MUXZ 58, L_000001f228ee1170, L_000001f228e93a38, L_000001f228e92b20, C4<>;
L_000001f228ee0090 .part L_000001f228edf9b0, 0, 32;
L_000001f228ee0450 .arith/sum 32, v000001f228e47140_0, L_000001f228e93ac8;
L_000001f228ee0d10 .cmp/eq 6, L_000001f228e4d990, L_000001f228e93b10;
L_000001f228ee04f0 .cmp/eq 6, L_000001f228e4d990, L_000001f228e93b58;
L_000001f228ee1030 .concat [ 32 16 0 0], L_000001f228ee0090, L_000001f228e93ba0;
L_000001f228ee13f0 .concat [ 6 26 0 0], L_000001f228e4d990, L_000001f228e93be8;
L_000001f228ee0db0 .cmp/eq 32, L_000001f228ee13f0, L_000001f228e93c30;
L_000001f228ee0590 .cmp/eq 6, L_000001f228edf910, L_000001f228e93c78;
L_000001f228ee0310 .concat [ 32 16 0 0], L_000001f228e933e0, L_000001f228e93cc0;
L_000001f228edf870 .concat [ 32 16 0 0], v000001f228e47140_0, L_000001f228e93d08;
L_000001f228ee0770 .part L_000001f228ee09f0, 15, 1;
LS_000001f228ee0ef0_0_0 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_0_4 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_0_8 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_0_12 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_0_16 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_0_20 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_0_24 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_0_28 .concat [ 1 1 1 1], L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770, L_000001f228ee0770;
LS_000001f228ee0ef0_1_0 .concat [ 4 4 4 4], LS_000001f228ee0ef0_0_0, LS_000001f228ee0ef0_0_4, LS_000001f228ee0ef0_0_8, LS_000001f228ee0ef0_0_12;
LS_000001f228ee0ef0_1_4 .concat [ 4 4 4 4], LS_000001f228ee0ef0_0_16, LS_000001f228ee0ef0_0_20, LS_000001f228ee0ef0_0_24, LS_000001f228ee0ef0_0_28;
L_000001f228ee0ef0 .concat [ 16 16 0 0], LS_000001f228ee0ef0_1_0, LS_000001f228ee0ef0_1_4;
L_000001f228edfe10 .concat [ 16 32 0 0], L_000001f228ee09f0, L_000001f228ee0ef0;
L_000001f228ee1530 .arith/sum 48, L_000001f228edf870, L_000001f228edfe10;
L_000001f228ee06d0 .functor MUXZ 48, L_000001f228ee1530, L_000001f228ee0310, L_000001f228e93370, C4<>;
L_000001f228ee10d0 .functor MUXZ 48, L_000001f228ee06d0, L_000001f228ee1030, L_000001f228e92ab0, C4<>;
L_000001f228ee0630 .part L_000001f228ee10d0, 0, 32;
L_000001f228ee12b0 .functor MUXZ 32, L_000001f228ee0450, L_000001f228ee0630, v000001f228e480e0_0, C4<>;
L_000001f228ee0810 .functor MUXZ 32, L_000001f228e935a0, L_000001f228e93d98, L_000001f228e92c70, C4<>;
L_000001f228edfff0 .cmp/eq 6, L_000001f228e4d990, L_000001f228e93e70;
L_000001f228ee1490 .cmp/eq 6, L_000001f228e4d990, L_000001f228e93eb8;
L_000001f228edfb90 .cmp/eq 6, L_000001f228e4d990, L_000001f228e93f00;
L_000001f228edfeb0 .concat [ 16 16 0 0], L_000001f228ee09f0, L_000001f228e93f48;
L_000001f228ee0130 .part L_000001f228ee09f0, 15, 1;
LS_000001f228ee0b30_0_0 .concat [ 1 1 1 1], L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130;
LS_000001f228ee0b30_0_4 .concat [ 1 1 1 1], L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130;
LS_000001f228ee0b30_0_8 .concat [ 1 1 1 1], L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130;
LS_000001f228ee0b30_0_12 .concat [ 1 1 1 1], L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130, L_000001f228ee0130;
L_000001f228ee0b30 .concat [ 4 4 4 4], LS_000001f228ee0b30_0_0, LS_000001f228ee0b30_0_4, LS_000001f228ee0b30_0_8, LS_000001f228ee0b30_0_12;
L_000001f228ee0bd0 .concat [ 16 16 0 0], L_000001f228ee09f0, L_000001f228ee0b30;
L_000001f228ee01d0 .functor MUXZ 32, L_000001f228ee0bd0, L_000001f228edfeb0, L_000001f228e92f80, C4<>;
L_000001f228ee0270 .concat [ 6 26 0 0], L_000001f228e4d990, L_000001f228e93f90;
L_000001f228edf7d0 .cmp/eq 32, L_000001f228ee0270, L_000001f228e93fd8;
L_000001f228edfc30 .cmp/eq 6, L_000001f228edf910, L_000001f228e94020;
L_000001f228ef1d90 .cmp/eq 6, L_000001f228edf910, L_000001f228e94068;
L_000001f228ef2150 .cmp/eq 6, L_000001f228e4d990, L_000001f228e940b0;
L_000001f228ef21f0 .functor MUXZ 32, L_000001f228ee01d0, L_000001f228e940f8, L_000001f228ef2150, C4<>;
L_000001f228ef1ed0 .functor MUXZ 32, L_000001f228ef21f0, L_000001f228ee0950, L_000001f228e93060, C4<>;
L_000001f228ef19d0 .concat [ 6 26 0 0], L_000001f228e4d990, L_000001f228e94140;
L_000001f228ef2790 .cmp/eq 32, L_000001f228ef19d0, L_000001f228e94188;
L_000001f228ef3230 .cmp/eq 6, L_000001f228edf910, L_000001f228e941d0;
L_000001f228ef3050 .cmp/eq 6, L_000001f228edf910, L_000001f228e94218;
L_000001f228ef28d0 .cmp/eq 6, L_000001f228e4d990, L_000001f228e94260;
L_000001f228ef2b50 .functor MUXZ 32, L_000001f228e933e0, v000001f228e47140_0, L_000001f228ef28d0, C4<>;
L_000001f228ef2290 .functor MUXZ 32, L_000001f228ef2b50, L_000001f228e92960, L_000001f228e92810, C4<>;
S_000001f228db36f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f228e1c770 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f228e92c00 .functor NOT 1, v000001f228e13260_0, C4<0>, C4<0>, C4<0>;
v000001f228e11c80_0 .net *"_ivl_0", 0 0, L_000001f228e92c00;  1 drivers
v000001f228e11e60_0 .net "in1", 31 0, L_000001f228e92960;  alias, 1 drivers
v000001f228e116e0_0 .net "in2", 31 0, L_000001f228ef1ed0;  alias, 1 drivers
v000001f228e12220_0 .net "out", 31 0, L_000001f228ef2c90;  alias, 1 drivers
v000001f228e13300_0 .net "s", 0 0, v000001f228e13260_0;  alias, 1 drivers
L_000001f228ef2c90 .functor MUXZ 32, L_000001f228ef1ed0, L_000001f228e92960, L_000001f228e92c00, C4<>;
S_000001f228e569c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f228e90090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f228e900c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f228e90100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f228e90138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f228e90170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f228e901a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f228e901e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f228e90218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f228e90250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f228e90288 .param/l "j" 0 4 12, C4<000010>;
P_000001f228e902c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f228e902f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f228e90330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f228e90368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f228e903a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f228e903d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f228e90410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f228e90448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f228e90480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f228e904b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f228e904f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f228e90528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f228e90560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f228e90598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f228e905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f228e90608 .param/l "xori" 0 4 8, C4<001110>;
v000001f228e11f00_0 .var "ALUOp", 3 0;
v000001f228e13260_0 .var "ALUSrc", 0 0;
v000001f228e120e0_0 .var "MemReadEn", 0 0;
v000001f228e122c0_0 .var "MemWriteEn", 0 0;
v000001f228e133a0_0 .var "MemtoReg", 0 0;
v000001f228e134e0_0 .var "RegDst", 0 0;
v000001f228e11640_0 .var "RegWriteEn", 0 0;
v000001f228e118c0_0 .net "funct", 5 0, L_000001f228edf910;  alias, 1 drivers
v000001f228e12ae0_0 .var "hlt", 0 0;
v000001f228e11820_0 .net "opcode", 5 0, L_000001f228e4d990;  alias, 1 drivers
v000001f228e11d20_0 .net "rst", 0 0, v000001f228e4dd50_0;  alias, 1 drivers
E_000001f228e1c930 .event anyedge, v000001f228e11d20_0, v000001f228e11820_0, v000001f228e118c0_0;
S_000001f228e46ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f228e1d1b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f228e935a0 .functor BUFZ 32, L_000001f228ee1350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f228e12400_0 .net "Data_Out", 31 0, L_000001f228e935a0;  alias, 1 drivers
v000001f228e11960 .array "InstMem", 0 1023, 31 0;
v000001f228e11a00_0 .net *"_ivl_0", 31 0, L_000001f228ee1350;  1 drivers
v000001f228e11aa0_0 .net *"_ivl_3", 9 0, L_000001f228edfd70;  1 drivers
v000001f228e12b80_0 .net *"_ivl_4", 11 0, L_000001f228edfcd0;  1 drivers
L_000001f228e93d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f228e12680_0 .net *"_ivl_7", 1 0, L_000001f228e93d50;  1 drivers
v000001f228e12720_0 .net "addr", 31 0, v000001f228e47140_0;  alias, 1 drivers
v000001f228e12900_0 .var/i "i", 31 0;
L_000001f228ee1350 .array/port v000001f228e11960, L_000001f228edfcd0;
L_000001f228edfd70 .part v000001f228e47140_0, 0, 10;
L_000001f228edfcd0 .concat [ 10 2 0 0], L_000001f228edfd70, L_000001f228e93d50;
S_000001f228e56b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f228e933e0 .functor BUFZ 32, L_000001f228ee03b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f228e92960 .functor BUFZ 32, L_000001f228edfa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f228e12ea0_0 .net *"_ivl_0", 31 0, L_000001f228ee03b0;  1 drivers
v000001f228e12f40_0 .net *"_ivl_10", 6 0, L_000001f228ee1670;  1 drivers
L_000001f228e93e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f228df4b50_0 .net *"_ivl_13", 1 0, L_000001f228e93e28;  1 drivers
v000001f228df4e70_0 .net *"_ivl_2", 6 0, L_000001f228edfaf0;  1 drivers
L_000001f228e93de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f228e478c0_0 .net *"_ivl_5", 1 0, L_000001f228e93de0;  1 drivers
v000001f228e47c80_0 .net *"_ivl_8", 31 0, L_000001f228edfa50;  1 drivers
v000001f228e47d20_0 .net "clk", 0 0, L_000001f228e930d0;  alias, 1 drivers
v000001f228e47a00_0 .var/i "i", 31 0;
v000001f228e47f00_0 .net "readData1", 31 0, L_000001f228e933e0;  alias, 1 drivers
v000001f228e47280_0 .net "readData2", 31 0, L_000001f228e92960;  alias, 1 drivers
v000001f228e48220_0 .net "readRegister1", 4 0, L_000001f228e4cef0;  alias, 1 drivers
v000001f228e46ec0_0 .net "readRegister2", 4 0, L_000001f228edff50;  alias, 1 drivers
v000001f228e48ae0 .array "registers", 31 0, 31 0;
v000001f228e48900_0 .net "rst", 0 0, v000001f228e4dd50_0;  alias, 1 drivers
v000001f228e487c0_0 .net "we", 0 0, v000001f228e11640_0;  alias, 1 drivers
v000001f228e489a0_0 .net "writeData", 31 0, L_000001f228ef3190;  alias, 1 drivers
v000001f228e48c20_0 .net "writeRegister", 4 0, L_000001f228ee0a90;  alias, 1 drivers
E_000001f228e1c8f0/0 .event negedge, v000001f228e11d20_0;
E_000001f228e1c8f0/1 .event posedge, v000001f228e47d20_0;
E_000001f228e1c8f0 .event/or E_000001f228e1c8f0/0, E_000001f228e1c8f0/1;
L_000001f228ee03b0 .array/port v000001f228e48ae0, L_000001f228edfaf0;
L_000001f228edfaf0 .concat [ 5 2 0 0], L_000001f228e4cef0, L_000001f228e93de0;
L_000001f228edfa50 .array/port v000001f228e48ae0, L_000001f228ee1670;
L_000001f228ee1670 .concat [ 5 2 0 0], L_000001f228edff50, L_000001f228e93e28;
S_000001f228db1390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f228e56b50;
 .timescale 0 0;
v000001f228e12e00_0 .var/i "i", 31 0;
S_000001f228db1520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f228e1cab0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f228e92ce0 .functor NOT 1, v000001f228e134e0_0, C4<0>, C4<0>, C4<0>;
v000001f228e48860_0 .net *"_ivl_0", 0 0, L_000001f228e92ce0;  1 drivers
v000001f228e48cc0_0 .net "in1", 4 0, L_000001f228edff50;  alias, 1 drivers
v000001f228e48720_0 .net "in2", 4 0, L_000001f228e4dad0;  alias, 1 drivers
v000001f228e47320_0 .net "out", 4 0, L_000001f228ee0a90;  alias, 1 drivers
v000001f228e48a40_0 .net "s", 0 0, v000001f228e134e0_0;  alias, 1 drivers
L_000001f228ee0a90 .functor MUXZ 5, L_000001f228e4dad0, L_000001f228edff50, L_000001f228e92ce0, C4<>;
S_000001f228d9b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f228e1d070 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f228e92ea0 .functor NOT 1, v000001f228e133a0_0, C4<0>, C4<0>, C4<0>;
v000001f228e46f60_0 .net *"_ivl_0", 0 0, L_000001f228e92ea0;  1 drivers
v000001f228e485e0_0 .net "in1", 31 0, v000001f228e482c0_0;  alias, 1 drivers
v000001f228e47e60_0 .net "in2", 31 0, v000001f228e48400_0;  alias, 1 drivers
v000001f228e47460_0 .net "out", 31 0, L_000001f228ef3190;  alias, 1 drivers
v000001f228e47fa0_0 .net "s", 0 0, v000001f228e133a0_0;  alias, 1 drivers
L_000001f228ef3190 .functor MUXZ 32, v000001f228e48400_0, v000001f228e482c0_0, L_000001f228e92ea0, C4<>;
S_000001f228d9b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f228dde950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f228dde988 .param/l "AND" 0 9 12, C4<0010>;
P_000001f228dde9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f228dde9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f228ddea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f228ddea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f228ddeaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f228ddead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f228ddeb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f228ddeb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f228ddeb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f228ddebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f228e942a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f228e48b80_0 .net/2u *"_ivl_0", 31 0, L_000001f228e942a8;  1 drivers
v000001f228e48680_0 .net "opSel", 3 0, v000001f228e11f00_0;  alias, 1 drivers
v000001f228e48d60_0 .net "operand1", 31 0, L_000001f228ef2290;  alias, 1 drivers
v000001f228e48040_0 .net "operand2", 31 0, L_000001f228ef2c90;  alias, 1 drivers
v000001f228e482c0_0 .var "result", 31 0;
v000001f228e471e0_0 .net "zero", 0 0, L_000001f228ef34b0;  alias, 1 drivers
E_000001f228e1d370 .event anyedge, v000001f228e11f00_0, v000001f228e48d60_0, v000001f228e12220_0;
L_000001f228ef34b0 .cmp/eq 32, v000001f228e482c0_0, L_000001f228e942a8;
S_000001f228ddec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f228e91660 .param/l "RType" 0 4 2, C4<000000>;
P_000001f228e91698 .param/l "add" 0 4 5, C4<100000>;
P_000001f228e916d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f228e91708 .param/l "addu" 0 4 5, C4<100001>;
P_000001f228e91740 .param/l "and_" 0 4 5, C4<100100>;
P_000001f228e91778 .param/l "andi" 0 4 8, C4<001100>;
P_000001f228e917b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f228e917e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f228e91820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f228e91858 .param/l "j" 0 4 12, C4<000010>;
P_000001f228e91890 .param/l "jal" 0 4 12, C4<000011>;
P_000001f228e918c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f228e91900 .param/l "lw" 0 4 8, C4<100011>;
P_000001f228e91938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f228e91970 .param/l "or_" 0 4 5, C4<100101>;
P_000001f228e919a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f228e919e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f228e91a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001f228e91a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001f228e91a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001f228e91ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f228e91af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f228e91b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001f228e91b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001f228e91ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f228e91bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001f228e480e0_0 .var "PCsrc", 0 0;
v000001f228e47640_0 .net "funct", 5 0, L_000001f228edf910;  alias, 1 drivers
v000001f228e47dc0_0 .net "opcode", 5 0, L_000001f228e4d990;  alias, 1 drivers
v000001f228e48180_0 .net "operand1", 31 0, L_000001f228e933e0;  alias, 1 drivers
v000001f228e47500_0 .net "operand2", 31 0, L_000001f228ef2c90;  alias, 1 drivers
v000001f228e47780_0 .net "rst", 0 0, v000001f228e4dd50_0;  alias, 1 drivers
E_000001f228e1cbb0/0 .event anyedge, v000001f228e11d20_0, v000001f228e11820_0, v000001f228e47f00_0, v000001f228e12220_0;
E_000001f228e1cbb0/1 .event anyedge, v000001f228e118c0_0;
E_000001f228e1cbb0 .event/or E_000001f228e1cbb0/0, E_000001f228e1cbb0/1;
S_000001f228e91c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f228e476e0 .array "DataMem", 0 1023, 31 0;
v000001f228e47820_0 .net "address", 31 0, v000001f228e482c0_0;  alias, 1 drivers
v000001f228e48360_0 .net "clock", 0 0, L_000001f228e929d0;  1 drivers
v000001f228e47000_0 .net "data", 31 0, L_000001f228e92960;  alias, 1 drivers
v000001f228e47960_0 .var/i "i", 31 0;
v000001f228e48400_0 .var "q", 31 0;
v000001f228e484a0_0 .net "rden", 0 0, v000001f228e120e0_0;  alias, 1 drivers
v000001f228e48540_0 .net "wren", 0 0, v000001f228e122c0_0;  alias, 1 drivers
E_000001f228e1cc30 .event posedge, v000001f228e48360_0;
S_000001f228e91db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f228db3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f228e1c830 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f228e470a0_0 .net "PCin", 31 0, L_000001f228ee12b0;  alias, 1 drivers
v000001f228e47140_0 .var "PCout", 31 0;
v000001f228e473c0_0 .net "clk", 0 0, L_000001f228e930d0;  alias, 1 drivers
v000001f228e475a0_0 .net "rst", 0 0, v000001f228e4dd50_0;  alias, 1 drivers
    .scope S_000001f228ddec00;
T_0 ;
    %wait E_000001f228e1cbb0;
    %load/vec4 v000001f228e47780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f228e480e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f228e47dc0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f228e48180_0;
    %load/vec4 v000001f228e47500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f228e47dc0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f228e48180_0;
    %load/vec4 v000001f228e47500_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f228e47dc0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f228e47dc0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f228e47dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f228e47640_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f228e480e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f228e91db0;
T_1 ;
    %wait E_000001f228e1c8f0;
    %load/vec4 v000001f228e475a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f228e47140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f228e470a0_0;
    %assign/vec4 v000001f228e47140_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f228e46ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f228e12900_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f228e12900_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f228e12900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %load/vec4 v000001f228e12900_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f228e12900_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e11960, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f228e569c0;
T_3 ;
    %wait E_000001f228e1c930;
    %load/vec4 v000001f228e11d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f228e12ae0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f228e122c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f228e133a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f228e120e0_0, 0;
    %assign/vec4 v000001f228e134e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f228e12ae0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f228e11f00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f228e13260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f228e11640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f228e122c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f228e133a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f228e120e0_0, 0, 1;
    %store/vec4 v000001f228e134e0_0, 0, 1;
    %load/vec4 v000001f228e11820_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e12ae0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e134e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %load/vec4 v000001f228e118c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e134e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f228e134e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e120e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e11640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e133a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e122c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f228e13260_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f228e11f00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f228e56b50;
T_4 ;
    %wait E_000001f228e1c8f0;
    %fork t_1, S_000001f228db1390;
    %jmp t_0;
    .scope S_000001f228db1390;
t_1 ;
    %load/vec4 v000001f228e48900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f228e12e00_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f228e12e00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f228e12e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e48ae0, 0, 4;
    %load/vec4 v000001f228e12e00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f228e12e00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f228e487c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f228e489a0_0;
    %load/vec4 v000001f228e48c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e48ae0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e48ae0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f228e56b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f228e56b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f228e47a00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f228e47a00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f228e47a00_0;
    %ix/getv/s 4, v000001f228e47a00_0;
    %load/vec4a v000001f228e48ae0, 4;
    %ix/getv/s 4, v000001f228e47a00_0;
    %load/vec4a v000001f228e48ae0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f228e47a00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f228e47a00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f228d9b2b0;
T_6 ;
    %wait E_000001f228e1d370;
    %load/vec4 v000001f228e48680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f228e48d60_0;
    %load/vec4 v000001f228e48040_0;
    %add;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f228e48d60_0;
    %load/vec4 v000001f228e48040_0;
    %sub;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f228e48d60_0;
    %load/vec4 v000001f228e48040_0;
    %and;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f228e48d60_0;
    %load/vec4 v000001f228e48040_0;
    %or;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f228e48d60_0;
    %load/vec4 v000001f228e48040_0;
    %xor;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f228e48d60_0;
    %load/vec4 v000001f228e48040_0;
    %or;
    %inv;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f228e48d60_0;
    %load/vec4 v000001f228e48040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f228e48040_0;
    %load/vec4 v000001f228e48d60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f228e48d60_0;
    %ix/getv 4, v000001f228e48040_0;
    %shiftl 4;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f228e48d60_0;
    %ix/getv 4, v000001f228e48040_0;
    %shiftr 4;
    %assign/vec4 v000001f228e482c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f228e91c20;
T_7 ;
    %wait E_000001f228e1cc30;
    %load/vec4 v000001f228e484a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f228e47820_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f228e476e0, 4;
    %assign/vec4 v000001f228e48400_0, 0;
T_7.0 ;
    %load/vec4 v000001f228e48540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f228e47000_0;
    %ix/getv 3, v000001f228e47820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e476e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f228e91c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f228e47960_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f228e47960_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f228e47960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e476e0, 0, 4;
    %load/vec4 v000001f228e47960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f228e47960_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f228e476e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f228e91c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f228e47960_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f228e47960_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f228e47960_0;
    %load/vec4a v000001f228e476e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f228e47960_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f228e47960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f228e47960_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f228db3560;
T_10 ;
    %wait E_000001f228e1c8f0;
    %load/vec4 v000001f228e4e750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f228e4e890_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f228e4e890_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f228e4e890_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f228e08500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f228e4e610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f228e4dd50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f228e08500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f228e4e610_0;
    %inv;
    %assign/vec4 v000001f228e4e610_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f228e08500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f228e4dd50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f228e4dd50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f228e4d490_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
