{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 15:37:33 2014 " "Info: Processing started: Thu Apr 10 15:37:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 664 -160 8 680 "SW\[15..0\]" "" } { 488 -160 8 504 "SW\[17..16\]" "" } { 624 192 288 640 "SW\[15..0\]" "" } { 864 -56 125 880 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 480 8 63 496 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "61 " "Warning: Found 61 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 776 768 832 824 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 872 768 832 920 "inst71" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 992 776 840 1040 "inst73" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68~1 " "Info: Detected gated clock \"inst68~1\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal8 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal8\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 64 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal8~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal8~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 64 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\] " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\]\" as buffer" {  } { { "i2c_ctrl.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/i2c_ctrl.vhd" 66 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 280 288 352 328 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 216 288 352 264 "inst12" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst24 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst24\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -424 184 248 -344 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst10 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst10\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -408 -16 48 -328 "inst10" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst25 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst25\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -200 104 168 -120 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst7\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10hz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10hz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst21 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst21\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -352 672 736 -304 "inst21" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_200Khz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_200Khz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_200Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100hz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100hz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 344 288 352 392 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~1 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~1\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\] " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\]\" as buffer" {  } { { "i2c_ctrl.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/i2c_ctrl.vhd" 66 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal16~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal16~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 72 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 784 128 192 832 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68~0 " "Info: Detected gated clock \"inst68~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~5 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~4 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~4\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal8~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal8~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 64 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 73 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_IN " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_IN\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 54 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 54 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal23~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal23~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 80 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 30 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 30 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 64 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~4 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~4\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SONAR.vhd" 50 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Khz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Khz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[2\] register VEL_CONTROL:inst52\|IO_DATA_INT\[8\] 10.999 ns " "Info: Slack time is 10.999 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[2\]\" and destination register \"VEL_CONTROL:inst52\|IO_DATA_INT\[8\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "21.740 ns + Largest register register " "Info: + Largest register to register requirement is 21.740 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.954 ns + Largest " "Info: + Largest clock skew is 1.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 4.803 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 4.803 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 339 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 339; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 0.534 ns SCOMP:inst8\|IR\[7\] 3 REG LCFF_X34_Y18_N31 11 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 0.534 ns; Loc. = LCFF_X34_Y18_N31; Fanout = 11; REG Node = 'SCOMP:inst8\|IR\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.857 ns VEL_CONTROL:inst52\|LATCH~0 4 COMB LCCOMB_X34_Y18_N30 4 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 0.857 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 4; COMB Node = 'VEL_CONTROL:inst52\|LATCH~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { SCOMP:inst8|IR[7] VEL_CONTROL:inst52|LATCH~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.150 ns) 2.322 ns VEL_CONTROL:inst52\|LATCH 5 COMB LCCOMB_X33_Y18_N14 12 " "Info: 5: + IC(1.315 ns) + CELL(0.150 ns) = 2.322 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 12; COMB Node = 'VEL_CONTROL:inst52\|LATCH'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { VEL_CONTROL:inst52|LATCH~0 VEL_CONTROL:inst52|LATCH } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.537 ns) 4.803 ns VEL_CONTROL:inst52\|IO_DATA_INT\[8\] 6 REG LCFF_X33_Y18_N27 4 " "Info: 6: + IC(1.944 ns) + CELL(0.537 ns) = 4.803 ns; Loc. = LCFF_X33_Y18_N27; Fanout = 4; REG Node = 'VEL_CONTROL:inst52\|IO_DATA_INT\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 25.09 % ) " "Info: Total cell delay = 1.797 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.364 ns ( 74.91 % ) " "Info: Total interconnect delay = 5.364 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] VEL_CONTROL:inst52|LATCH~0 VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} VEL_CONTROL:inst52|LATCH~0 {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.014ns 0.000ns 1.315ns 1.944ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.849 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 0.548 ns ACC_CLK_GEN:inst60\|clock_10hz_int 3 REG LCFF_X34_Y1_N21 3 " "Info: 3: + IC(1.028 ns) + CELL(0.787 ns) = 0.548 ns; Loc. = LCFF_X34_Y1_N21; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_10hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.000 ns) 1.290 ns ACC_CLK_GEN:inst60\|clock_10hz_int~clkctrl 4 COMB CLKCTRL_G13 124 " "Info: 4: + IC(0.742 ns) + CELL(0.000 ns) = 1.290 ns; Loc. = CLKCTRL_G13; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10hz_int~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.849 ns TIMER:inst20\|COUNT\[2\] 5 REG LCFF_X35_Y17_N1 3 " "Info: 5: + IC(1.022 ns) + CELL(0.537 ns) = 2.849 ns; Loc. = LCFF_X35_Y17_N1; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.43 % ) " "Info: Total cell delay = 1.324 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 74.57 % ) " "Info: Total interconnect delay = 3.883 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.028ns 0.742ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] VEL_CONTROL:inst52|LATCH~0 VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} VEL_CONTROL:inst52|LATCH~0 {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.014ns 0.000ns 1.315ns 1.944ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.028ns 0.742ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] VEL_CONTROL:inst52|LATCH~0 VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} VEL_CONTROL:inst52|LATCH~0 {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.014ns 0.000ns 1.315ns 1.944ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.028ns 0.742ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.741 ns - Longest register register " "Info: - Longest register to register delay is 10.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[2\] 1 REG LCFF_X35_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N1; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.438 ns) 1.181 ns TIMER:inst20\|lpm_bustri:IO_BUS\|dout\[2\]~2 2 COMB LCCOMB_X36_Y18_N18 1 " "Info: 2: + IC(0.743 ns) + CELL(0.438 ns) = 1.181 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 1; COMB Node = 'TIMER:inst20\|lpm_bustri:IO_BUS\|dout\[2\]~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { TIMER:inst20|COUNT[2] TIMER:inst20|lpm_bustri:IO_BUS|dout[2]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 1.850 ns I2C_INTERFACE:inst43\|inst8\[2\]~45 3 COMB LCCOMB_X36_Y18_N30 1 " "Info: 3: + IC(0.249 ns) + CELL(0.420 ns) = 1.850 ns; Loc. = LCCOMB_X36_Y18_N30; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[2\]~45'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { TIMER:inst20|lpm_bustri:IO_BUS|dout[2]~2 I2C_INTERFACE:inst43|inst8[2]~45 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.415 ns) 2.684 ns I2C_INTERFACE:inst43\|inst8\[2\]~46 4 COMB LCCOMB_X35_Y18_N12 1 " "Info: 4: + IC(0.419 ns) + CELL(0.415 ns) = 2.684 ns; Loc. = LCCOMB_X35_Y18_N12; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[2\]~46'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { I2C_INTERFACE:inst43|inst8[2]~45 I2C_INTERFACE:inst43|inst8[2]~46 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.438 ns) 4.368 ns I2C_INTERFACE:inst43\|inst8\[2\]~47 5 COMB LCCOMB_X35_Y21_N20 14 " "Info: 5: + IC(1.246 ns) + CELL(0.438 ns) = 4.368 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 14; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[2\]~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { I2C_INTERFACE:inst43|inst8[2]~46 I2C_INTERFACE:inst43|inst8[2]~47 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.275 ns) 5.973 ns VEL_CONTROL:inst51\|Equal2~0 6 COMB LCCOMB_X30_Y15_N20 1 " "Info: 6: + IC(1.330 ns) + CELL(0.275 ns) = 5.973 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { I2C_INTERFACE:inst43|inst8[2]~47 VEL_CONTROL:inst51|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.438 ns) 6.670 ns VEL_CONTROL:inst51\|Equal2~1 7 COMB LCCOMB_X30_Y15_N22 1 " "Info: 7: + IC(0.259 ns) + CELL(0.438 ns) = 6.670 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Equal2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.275 ns) 8.171 ns VEL_CONTROL:inst51\|process_0~3 8 COMB LCCOMB_X36_Y19_N20 10 " "Info: 8: + IC(1.226 ns) + CELL(0.275 ns) = 8.171 ns; Loc. = LCCOMB_X36_Y19_N20; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51\|process_0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { VEL_CONTROL:inst51|Equal2~1 VEL_CONTROL:inst51|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.271 ns) 9.452 ns VEL_CONTROL:inst51\|IO_DATA_INT~1 9 COMB LCCOMB_X38_Y18_N30 2 " "Info: 9: + IC(1.010 ns) + CELL(0.271 ns) = 9.452 ns; Loc. = LCCOMB_X38_Y18_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|IO_DATA_INT~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.366 ns) 10.741 ns VEL_CONTROL:inst52\|IO_DATA_INT\[8\] 10 REG LCFF_X33_Y18_N27 4 " "Info: 10: + IC(0.923 ns) + CELL(0.366 ns) = 10.741 ns; Loc. = LCFF_X33_Y18_N27; Fanout = 4; REG Node = 'VEL_CONTROL:inst52\|IO_DATA_INT\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { VEL_CONTROL:inst51|IO_DATA_INT~1 VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.336 ns ( 31.06 % ) " "Info: Total cell delay = 3.336 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.405 ns ( 68.94 % ) " "Info: Total interconnect delay = 7.405 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.741 ns" { TIMER:inst20|COUNT[2] TIMER:inst20|lpm_bustri:IO_BUS|dout[2]~2 I2C_INTERFACE:inst43|inst8[2]~45 I2C_INTERFACE:inst43|inst8[2]~46 I2C_INTERFACE:inst43|inst8[2]~47 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|Equal2~1 VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~1 VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "10.741 ns" { TIMER:inst20|COUNT[2] {} TIMER:inst20|lpm_bustri:IO_BUS|dout[2]~2 {} I2C_INTERFACE:inst43|inst8[2]~45 {} I2C_INTERFACE:inst43|inst8[2]~46 {} I2C_INTERFACE:inst43|inst8[2]~47 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|Equal2~1 {} VEL_CONTROL:inst51|process_0~3 {} VEL_CONTROL:inst51|IO_DATA_INT~1 {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 0.743ns 0.249ns 0.419ns 1.246ns 1.330ns 0.259ns 1.226ns 1.010ns 0.923ns } { 0.000ns 0.438ns 0.420ns 0.415ns 0.438ns 0.275ns 0.438ns 0.275ns 0.271ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] VEL_CONTROL:inst52|LATCH~0 VEL_CONTROL:inst52|LATCH VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} VEL_CONTROL:inst52|LATCH~0 {} VEL_CONTROL:inst52|LATCH {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 1.091ns 1.014ns 0.000ns 1.315ns 1.944ns } { 0.000ns 0.000ns 0.787ns 0.323ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[2] {} } { 0.000ns 1.091ns 1.028ns 0.742ns 1.022ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.741 ns" { TIMER:inst20|COUNT[2] TIMER:inst20|lpm_bustri:IO_BUS|dout[2]~2 I2C_INTERFACE:inst43|inst8[2]~45 I2C_INTERFACE:inst43|inst8[2]~46 I2C_INTERFACE:inst43|inst8[2]~47 VEL_CONTROL:inst51|Equal2~0 VEL_CONTROL:inst51|Equal2~1 VEL_CONTROL:inst51|process_0~3 VEL_CONTROL:inst51|IO_DATA_INT~1 VEL_CONTROL:inst52|IO_DATA_INT[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "10.741 ns" { TIMER:inst20|COUNT[2] {} TIMER:inst20|lpm_bustri:IO_BUS|dout[2]~2 {} I2C_INTERFACE:inst43|inst8[2]~45 {} I2C_INTERFACE:inst43|inst8[2]~46 {} I2C_INTERFACE:inst43|inst8[2]~47 {} VEL_CONTROL:inst51|Equal2~0 {} VEL_CONTROL:inst51|Equal2~1 {} VEL_CONTROL:inst51|process_0~3 {} VEL_CONTROL:inst51|IO_DATA_INT~1 {} VEL_CONTROL:inst52|IO_DATA_INT[8] {} } { 0.000ns 0.743ns 0.249ns 0.419ns 1.246ns 1.330ns 0.259ns 1.226ns 1.010ns 0.923ns } { 0.000ns 0.438ns 0.420ns 0.415ns 0.438ns 0.275ns 0.438ns 0.275ns 0.271ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register ODOMETRY:inst53\|LPOS\[1\] register ODOMETRY:inst53\|THETA\[15\] 6.334 ns " "Info: Slack time is 6.334 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"ODOMETRY:inst53\|LPOS\[1\]\" and destination register \"ODOMETRY:inst53\|THETA\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "29.7 MHz 33.666 ns " "Info: Fmax is 29.7 MHz (period= 33.666 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.823 ns + Largest register register " "Info: + Largest register to register requirement is 39.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.037 ns + Largest " "Info: + Largest clock skew is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.042 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X64_Y19_N31 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.000 ns) 3.497 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G5 510 " "Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 3.497 ns; Loc. = CLKCTRL_G5; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 5.042 ns ODOMETRY:inst53\|THETA\[15\] 5 REG LCFF_X30_Y25_N31 1 " "Info: 5: + IC(1.008 ns) + CELL(0.537 ns) = 5.042 ns; Loc. = LCFF_X30_Y25_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|THETA\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.26 % ) " "Info: Total cell delay = 1.324 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.718 ns ( 73.74 % ) " "Info: Total interconnect delay = 3.718 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.008ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.005 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X64_Y19_N31 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.000 ns) 3.497 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G5 510 " "Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 3.497 ns; Loc. = CLKCTRL_G5; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.537 ns) 5.005 ns ODOMETRY:inst53\|LPOS\[1\] 5 REG LCFF_X34_Y26_N25 4 " "Info: 5: + IC(0.971 ns) + CELL(0.537 ns) = 5.005 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 4; REG Node = 'ODOMETRY:inst53\|LPOS\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[1] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.45 % ) " "Info: Total cell delay = 1.324 ns ( 26.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.681 ns ( 73.55 % ) " "Info: Total interconnect delay = 3.681 ns ( 73.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[1] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.971ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.008ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[1] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.971ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.008ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[1] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.971ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.489 ns - Longest register register " "Info: - Longest register to register delay is 33.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ODOMETRY:inst53\|LPOS\[1\] 1 REG LCFF_X34_Y26_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 4; REG Node = 'ODOMETRY:inst53\|LPOS\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ODOMETRY:inst53|LPOS[1] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.414 ns) 1.174 ns ODOMETRY:inst53\|Add0~3 2 COMB LCCOMB_X33_Y26_N2 2 " "Info: 2: + IC(0.760 ns) + CELL(0.414 ns) = 1.174 ns; Loc. = LCCOMB_X33_Y26_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { ODOMETRY:inst53|LPOS[1] ODOMETRY:inst53|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.245 ns ODOMETRY:inst53\|Add0~5 3 COMB LCCOMB_X33_Y26_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.245 ns; Loc. = LCCOMB_X33_Y26_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~3 ODOMETRY:inst53|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.316 ns ODOMETRY:inst53\|Add0~7 4 COMB LCCOMB_X33_Y26_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.316 ns; Loc. = LCCOMB_X33_Y26_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.387 ns ODOMETRY:inst53\|Add0~9 5 COMB LCCOMB_X33_Y26_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.387 ns; Loc. = LCCOMB_X33_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.458 ns ODOMETRY:inst53\|Add0~11 6 COMB LCCOMB_X33_Y26_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.458 ns; Loc. = LCCOMB_X33_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.529 ns ODOMETRY:inst53\|Add0~13 7 COMB LCCOMB_X33_Y26_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.529 ns; Loc. = LCCOMB_X33_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.688 ns ODOMETRY:inst53\|Add0~15 8 COMB LCCOMB_X33_Y26_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.688 ns; Loc. = LCCOMB_X33_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.759 ns ODOMETRY:inst53\|Add0~17 9 COMB LCCOMB_X33_Y26_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.759 ns; Loc. = LCCOMB_X33_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.830 ns ODOMETRY:inst53\|Add0~19 10 COMB LCCOMB_X33_Y26_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.830 ns; Loc. = LCCOMB_X33_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.901 ns ODOMETRY:inst53\|Add0~21 11 COMB LCCOMB_X33_Y26_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.901 ns; Loc. = LCCOMB_X33_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.972 ns ODOMETRY:inst53\|Add0~23 12 COMB LCCOMB_X33_Y26_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.972 ns; Loc. = LCCOMB_X33_Y26_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.043 ns ODOMETRY:inst53\|Add0~25 13 COMB LCCOMB_X33_Y26_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.043 ns; Loc. = LCCOMB_X33_Y26_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.114 ns ODOMETRY:inst53\|Add0~27 14 COMB LCCOMB_X33_Y26_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.114 ns; Loc. = LCCOMB_X33_Y26_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.185 ns ODOMETRY:inst53\|Add0~29 15 COMB LCCOMB_X33_Y26_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.185 ns; Loc. = LCCOMB_X33_Y26_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|Add0~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.595 ns ODOMETRY:inst53\|Add0~30 16 COMB LCCOMB_X33_Y26_N30 77 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.595 ns; Loc. = LCCOMB_X33_Y26_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53\|Add0~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.414 ns) 3.796 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1 17 COMB LCCOMB_X32_Y26_N0 2 " "Info: 17: + IC(0.787 ns) + CELL(0.414 ns) = 3.796 ns; Loc. = LCCOMB_X32_Y26_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.867 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3 18 COMB LCCOMB_X32_Y26_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.867 ns; Loc. = LCCOMB_X32_Y26_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.938 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5 19 COMB LCCOMB_X32_Y26_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.938 ns; Loc. = LCCOMB_X32_Y26_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.009 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7 20 COMB LCCOMB_X32_Y26_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.009 ns; Loc. = LCCOMB_X32_Y26_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.080 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9 21 COMB LCCOMB_X32_Y26_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.080 ns; Loc. = LCCOMB_X32_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.151 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11 22 COMB LCCOMB_X32_Y26_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.151 ns; Loc. = LCCOMB_X32_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.222 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13 23 COMB LCCOMB_X32_Y26_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.222 ns; Loc. = LCCOMB_X32_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.381 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15 24 COMB LCCOMB_X32_Y26_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 4.381 ns; Loc. = LCCOMB_X32_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.452 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17 25 COMB LCCOMB_X32_Y26_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.452 ns; Loc. = LCCOMB_X32_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.523 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19 26 COMB LCCOMB_X32_Y26_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.523 ns; Loc. = LCCOMB_X32_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.933 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~20 27 COMB LCCOMB_X32_Y26_N20 4 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 4.933 ns; Loc. = LCCOMB_X32_Y26_N20; Fanout = 4; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~20'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~20 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.393 ns) 6.041 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~7 28 COMB LCCOMB_X31_Y26_N12 2 " "Info: 28: + IC(0.715 ns) + CELL(0.393 ns) = 6.041 ns; Loc. = LCCOMB_X31_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.200 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~9 29 COMB LCCOMB_X31_Y26_N14 2 " "Info: 29: + IC(0.000 ns) + CELL(0.159 ns) = 6.200 ns; Loc. = LCCOMB_X31_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.271 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~11 30 COMB LCCOMB_X31_Y26_N16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.271 ns; Loc. = LCCOMB_X31_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.342 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~13 31 COMB LCCOMB_X31_Y26_N18 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.342 ns; Loc. = LCCOMB_X31_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.413 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~15 32 COMB LCCOMB_X31_Y26_N20 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.413 ns; Loc. = LCCOMB_X31_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.484 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~17 33 COMB LCCOMB_X31_Y26_N22 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.484 ns; Loc. = LCCOMB_X31_Y26_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.894 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~18 34 COMB LCCOMB_X31_Y26_N24 29 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 6.894 ns; Loc. = LCCOMB_X31_Y26_N24; Fanout = 29; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~18'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.271 ns) 7.926 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[145\]~238 35 COMB LCCOMB_X29_Y26_N20 2 " "Info: 35: + IC(0.761 ns) + CELL(0.271 ns) = 7.926 ns; Loc. = LCCOMB_X29_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[145\]~238'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[145]~238 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.414 ns) 8.794 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[2\]~3 36 COMB LCCOMB_X30_Y26_N6 2 " "Info: 36: + IC(0.454 ns) + CELL(0.414 ns) = 8.794 ns; Loc. = LCCOMB_X30_Y26_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[145]~238 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.865 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~5 37 COMB LCCOMB_X30_Y26_N8 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 8.865 ns; Loc. = LCCOMB_X30_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.936 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~7 38 COMB LCCOMB_X30_Y26_N10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.936 ns; Loc. = LCCOMB_X30_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.007 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~9 39 COMB LCCOMB_X30_Y26_N12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 9.007 ns; Loc. = LCCOMB_X30_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.166 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~11 40 COMB LCCOMB_X30_Y26_N14 2 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 9.166 ns; Loc. = LCCOMB_X30_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.237 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~13 41 COMB LCCOMB_X30_Y26_N16 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.237 ns; Loc. = LCCOMB_X30_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.308 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~15 42 COMB LCCOMB_X30_Y26_N18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.308 ns; Loc. = LCCOMB_X30_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.379 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~17 43 COMB LCCOMB_X30_Y26_N20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.379 ns; Loc. = LCCOMB_X30_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.450 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~19 44 COMB LCCOMB_X30_Y26_N22 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.450 ns; Loc. = LCCOMB_X30_Y26_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.860 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~20 45 COMB LCCOMB_X30_Y26_N24 32 " "Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 9.860 ns; Loc. = LCCOMB_X30_Y26_N24; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~20'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.420 ns) 11.052 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[162\]~398 46 COMB LCCOMB_X29_Y28_N2 3 " "Info: 46: + IC(0.772 ns) + CELL(0.420 ns) = 11.052 ns; Loc. = LCCOMB_X29_Y28_N2; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[162\]~398'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.414 ns) 12.229 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~5 47 COMB LCCOMB_X28_Y26_N8 2 " "Info: 47: + IC(0.763 ns) + CELL(0.414 ns) = 12.229 ns; Loc. = LCCOMB_X28_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.300 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~7 48 COMB LCCOMB_X28_Y26_N10 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 12.300 ns; Loc. = LCCOMB_X28_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.371 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~9 49 COMB LCCOMB_X28_Y26_N12 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 12.371 ns; Loc. = LCCOMB_X28_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.530 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~11 50 COMB LCCOMB_X28_Y26_N14 2 " "Info: 50: + IC(0.000 ns) + CELL(0.159 ns) = 12.530 ns; Loc. = LCCOMB_X28_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.601 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~13 51 COMB LCCOMB_X28_Y26_N16 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 12.601 ns; Loc. = LCCOMB_X28_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.672 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~15 52 COMB LCCOMB_X28_Y26_N18 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 12.672 ns; Loc. = LCCOMB_X28_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.743 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~17 53 COMB LCCOMB_X28_Y26_N20 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 12.743 ns; Loc. = LCCOMB_X28_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.814 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~19 54 COMB LCCOMB_X28_Y26_N22 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 12.814 ns; Loc. = LCCOMB_X28_Y26_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.885 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~21 55 COMB LCCOMB_X28_Y26_N24 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 12.885 ns; Loc. = LCCOMB_X28_Y26_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.295 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~22 56 COMB LCCOMB_X28_Y26_N26 35 " "Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 13.295 ns; Loc. = LCCOMB_X28_Y26_N26; Fanout = 35; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~22'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.436 ns) 14.527 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[179\]~343 57 COMB LCCOMB_X29_Y28_N10 3 " "Info: 57: + IC(0.796 ns) + CELL(0.436 ns) = 14.527 ns; Loc. = LCCOMB_X29_Y28_N10; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[179\]~343'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~343 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.393 ns) 15.671 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~7 58 COMB LCCOMB_X28_Y25_N10 2 " "Info: 58: + IC(0.751 ns) + CELL(0.393 ns) = 15.671 ns; Loc. = LCCOMB_X28_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~343 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.742 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~9 59 COMB LCCOMB_X28_Y25_N12 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 15.742 ns; Loc. = LCCOMB_X28_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.901 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~11 60 COMB LCCOMB_X28_Y25_N14 2 " "Info: 60: + IC(0.000 ns) + CELL(0.159 ns) = 15.901 ns; Loc. = LCCOMB_X28_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.972 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~13 61 COMB LCCOMB_X28_Y25_N16 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 15.972 ns; Loc. = LCCOMB_X28_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.043 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~15 62 COMB LCCOMB_X28_Y25_N18 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 16.043 ns; Loc. = LCCOMB_X28_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.114 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~17 63 COMB LCCOMB_X28_Y25_N20 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 16.114 ns; Loc. = LCCOMB_X28_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.185 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~19 64 COMB LCCOMB_X28_Y25_N22 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 16.185 ns; Loc. = LCCOMB_X28_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.256 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~21 65 COMB LCCOMB_X28_Y25_N24 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 16.256 ns; Loc. = LCCOMB_X28_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.327 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~23 66 COMB LCCOMB_X28_Y25_N26 1 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 16.327 ns; Loc. = LCCOMB_X28_Y25_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.737 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~24 67 COMB LCCOMB_X28_Y25_N28 38 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 16.737 ns; Loc. = LCCOMB_X28_Y25_N28; Fanout = 38; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~24'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.150 ns) 18.016 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[192\]~283 68 COMB LCCOMB_X27_Y28_N12 2 " "Info: 68: + IC(1.129 ns) + CELL(0.150 ns) = 18.016 ns; Loc. = LCCOMB_X27_Y28_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[192\]~283'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.414 ns) 18.880 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[1\]~1 69 COMB LCCOMB_X28_Y28_N2 2 " "Info: 69: + IC(0.450 ns) + CELL(0.414 ns) = 18.880 ns; Loc. = LCCOMB_X28_Y28_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[1\]~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.951 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[2\]~3 70 COMB LCCOMB_X28_Y28_N4 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 18.951 ns; Loc. = LCCOMB_X28_Y28_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[2\]~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.022 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[3\]~5 71 COMB LCCOMB_X28_Y28_N6 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 19.022 ns; Loc. = LCCOMB_X28_Y28_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.093 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~7 72 COMB LCCOMB_X28_Y28_N8 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 19.093 ns; Loc. = LCCOMB_X28_Y28_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.164 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~9 73 COMB LCCOMB_X28_Y28_N10 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 19.164 ns; Loc. = LCCOMB_X28_Y28_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.235 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~11 74 COMB LCCOMB_X28_Y28_N12 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 19.235 ns; Loc. = LCCOMB_X28_Y28_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.394 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~13 75 COMB LCCOMB_X28_Y28_N14 2 " "Info: 75: + IC(0.000 ns) + CELL(0.159 ns) = 19.394 ns; Loc. = LCCOMB_X28_Y28_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.465 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~15 76 COMB LCCOMB_X28_Y28_N16 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 19.465 ns; Loc. = LCCOMB_X28_Y28_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.536 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~17 77 COMB LCCOMB_X28_Y28_N18 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 19.536 ns; Loc. = LCCOMB_X28_Y28_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.607 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~19 78 COMB LCCOMB_X28_Y28_N20 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 19.607 ns; Loc. = LCCOMB_X28_Y28_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.678 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~21 79 COMB LCCOMB_X28_Y28_N22 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 19.678 ns; Loc. = LCCOMB_X28_Y28_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.749 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~23 80 COMB LCCOMB_X28_Y28_N24 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 19.749 ns; Loc. = LCCOMB_X28_Y28_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.820 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~25 81 COMB LCCOMB_X28_Y28_N26 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 19.820 ns; Loc. = LCCOMB_X28_Y28_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.230 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~26 82 COMB LCCOMB_X28_Y28_N28 41 " "Info: 82: + IC(0.000 ns) + CELL(0.410 ns) = 20.230 ns; Loc. = LCCOMB_X28_Y28_N28; Fanout = 41; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.275 ns) 21.330 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[210\]~401 83 COMB LCCOMB_X29_Y25_N10 3 " "Info: 83: + IC(0.825 ns) + CELL(0.275 ns) = 21.330 ns; Loc. = LCCOMB_X29_Y25_N10; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[210\]~401'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~401 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.414 ns) 22.507 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~5 84 COMB LCCOMB_X30_Y28_N6 2 " "Info: 84: + IC(0.763 ns) + CELL(0.414 ns) = 22.507 ns; Loc. = LCCOMB_X30_Y28_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~401 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.578 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~7 85 COMB LCCOMB_X30_Y28_N8 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 22.578 ns; Loc. = LCCOMB_X30_Y28_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.649 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~9 86 COMB LCCOMB_X30_Y28_N10 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 22.649 ns; Loc. = LCCOMB_X30_Y28_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.720 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~11 87 COMB LCCOMB_X30_Y28_N12 2 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 22.720 ns; Loc. = LCCOMB_X30_Y28_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.879 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~13 88 COMB LCCOMB_X30_Y28_N14 2 " "Info: 88: + IC(0.000 ns) + CELL(0.159 ns) = 22.879 ns; Loc. = LCCOMB_X30_Y28_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.950 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~15 89 COMB LCCOMB_X30_Y28_N16 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 22.950 ns; Loc. = LCCOMB_X30_Y28_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.021 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~17 90 COMB LCCOMB_X30_Y28_N18 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 23.021 ns; Loc. = LCCOMB_X30_Y28_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.092 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~19 91 COMB LCCOMB_X30_Y28_N20 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 23.092 ns; Loc. = LCCOMB_X30_Y28_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.163 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~21 92 COMB LCCOMB_X30_Y28_N22 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 23.163 ns; Loc. = LCCOMB_X30_Y28_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.234 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~23 93 COMB LCCOMB_X30_Y28_N24 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 23.234 ns; Loc. = LCCOMB_X30_Y28_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.305 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~25 94 COMB LCCOMB_X30_Y28_N26 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 23.305 ns; Loc. = LCCOMB_X30_Y28_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.376 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~27 95 COMB LCCOMB_X30_Y28_N28 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 23.376 ns; Loc. = LCCOMB_X30_Y28_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.786 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~28 96 COMB LCCOMB_X30_Y28_N30 44 " "Info: 96: + IC(0.000 ns) + CELL(0.410 ns) = 23.786 ns; Loc. = LCCOMB_X30_Y28_N30; Fanout = 44; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~28'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.275 ns) 24.910 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~402 97 COMB LCCOMB_X31_Y27_N26 3 " "Info: 97: + IC(0.849 ns) + CELL(0.275 ns) = 24.910 ns; Loc. = LCCOMB_X31_Y27_N26; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[226\]~402'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~402 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.414 ns) 26.010 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~5 98 COMB LCCOMB_X30_Y27_N4 2 " "Info: 98: + IC(0.686 ns) + CELL(0.414 ns) = 26.010 ns; Loc. = LCCOMB_X30_Y27_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~402 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.081 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~7 99 COMB LCCOMB_X30_Y27_N6 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 26.081 ns; Loc. = LCCOMB_X30_Y27_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.152 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~9 100 COMB LCCOMB_X30_Y27_N8 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 26.152 ns; Loc. = LCCOMB_X30_Y27_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.223 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~11 101 COMB LCCOMB_X30_Y27_N10 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 26.223 ns; Loc. = LCCOMB_X30_Y27_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.294 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~13 102 COMB LCCOMB_X30_Y27_N12 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 26.294 ns; Loc. = LCCOMB_X30_Y27_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 26.453 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~15 103 COMB LCCOMB_X30_Y27_N14 2 " "Info: 103: + IC(0.000 ns) + CELL(0.159 ns) = 26.453 ns; Loc. = LCCOMB_X30_Y27_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.524 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~17 104 COMB LCCOMB_X30_Y27_N16 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 26.524 ns; Loc. = LCCOMB_X30_Y27_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.595 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~19 105 COMB LCCOMB_X30_Y27_N18 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 26.595 ns; Loc. = LCCOMB_X30_Y27_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.666 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~21 106 COMB LCCOMB_X30_Y27_N20 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 26.666 ns; Loc. = LCCOMB_X30_Y27_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.737 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~23 107 COMB LCCOMB_X30_Y27_N22 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 26.737 ns; Loc. = LCCOMB_X30_Y27_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~23'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.808 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~25 108 COMB LCCOMB_X30_Y27_N24 2 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 26.808 ns; Loc. = LCCOMB_X30_Y27_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.879 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~27 109 COMB LCCOMB_X30_Y27_N26 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 26.879 ns; Loc. = LCCOMB_X30_Y27_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.950 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~29 110 COMB LCCOMB_X30_Y27_N28 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 26.950 ns; Loc. = LCCOMB_X30_Y27_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.360 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~30 111 COMB LCCOMB_X30_Y27_N30 32 " "Info: 111: + IC(0.000 ns) + CELL(0.410 ns) = 27.360 ns; Loc. = LCCOMB_X30_Y27_N30; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.398 ns) 28.264 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[244\]~323 112 COMB LCCOMB_X31_Y27_N20 3 " "Info: 112: + IC(0.506 ns) + CELL(0.398 ns) = 28.264 ns; Loc. = LCCOMB_X31_Y27_N20; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[244\]~323'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[244]~323 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.393 ns) 29.618 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9 113 COMB LCCOMB_X30_Y29_N8 2 " "Info: 113: + IC(0.961 ns) + CELL(0.393 ns) = 29.618 ns; Loc. = LCCOMB_X30_Y29_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[244]~323 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.689 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11 114 COMB LCCOMB_X30_Y29_N10 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 29.689 ns; Loc. = LCCOMB_X30_Y29_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.760 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~13 115 COMB LCCOMB_X30_Y29_N12 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 29.760 ns; Loc. = LCCOMB_X30_Y29_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 30.170 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~14 116 COMB LCCOMB_X30_Y29_N14 1 " "Info: 116: + IC(0.000 ns) + CELL(0.410 ns) = 30.170 ns; Loc. = LCCOMB_X30_Y29_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~14'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.271 ns) 31.224 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[7\]~7 117 COMB LCCOMB_X29_Y27_N6 2 " "Info: 117: + IC(0.783 ns) + CELL(0.271 ns) = 31.224 ns; Loc. = LCCOMB_X29_Y27_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[7\]~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~14 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[7]~7 } "NODE_NAME" } } { "db/abs_divider_8dg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/abs_divider_8dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.393 ns) 32.339 ns ODOMETRY:inst53\|THETA\[7\]~30 118 COMB LCCOMB_X30_Y25_N12 2 " "Info: 118: + IC(0.722 ns) + CELL(0.393 ns) = 32.339 ns; Loc. = LCCOMB_X30_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[7\]~30'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[7]~7 ODOMETRY:inst53|THETA[7]~30 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 32.498 ns ODOMETRY:inst53\|THETA\[8\]~32 119 COMB LCCOMB_X30_Y25_N14 2 " "Info: 119: + IC(0.000 ns) + CELL(0.159 ns) = 32.498 ns; Loc. = LCCOMB_X30_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[8\]~32'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|THETA[7]~30 ODOMETRY:inst53|THETA[8]~32 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.569 ns ODOMETRY:inst53\|THETA\[9\]~34 120 COMB LCCOMB_X30_Y25_N16 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 32.569 ns; Loc. = LCCOMB_X30_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[9\]~34'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[8]~32 ODOMETRY:inst53|THETA[9]~34 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.640 ns ODOMETRY:inst53\|THETA\[10\]~36 121 COMB LCCOMB_X30_Y25_N18 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 32.640 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[10\]~36'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[9]~34 ODOMETRY:inst53|THETA[10]~36 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.711 ns ODOMETRY:inst53\|THETA\[11\]~38 122 COMB LCCOMB_X30_Y25_N20 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 32.711 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[11\]~38'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[10]~36 ODOMETRY:inst53|THETA[11]~38 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.782 ns ODOMETRY:inst53\|THETA\[12\]~40 123 COMB LCCOMB_X30_Y25_N22 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 32.782 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[12\]~40'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.853 ns ODOMETRY:inst53\|THETA\[13\]~42 124 COMB LCCOMB_X30_Y25_N24 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 32.853 ns; Loc. = LCCOMB_X30_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[13\]~42'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.924 ns ODOMETRY:inst53\|THETA\[14\]~44 125 COMB LCCOMB_X30_Y25_N26 1 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 32.924 ns; Loc. = LCCOMB_X30_Y25_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[14\]~44'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.995 ns ODOMETRY:inst53\|THETA\[1\]~46 126 COMB LCCOMB_X30_Y25_N28 1 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 32.995 ns; Loc. = LCCOMB_X30_Y25_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[1\]~46'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 33.405 ns ODOMETRY:inst53\|THETA\[15\]~47 127 COMB LCCOMB_X30_Y25_N30 1 " "Info: 127: + IC(0.000 ns) + CELL(0.410 ns) = 33.405 ns; Loc. = LCCOMB_X30_Y25_N30; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[15\]~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 33.489 ns ODOMETRY:inst53\|THETA\[15\] 128 REG LCFF_X30_Y25_N31 1 " "Info: 128: + IC(0.000 ns) + CELL(0.084 ns) = 33.489 ns; Loc. = LCFF_X30_Y25_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|THETA\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.256 ns ( 57.50 % ) " "Info: Total cell delay = 19.256 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.233 ns ( 42.50 % ) " "Info: Total interconnect delay = 14.233 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "33.489 ns" { ODOMETRY:inst53|LPOS[1] ODOMETRY:inst53|Add0~3 ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[145]~238 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~343 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~401 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~402 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[244]~323 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~14 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[7]~7 ODOMETRY:inst53|THETA[7]~30 ODOMETRY:inst53|THETA[8]~32 ODOMETRY:inst53|THETA[9]~34 ODOMETRY:inst53|THETA[10]~36 ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "33.489 ns" { ODOMETRY:inst53|LPOS[1] {} ODOMETRY:inst53|Add0~3 {} ODOMETRY:inst53|Add0~5 {} ODOMETRY:inst53|Add0~7 {} ODOMETRY:inst53|Add0~9 {} ODOMETRY:inst53|Add0~11 {} ODOMETRY:inst53|Add0~13 {} ODOMETRY:inst53|Add0~15 {} ODOMETRY:inst53|Add0~17 {} ODOMETRY:inst53|Add0~19 {} ODOMETRY:inst53|Add0~21 {} ODOMETRY:inst53|Add0~23 {} ODOMETRY:inst53|Add0~25 {} ODOMETRY:inst53|Add0~27 {} ODOMETRY:inst53|Add0~29 {} ODOMETRY:inst53|Add0~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[145]~238 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~343 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~401 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~402 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[244]~323 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~14 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[7]~7 {} ODOMETRY:inst53|THETA[7]~30 {} ODOMETRY:inst53|THETA[8]~32 {} ODOMETRY:inst53|THETA[9]~34 {} ODOMETRY:inst53|THETA[10]~36 {} ODOMETRY:inst53|THETA[11]~38 {} ODOMETRY:inst53|THETA[12]~40 {} ODOMETRY:inst53|THETA[13]~42 {} ODOMETRY:inst53|THETA[14]~44 {} ODOMETRY:inst53|THETA[1]~46 {} ODOMETRY:inst53|THETA[15]~47 {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.761ns 0.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.772ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.129ns 0.450ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.825ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.849ns 0.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.506ns 0.961ns 0.000ns 0.000ns 0.000ns 0.783ns 0.722ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.436ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.393ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.042 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 1.008ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|LPOS[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|LPOS[1] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.971ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "33.489 ns" { ODOMETRY:inst53|LPOS[1] ODOMETRY:inst53|Add0~3 ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[145]~238 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~343 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~401 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~402 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[244]~323 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~14 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[7]~7 ODOMETRY:inst53|THETA[7]~30 ODOMETRY:inst53|THETA[8]~32 ODOMETRY:inst53|THETA[9]~34 ODOMETRY:inst53|THETA[10]~36 ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "33.489 ns" { ODOMETRY:inst53|LPOS[1] {} ODOMETRY:inst53|Add0~3 {} ODOMETRY:inst53|Add0~5 {} ODOMETRY:inst53|Add0~7 {} ODOMETRY:inst53|Add0~9 {} ODOMETRY:inst53|Add0~11 {} ODOMETRY:inst53|Add0~13 {} ODOMETRY:inst53|Add0~15 {} ODOMETRY:inst53|Add0~17 {} ODOMETRY:inst53|Add0~19 {} ODOMETRY:inst53|Add0~21 {} ODOMETRY:inst53|Add0~23 {} ODOMETRY:inst53|Add0~25 {} ODOMETRY:inst53|Add0~27 {} ODOMETRY:inst53|Add0~29 {} ODOMETRY:inst53|Add0~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[145]~238 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~343 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~401 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~402 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[244]~323 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~14 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[7]~7 {} ODOMETRY:inst53|THETA[7]~30 {} ODOMETRY:inst53|THETA[8]~32 {} ODOMETRY:inst53|THETA[9]~34 {} ODOMETRY:inst53|THETA[10]~36 {} ODOMETRY:inst53|THETA[11]~38 {} ODOMETRY:inst53|THETA[12]~40 {} ODOMETRY:inst53|THETA[13]~42 {} ODOMETRY:inst53|THETA[14]~44 {} ODOMETRY:inst53|THETA[1]~46 {} ODOMETRY:inst53|THETA[15]~47 {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.787ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.761ns 0.454ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.772ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.129ns 0.450ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.825ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.849ns 0.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.506ns 0.961ns 0.000ns 0.000ns 0.000ns 0.783ns 0.722ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.436ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.393ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|MOTOR_CMD\[10\] register VEL_CONTROL:inst52\|MOTOR_PHASE 1.091 ns " "Info: Slack time is 1.091 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|MOTOR_CMD\[10\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.389 ns + Largest register register " "Info: + Largest register to register requirement is 7.389 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.397 ns + Largest " "Info: + Largest clock skew is -2.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.278 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.278 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 0.278 ns VEL_CONTROL:inst52\|MOTOR_PHASE 3 REG LCFF_X42_Y25_N5 1 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 0.278 ns; Loc. = LCFF_X42_Y25_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.675 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.675 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 0.556 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X64_Y19_N31 2 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.000 ns) 1.139 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G5 510 " "Info: 4: + IC(0.583 ns) + CELL(0.000 ns) = 1.139 ns; Loc. = CLKCTRL_G5; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.675 ns VEL_CONTROL:inst52\|MOTOR_CMD\[10\] 5 REG LCFF_X41_Y24_N19 1 " "Info: 5: + IC(0.999 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X41_Y24_N19; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 26.31 % ) " "Info: Total cell delay = 1.324 ns ( 26.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.709 ns ( 73.69 % ) " "Info: Total interconnect delay = 3.709 ns ( 73.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.298 ns - Longest register register " "Info: - Longest register to register delay is 6.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|MOTOR_CMD\[10\] 1 REG LCFF_X41_Y24_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y24_N19; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.438 ns) 1.466 ns VEL_CONTROL:inst52\|WideOr0~0 2 COMB LCCOMB_X40_Y25_N0 1 " "Info: 2: + IC(1.028 ns) + CELL(0.438 ns) = 1.466 ns; Loc. = LCCOMB_X40_Y25_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] VEL_CONTROL:inst52|WideOr0~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.242 ns) 2.149 ns VEL_CONTROL:inst52\|WideOr0~3 3 COMB LCCOMB_X41_Y25_N0 1 " "Info: 3: + IC(0.441 ns) + CELL(0.242 ns) = 2.149 ns; Loc. = LCCOMB_X41_Y25_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { VEL_CONTROL:inst52|WideOr0~0 VEL_CONTROL:inst52|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 2.790 ns VEL_CONTROL:inst52\|Add7~1 4 COMB LCCOMB_X41_Y25_N6 2 " "Info: 4: + IC(0.248 ns) + CELL(0.393 ns) = 2.790 ns; Loc. = LCCOMB_X41_Y25_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add7~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.861 ns VEL_CONTROL:inst52\|Add7~3 5 COMB LCCOMB_X41_Y25_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.861 ns; Loc. = LCCOMB_X41_Y25_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~1 VEL_CONTROL:inst52|Add7~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.932 ns VEL_CONTROL:inst52\|Add7~5 6 COMB LCCOMB_X41_Y25_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.932 ns; Loc. = LCCOMB_X41_Y25_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~3 VEL_CONTROL:inst52|Add7~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.003 ns VEL_CONTROL:inst52\|Add7~7 7 COMB LCCOMB_X41_Y25_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.003 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~5 VEL_CONTROL:inst52|Add7~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.162 ns VEL_CONTROL:inst52\|Add7~9 8 COMB LCCOMB_X41_Y25_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.162 ns; Loc. = LCCOMB_X41_Y25_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add7~7 VEL_CONTROL:inst52|Add7~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.233 ns VEL_CONTROL:inst52\|Add7~11 9 COMB LCCOMB_X41_Y25_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.233 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~9 VEL_CONTROL:inst52|Add7~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.304 ns VEL_CONTROL:inst52\|Add7~13 10 COMB LCCOMB_X41_Y25_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.304 ns; Loc. = LCCOMB_X41_Y25_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~11 VEL_CONTROL:inst52|Add7~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.375 ns VEL_CONTROL:inst52\|Add7~15 11 COMB LCCOMB_X41_Y25_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.375 ns; Loc. = LCCOMB_X41_Y25_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~13 VEL_CONTROL:inst52|Add7~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.446 ns VEL_CONTROL:inst52\|Add7~17 12 COMB LCCOMB_X41_Y25_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.446 ns; Loc. = LCCOMB_X41_Y25_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~15 VEL_CONTROL:inst52|Add7~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.517 ns VEL_CONTROL:inst52\|Add7~19 13 COMB LCCOMB_X41_Y25_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.517 ns; Loc. = LCCOMB_X41_Y25_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add7~17 VEL_CONTROL:inst52|Add7~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.927 ns VEL_CONTROL:inst52\|Add7~20 14 COMB LCCOMB_X41_Y25_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 3.927 ns; Loc. = LCCOMB_X41_Y25_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add7~20'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add7~19 VEL_CONTROL:inst52|Add7~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.414 ns) 5.069 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~19 15 COMB LCCOMB_X42_Y25_N26 1 " "Info: 15: + IC(0.728 ns) + CELL(0.414 ns) = 5.069 ns; Loc. = LCCOMB_X42_Y25_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { VEL_CONTROL:inst52|Add7~20 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.140 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~21 16 COMB LCCOMB_X42_Y25_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.140 ns; Loc. = LCCOMB_X42_Y25_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~21'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.550 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~22 17 COMB LCCOMB_X42_Y25_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.550 ns; Loc. = LCCOMB_X42_Y25_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~22'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 6.214 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 18 COMB LCCOMB_X42_Y25_N4 1 " "Info: 18: + IC(0.244 ns) + CELL(0.420 ns) = 6.214 ns; Loc. = LCCOMB_X42_Y25_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.298 ns VEL_CONTROL:inst52\|MOTOR_PHASE 19 REG LCFF_X42_Y25_N5 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 6.298 ns; Loc. = LCFF_X42_Y25_N5; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.609 ns ( 57.30 % ) " "Info: Total cell delay = 3.609 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.689 ns ( 42.70 % ) " "Info: Total interconnect delay = 2.689 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] VEL_CONTROL:inst52|WideOr0~0 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add7~1 VEL_CONTROL:inst52|Add7~3 VEL_CONTROL:inst52|Add7~5 VEL_CONTROL:inst52|Add7~7 VEL_CONTROL:inst52|Add7~9 VEL_CONTROL:inst52|Add7~11 VEL_CONTROL:inst52|Add7~13 VEL_CONTROL:inst52|Add7~15 VEL_CONTROL:inst52|Add7~17 VEL_CONTROL:inst52|Add7~19 VEL_CONTROL:inst52|Add7~20 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] {} VEL_CONTROL:inst52|WideOr0~0 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add7~1 {} VEL_CONTROL:inst52|Add7~3 {} VEL_CONTROL:inst52|Add7~5 {} VEL_CONTROL:inst52|Add7~7 {} VEL_CONTROL:inst52|Add7~9 {} VEL_CONTROL:inst52|Add7~11 {} VEL_CONTROL:inst52|Add7~13 {} VEL_CONTROL:inst52|Add7~15 {} VEL_CONTROL:inst52|Add7~17 {} VEL_CONTROL:inst52|Add7~19 {} VEL_CONTROL:inst52|Add7~20 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.028ns 0.441ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.000ns 0.000ns 0.244ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.278 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.008ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.036ns 0.583ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] VEL_CONTROL:inst52|WideOr0~0 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add7~1 VEL_CONTROL:inst52|Add7~3 VEL_CONTROL:inst52|Add7~5 VEL_CONTROL:inst52|Add7~7 VEL_CONTROL:inst52|Add7~9 VEL_CONTROL:inst52|Add7~11 VEL_CONTROL:inst52|Add7~13 VEL_CONTROL:inst52|Add7~15 VEL_CONTROL:inst52|Add7~17 VEL_CONTROL:inst52|Add7~19 VEL_CONTROL:inst52|Add7~20 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { VEL_CONTROL:inst52|MOTOR_CMD[10] {} VEL_CONTROL:inst52|WideOr0~0 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add7~1 {} VEL_CONTROL:inst52|Add7~3 {} VEL_CONTROL:inst52|Add7~5 {} VEL_CONTROL:inst52|Add7~7 {} VEL_CONTROL:inst52|Add7~9 {} VEL_CONTROL:inst52|Add7~11 {} VEL_CONTROL:inst52|Add7~13 {} VEL_CONTROL:inst52|Add7~15 {} VEL_CONTROL:inst52|Add7~17 {} VEL_CONTROL:inst52|Add7~19 {} VEL_CONTROL:inst52|Add7~20 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.028ns 0.441ns 0.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.000ns 0.000ns 0.244ns 0.000ns } { 0.000ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|alt_synch_pipe_kcb:rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe7a\[5\] register UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\] 61.695 ns " "Info: Slack time is 61.695 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|alt_synch_pipe_kcb:rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe7a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "161.13 MHz 6.206 ns " "Info: Fmax is 161.13 MHz (period= 6.206 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.686 ns + Largest register register " "Info: + Largest register to register requirement is 67.686 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 168 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 168; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\] 3 REG LCFF_X23_Y19_N1 7 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X23_Y19_N1; Fanout = 7; REG Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/a_graycounter_g86.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.641 ns - Longest register " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 168 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 168; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.641 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|alt_synch_pipe_kcb:rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe7a\[5\] 3 REG LCFF_X24_Y19_N5 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X24_Y19_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|alt_synch_pipe_kcb:rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe7a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] } "NODE_NAME" } } { "db/dffpipe_jd9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/dffpipe_jd9.tdf" 33 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/dffpipe_jd9.tdf" 33 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_g86.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/a_graycounter_g86.tdf" 32 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.991 ns - Longest register register " "Info: - Longest register to register delay is 5.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|alt_synch_pipe_kcb:rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe7a\[5\] 1 REG LCFF_X24_Y19_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y19_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|alt_synch_pipe_kcb:rs_dgwp\|dffpipe_jd9:dffpipe5\|dffe7a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] } "NODE_NAME" } } { "db/dffpipe_jd9.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/dffpipe_jd9.tdf" 33 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.438 ns) 1.535 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|cmpr_t16:rdempty_eq_comp\|aneb_result_wire\[0\]~4 2 COMB LCCOMB_X23_Y20_N18 1 " "Info: 2: + IC(1.097 ns) + CELL(0.438 ns) = 1.535 ns; Loc. = LCCOMB_X23_Y20_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|cmpr_t16:rdempty_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_t16.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cmpr_t16.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.420 ns) 2.403 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|cmpr_t16:rdempty_eq_comp\|aneb_result_wire\[0\]~6 3 COMB LCCOMB_X24_Y20_N26 5 " "Info: 3: + IC(0.448 ns) + CELL(0.420 ns) = 2.403 ns; Loc. = LCCOMB_X24_Y20_N26; Fanout = 5; COMB Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|cmpr_t16:rdempty_eq_comp\|aneb_result_wire\[0\]~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~4 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_t16.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cmpr_t16.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.437 ns) 3.576 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|rdcnt_addr_ena 4 COMB LCCOMB_X24_Y19_N24 9 " "Info: 4: + IC(0.736 ns) + CELL(0.437 ns) = 3.576 ns; Loc. = LCCOMB_X24_Y19_N24; Fanout = 9; COMB Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~6 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_uoh1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/dcfifo_uoh1.tdf" 72 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.371 ns) 4.420 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|_~0 5 COMB LCCOMB_X23_Y19_N4 4 " "Info: 5: + IC(0.473 ns) + CELL(0.371 ns) = 4.420 ns; Loc. = LCCOMB_X23_Y19_N4; Fanout = 4; COMB Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|_~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|rdcnt_addr_ena UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_uoh1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/dcfifo_uoh1.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.438 ns) 5.320 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|_~2 6 COMB LCCOMB_X22_Y19_N16 1 " "Info: 6: + IC(0.462 ns) + CELL(0.438 ns) = 5.320 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|_~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~0 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~2 } "NODE_NAME" } } { "db/dcfifo_uoh1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/dcfifo_uoh1.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 5.907 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\]~5 7 COMB LCCOMB_X23_Y19_N0 1 " "Info: 7: + IC(0.437 ns) + CELL(0.150 ns) = 5.907 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\]~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~2 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]~5 } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/a_graycounter_g86.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.991 ns UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\] 8 REG LCFF_X23_Y19_N1 7 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.991 ns; Loc. = LCFF_X23_Y19_N1; Fanout = 7; REG Node = 'UART_INTERFACE:inst1\|lpm_fifo0:inst14\|dcfifo:dcfifo_component\|dcfifo_uoh1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter7a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]~5 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/a_graycounter_g86.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 39.03 % ) " "Info: Total cell delay = 2.338 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.653 ns ( 60.97 % ) " "Info: Total interconnect delay = 3.653 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~4 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~6 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|rdcnt_addr_ena UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~0 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~2 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]~5 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~4 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~6 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|rdcnt_addr_ena {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~0 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~2 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]~5 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] {} } { 0.000ns 1.097ns 0.448ns 0.736ns 0.473ns 0.462ns 0.437ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.437ns 0.371ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~4 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~6 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|rdcnt_addr_ena UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~0 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~2 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]~5 UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_jd9:dffpipe5|dffe7a[5] {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~4 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|cmpr_t16:rdempty_eq_comp|aneb_result_wire[0]~6 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|rdcnt_addr_ena {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~0 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|_~2 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]~5 {} UART_INTERFACE:inst1|lpm_fifo0:inst14|dcfifo:dcfifo_component|dcfifo_uoh1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5] {} } { 0.000ns 1.097ns 0.448ns 0.736ns 0.473ns 0.462ns 0.437ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.437ns 0.371ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg7 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination memory \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg7\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.240 ns + Longest register memory " "Info: + Longest register to memory delay is 2.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X2_Y34_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N21; Fanout = 4; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.142 ns) 2.240 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg7 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(2.098 ns) + CELL(0.142 ns) = 2.240 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 6.34 % ) " "Info: Total cell delay = 0.142 ns ( 6.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 93.66 % ) " "Info: Total interconnect delay = 2.098 ns ( 93.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.240 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 2.098ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.918 ns - Smallest " "Info: - Smallest clock skew is 0.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.315 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.661 ns) 3.315 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg7 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(1.794 ns) + CELL(0.661 ns) = 3.315 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.88 % ) " "Info: Total cell delay = 1.521 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 54.12 % ) " "Info: Total interconnect delay = 1.794 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 0.000ns 1.794ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.397 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.397 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X2_Y34_N21 4 " "Info: 2: + IC(1.000 ns) + CELL(0.537 ns) = 2.397 ns; Loc. = LCFF_X2_Y34_N21; Fanout = 4; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.28 % ) " "Info: Total cell delay = 1.397 ns ( 58.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 41.72 % ) " "Info: Total interconnect delay = 1.000 ns ( 41.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 0.000ns 1.794ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_koa1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_koa1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.240 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 2.098ns } { 0.000ns 0.142ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.315 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 0.000ns 1.794ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 {} } {  } {  } "" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\] DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\]\" and destination register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.854 ns + Longest register register " "Info: + Longest register to register delay is 1.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\] 1 REG LCFF_X1_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.438 ns) 0.944 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~1 2 COMB LCCOMB_X1_Y34_N10 1 " "Info: 2: + IC(0.506 ns) + CELL(0.438 ns) = 0.944 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "lpm_shiftreg_db0.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.149 ns) 1.770 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]~feeder 3 COMB LCCOMB_X1_Y35_N0 1 " "Info: 3: + IC(0.677 ns) + CELL(0.149 ns) = 1.770 ns; Loc. = LCCOMB_X1_Y35_N0; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~1 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.854 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 4 REG LCFF_X1_Y35_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.854 ns; Loc. = LCFF_X1_Y35_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.671 ns ( 36.19 % ) " "Info: Total cell delay = 0.671 ns ( 36.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.183 ns ( 63.81 % ) " "Info: Total interconnect delay = 1.183 ns ( 63.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~1 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.854 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~1 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.506ns 0.677ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns - Smallest " "Info: - Smallest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.367 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 64 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.537 ns) 2.367 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\] 2 REG LCFF_X1_Y35_N1 1 " "Info: 2: + IC(0.960 ns) + CELL(0.537 ns) = 2.367 ns; Loc. = LCFF_X1_Y35_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[30\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.44 % ) " "Info: Total cell delay = 1.407 ns ( 59.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 40.56 % ) " "Info: Total interconnect delay = 0.960 ns ( 40.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 0.960ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.397 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 64 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.397 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\] 2 REG LCFF_X1_Y34_N1 1 " "Info: 2: + IC(0.990 ns) + CELL(0.537 ns) = 2.397 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 58.70 % ) " "Info: Total cell delay = 1.407 ns ( 58.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 41.30 % ) " "Info: Total interconnect delay = 0.990 ns ( 41.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 0.960ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~1 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.854 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~1 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.506ns 0.677ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } { 0.000ns 0.000ns 0.960ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.397 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register DIG_IN:inst6\|B_DI\[11\] register I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[11\] -1.402 ns " "Info: Minimum slack time is -1.402 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"DIG_IN:inst6\|B_DI\[11\]\" and destination register \"I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.666 ns + Shortest register register " "Info: + Shortest register to register delay is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DIG_IN:inst6\|B_DI\[11\] 1 REG LCFF_X36_Y18_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N27; Fanout = 1; REG Node = 'DIG_IN:inst6\|B_DI\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIG_IN:inst6|B_DI[11] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns I2C_INTERFACE:inst43\|inst8\[11\]~108 2 COMB LCCOMB_X36_Y18_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y18_N26; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[11\]~108'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DIG_IN:inst6|B_DI[11] I2C_INTERFACE:inst43|inst8[11]~108 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.275 ns) 1.290 ns I2C_INTERFACE:inst43\|inst8\[11\]~109 3 COMB LCCOMB_X36_Y17_N8 1 " "Info: 3: + IC(0.692 ns) + CELL(0.275 ns) = 1.290 ns; Loc. = LCCOMB_X36_Y17_N8; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[11\]~109'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { I2C_INTERFACE:inst43|inst8[11]~108 I2C_INTERFACE:inst43|inst8[11]~109 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.150 ns) 2.184 ns I2C_INTERFACE:inst43\|inst8\[11\]~110 4 COMB LCCOMB_X36_Y20_N0 1 " "Info: 4: + IC(0.744 ns) + CELL(0.150 ns) = 2.184 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[11\]~110'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { I2C_INTERFACE:inst43|inst8[11]~109 I2C_INTERFACE:inst43|inst8[11]~110 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.582 ns I2C_INTERFACE:inst43\|inst8\[11\]~111 5 COMB LCCOMB_X36_Y20_N14 9 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.582 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 9; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[11\]~111'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { I2C_INTERFACE:inst43|inst8[11]~110 I2C_INTERFACE:inst43|inst8[11]~111 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.666 ns I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[11\] 6 REG LCFF_X36_Y20_N15 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.666 ns; Loc. = LCFF_X36_Y20_N15; Fanout = 1; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_INTERFACE:inst43|inst8[11]~111 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.982 ns ( 36.83 % ) " "Info: Total cell delay = 0.982 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.684 ns ( 63.17 % ) " "Info: Total interconnect delay = 1.684 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { DIG_IN:inst6|B_DI[11] I2C_INTERFACE:inst43|inst8[11]~108 I2C_INTERFACE:inst43|inst8[11]~109 I2C_INTERFACE:inst43|inst8[11]~110 I2C_INTERFACE:inst43|inst8[11]~111 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { DIG_IN:inst6|B_DI[11] {} I2C_INTERFACE:inst43|inst8[11]~108 {} I2C_INTERFACE:inst43|inst8[11]~109 {} I2C_INTERFACE:inst43|inst8[11]~110 {} I2C_INTERFACE:inst43|inst8[11]~111 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.692ns 0.744ns 0.248ns 0.000ns } { 0.000ns 0.323ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.068 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.068 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.052 ns + Smallest " "Info: + Smallest clock skew is 4.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 8.455 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 8.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 339 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 339; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.892 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X34_Y18_N21 7 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X34_Y18_N21; Fanout = 7; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.398 ns) 3.629 ns IO_DECODER:inst46\|Equal2~0 4 COMB LCCOMB_X34_Y18_N12 4 " "Info: 4: + IC(0.339 ns) + CELL(0.398 ns) = 3.629 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 4; COMB Node = 'IO_DECODER:inst46\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.438 ns) 4.356 ns IO_DECODER:inst46\|Equal17~0 5 COMB LCCOMB_X34_Y18_N26 10 " "Info: 5: + IC(0.289 ns) + CELL(0.438 ns) = 4.356 ns; Loc. = LCCOMB_X34_Y18_N26; Fanout = 10; COMB Node = 'IO_DECODER:inst46\|Equal17~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.150 ns) 6.311 ns I2C_INTERFACE:inst43\|inst12 6 COMB LCCOMB_X35_Y20_N14 15 " "Info: 6: + IC(1.805 ns) + CELL(0.150 ns) = 6.311 ns; Loc. = LCCOMB_X35_Y20_N14; Fanout = 15; COMB Node = 'I2C_INTERFACE:inst43\|inst12'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { IO_DECODER:inst46|Equal17~0 I2C_INTERFACE:inst43|inst12 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_INTERFACE.bdf" { { 216 288 352 264 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.537 ns) 8.455 ns I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[11\] 7 REG LCFF_X36_Y20_N15 1 " "Info: 7: + IC(1.607 ns) + CELL(0.537 ns) = 8.455 ns; Loc. = LCFF_X36_Y20_N15; Fanout = 1; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|lpm_dff_i2c0:inst22\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.310 ns ( 27.32 % ) " "Info: Total cell delay = 2.310 ns ( 27.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.145 ns ( 72.68 % ) " "Info: Total interconnect delay = 6.145 ns ( 72.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal17~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal17~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 1.091ns 1.014ns 0.339ns 0.289ns 1.805ns 1.607ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 4.403 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 4.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 339 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 339; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.787 ns) 2.894 ns SCOMP:inst8\|IR\[1\] 3 REG LCFF_X35_Y18_N3 64 " "Info: 3: + IC(1.016 ns) + CELL(0.787 ns) = 2.894 ns; Loc. = LCFF_X35_Y18_N3; Fanout = 64; REG Node = 'SCOMP:inst8\|IR\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.150 ns) 3.611 ns inst76 4 COMB LCCOMB_X36_Y18_N16 33 " "Info: 4: + IC(0.567 ns) + CELL(0.150 ns) = 3.611 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 33; COMB Node = 'inst76'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { SCOMP:inst8|IR[1] inst76 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 784 128 192 832 "inst76" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.537 ns) 4.403 ns DIG_IN:inst6\|B_DI\[11\] 5 REG LCFF_X36_Y18_N27 1 " "Info: 5: + IC(0.255 ns) + CELL(0.537 ns) = 4.403 ns; Loc. = LCFF_X36_Y18_N27; Fanout = 1; REG Node = 'DIG_IN:inst6\|B_DI\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { inst76 DIG_IN:inst6|B_DI[11] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 33.48 % ) " "Info: Total cell delay = 1.474 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 66.52 % ) " "Info: Total interconnect delay = 2.929 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] inst76 DIG_IN:inst6|B_DI[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} inst76 {} DIG_IN:inst6|B_DI[11] {} } { 0.000ns 1.091ns 1.016ns 0.567ns 0.255ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal17~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal17~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 1.091ns 1.014ns 0.339ns 0.289ns 1.805ns 1.607ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] inst76 DIG_IN:inst6|B_DI[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} inst76 {} DIG_IN:inst6|B_DI[11] {} } { 0.000ns 1.091ns 1.016ns 0.567ns 0.255ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal17~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal17~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 1.091ns 1.014ns 0.339ns 0.289ns 1.805ns 1.607ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] inst76 DIG_IN:inst6|B_DI[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} inst76 {} DIG_IN:inst6|B_DI[11] {} } { 0.000ns 1.091ns 1.016ns 0.567ns 0.255ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { DIG_IN:inst6|B_DI[11] I2C_INTERFACE:inst43|inst8[11]~108 I2C_INTERFACE:inst43|inst8[11]~109 I2C_INTERFACE:inst43|inst8[11]~110 I2C_INTERFACE:inst43|inst8[11]~111 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { DIG_IN:inst6|B_DI[11] {} I2C_INTERFACE:inst43|inst8[11]~108 {} I2C_INTERFACE:inst43|inst8[11]~109 {} I2C_INTERFACE:inst43|inst8[11]~110 {} I2C_INTERFACE:inst43|inst8[11]~111 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.692ns 0.744ns 0.248ns 0.000ns } { 0.000ns 0.323ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal17~0 I2C_INTERFACE:inst43|inst12 I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.455 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal17~0 {} I2C_INTERFACE:inst43|inst12 {} I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 1.091ns 1.014ns 0.339ns 0.289ns 1.805ns 1.607ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.438ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] inst76 DIG_IN:inst6|B_DI[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.403 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} inst76 {} DIG_IN:inst6|B_DI[11] {} } { 0.000ns 1.091ns 1.016ns 0.567ns 0.255ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 98 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 98 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register I2C_INTERFACE:inst43\|I2C_master:inst\|inst25 register I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data -2.123 ns " "Info: Minimum slack time is -2.123 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst25\" and destination register \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.204 ns + Shortest register register " "Info: + Shortest register to register delay is 1.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst25 1 REG LCFF_X33_Y23_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y23_N23; Fanout = 6; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|I2C_master:inst|inst25 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -200 104 168 -120 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.149 ns) 0.472 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst27 2 COMB LCCOMB_X33_Y23_N2 6 " "Info: 2: + IC(0.323 ns) + CELL(0.149 ns) = 0.472 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 6; COMB Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst25 I2C_INTERFACE:inst43|I2C_master:inst|inst27 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -208 184 248 -160 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.150 ns) 1.120 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|Selector7~1 3 COMB LCCOMB_X32_Y23_N30 1 " "Info: 3: + IC(0.498 ns) + CELL(0.150 ns) = 1.120 ns; Loc. = LCCOMB_X32_Y23_N30; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|Selector7~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst27 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/i2c_ctrl.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.204 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data 4 REG LCFF_X32_Y23_N31 10 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.204 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 10; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/i2c_ctrl.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 31.81 % ) " "Info: Total cell delay = 0.383 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.821 ns ( 68.19 % ) " "Info: Total interconnect delay = 0.821 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst25 I2C_INTERFACE:inst43|I2C_master:inst|inst27 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.204 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst25 {} I2C_INTERFACE:inst43|I2C_master:inst|inst27 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 0.323ns 0.498ns 0.000ns } { 0.000ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.327 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.327 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.311 ns + Smallest " "Info: + Smallest clock skew is 3.311 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.943 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.787 ns) 2.886 ns ACC_CLK_GEN:inst60\|clock_200Khz_int 3 REG LCFF_X34_Y22_N7 6 " "Info: 3: + IC(1.008 ns) + CELL(0.787 ns) = 2.886 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 6; REG Node = 'ACC_CLK_GEN:inst60\|clock_200Khz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.000 ns) 4.382 ns ACC_CLK_GEN:inst60\|clock_200Khz_int~clkctrl 4 COMB CLKCTRL_G8 54 " "Info: 4: + IC(1.496 ns) + CELL(0.000 ns) = 4.382 ns; Loc. = CLKCTRL_G8; Fanout = 54; COMB Node = 'ACC_CLK_GEN:inst60\|clock_200Khz_int~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 5.943 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data 5 REG LCFF_X32_Y23_N31 10 " "Info: 5: + IC(1.024 ns) + CELL(0.537 ns) = 5.943 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 10; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|state.get_data'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/i2c_ctrl.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.28 % ) " "Info: Total cell delay = 1.324 ns ( 22.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.619 ns ( 77.72 % ) " "Info: Total interconnect delay = 4.619 ns ( 77.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.008ns 1.496ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.632 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst25 3 REG LCFF_X33_Y23_N23 6 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X33_Y23_N23; Fanout = 6; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst25'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst25 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -200 104 168 -120 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst25 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst25 {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.008ns 1.496ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst25 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst25 {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_master.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/I2C_master.bdf" { { -200 104 168 -120 "inst25" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_ctrl.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/i2c_ctrl.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.008ns 1.496ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst25 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst25 {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst25 I2C_INTERFACE:inst43|I2C_master:inst|inst27 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "1.204 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst25 {} I2C_INTERFACE:inst43|I2C_master:inst|inst27 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|Selector7~1 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 0.323ns 0.498ns 0.000ns } { 0.000ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.943 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_data {} } { 0.000ns 1.091ns 1.008ns 1.496ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst25 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst25 {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 28 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 28 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 529 ps " "Info: Minimum slack time is 529 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns + Shortest register register " "Info: + Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X45_Y19_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y19_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X45_Y19_N26 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X45_Y19_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X45_Y19_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X45_Y19_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.660 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X45_Y19_N27 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X45_Y19_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X45_Y19_N27 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X45_Y19_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X25_Y20_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~4 2 COMB LCCOMB_X25_Y20_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y20_N8; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~4 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y20_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~4 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~4 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~4 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.640 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 168 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 168; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y20_N9 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.640 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 168 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 168; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.640 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X25_Y20_N9 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~4 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~4 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[26\] ENC_R_A CLOCK_50 7.785 ns register " "Info: tsu for register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[26\]\" (data pin = \"ENC_R_A\", clock pin = \"CLOCK_50\") is 7.785 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.778 ns + Longest pin register " "Info: + Longest pin to register delay is 11.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns ENC_R_A 1 PIN PIN_T24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 3; PIN Node = 'ENC_R_A'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENC_R_A } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1528 -160 8 1544 "ENC_R_A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.040 ns) + CELL(0.420 ns) 6.302 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst8 2 COMB LCCOMB_X60_Y19_N8 52 " "Info: 2: + IC(5.040 ns) + CELL(0.420 ns) = 6.302 ns; Loc. = LCCOMB_X60_Y19_N8; Fanout = 52; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { ENC_R_A OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst8 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { 80 456 520 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.393 ns) 9.258 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X36_Y25_N6 2 " "Info: 3: + IC(2.563 ns) + CELL(0.393 ns) = 9.258 ns; Loc. = LCCOMB_X36_Y25_N6; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst8 OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.329 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita1~COUT 4 COMB LCCOMB_X36_Y25_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 9.329 ns; Loc. = LCCOMB_X36_Y25_N8; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita0~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.400 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita2~COUT 5 COMB LCCOMB_X36_Y25_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 9.400 ns; Loc. = LCCOMB_X36_Y25_N10; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita1~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.471 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita3~COUT 6 COMB LCCOMB_X36_Y25_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 9.471 ns; Loc. = LCCOMB_X36_Y25_N12; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita2~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.630 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita4~COUT 7 COMB LCCOMB_X36_Y25_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 9.630 ns; Loc. = LCCOMB_X36_Y25_N14; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita3~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.701 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita5~COUT 8 COMB LCCOMB_X36_Y25_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 9.701 ns; Loc. = LCCOMB_X36_Y25_N16; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita4~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.772 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita6~COUT 9 COMB LCCOMB_X36_Y25_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 9.772 ns; Loc. = LCCOMB_X36_Y25_N18; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita5~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.843 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita7~COUT 10 COMB LCCOMB_X36_Y25_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 9.843 ns; Loc. = LCCOMB_X36_Y25_N20; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita6~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.914 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita8~COUT 11 COMB LCCOMB_X36_Y25_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.914 ns; Loc. = LCCOMB_X36_Y25_N22; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita7~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.985 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita9~COUT 12 COMB LCCOMB_X36_Y25_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 9.985 ns; Loc. = LCCOMB_X36_Y25_N24; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita8~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.056 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita10~COUT 13 COMB LCCOMB_X36_Y25_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 10.056 ns; Loc. = LCCOMB_X36_Y25_N26; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita9~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.127 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita11~COUT 14 COMB LCCOMB_X36_Y25_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 10.127 ns; Loc. = LCCOMB_X36_Y25_N28; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita10~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 10.273 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita12~COUT 15 COMB LCCOMB_X36_Y25_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.146 ns) = 10.273 ns; Loc. = LCCOMB_X36_Y25_N30; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita11~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.344 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita13~COUT 16 COMB LCCOMB_X36_Y24_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 10.344 ns; Loc. = LCCOMB_X36_Y24_N0; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita12~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.415 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita14~COUT 17 COMB LCCOMB_X36_Y24_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 10.415 ns; Loc. = LCCOMB_X36_Y24_N2; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita13~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 106 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.486 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita15~COUT 18 COMB LCCOMB_X36_Y24_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 10.486 ns; Loc. = LCCOMB_X36_Y24_N4; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita14~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 111 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.557 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita16~COUT 19 COMB LCCOMB_X36_Y24_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 10.557 ns; Loc. = LCCOMB_X36_Y24_N6; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita15~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 116 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.628 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita17~COUT 20 COMB LCCOMB_X36_Y24_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 10.628 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita16~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.699 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita18~COUT 21 COMB LCCOMB_X36_Y24_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 10.699 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita17~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 126 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.770 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita19~COUT 22 COMB LCCOMB_X36_Y24_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 10.770 ns; Loc. = LCCOMB_X36_Y24_N12; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita18~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 131 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.929 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita20~COUT 23 COMB LCCOMB_X36_Y24_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 10.929 ns; Loc. = LCCOMB_X36_Y24_N14; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita19~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 136 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.000 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita21~COUT 24 COMB LCCOMB_X36_Y24_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 11.000 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita20~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.071 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita22~COUT 25 COMB LCCOMB_X36_Y24_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 11.071 ns; Loc. = LCCOMB_X36_Y24_N18; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita21~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 146 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.142 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita23~COUT 26 COMB LCCOMB_X36_Y24_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 11.142 ns; Loc. = LCCOMB_X36_Y24_N20; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita22~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 151 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.213 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita24~COUT 27 COMB LCCOMB_X36_Y24_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 11.213 ns; Loc. = LCCOMB_X36_Y24_N22; Fanout = 2; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita23~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.284 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita25~COUT 28 COMB LCCOMB_X36_Y24_N24 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 11.284 ns; Loc. = LCCOMB_X36_Y24_N24; Fanout = 1; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita24~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 161 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.694 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita26 29 COMB LCCOMB_X36_Y24_N26 1 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 11.694 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|counter_comb_bita26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita25~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 166 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.778 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[26\] 30 REG LCFF_X36_Y24_N27 2 " "Info: 30: + IC(0.000 ns) + CELL(0.084 ns) = 11.778 ns; Loc. = LCFF_X36_Y24_N27; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[26\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita26 OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 203 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.175 ns ( 35.45 % ) " "Info: Total cell delay = 4.175 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.603 ns ( 64.55 % ) " "Info: Total interconnect delay = 7.603 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.778 ns" { ENC_R_A OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst8 OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita0~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita1~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita2~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita3~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita4~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita5~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita6~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita7~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita8~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita9~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita10~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita11~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita12~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita13~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita14~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita15~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita16~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita17~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita18~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita19~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita20~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita21~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita22~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita23~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita24~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita25~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita26 OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "11.778 ns" { ENC_R_A {} ENC_R_A~combout {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst8 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita0~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita1~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita2~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita3~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita4~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita5~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita6~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita7~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita8~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita9~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita10~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita11~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita12~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita13~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita14~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita15~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita16~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita17~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita18~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita19~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita20~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita21~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita22~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita23~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita24~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita25~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita26 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] {} } { 0.000ns 0.000ns 5.040ns 2.563ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 203 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.315 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACC_CLK_GEN:inst60\|clock_12500KHz_int 3 REG LCFF_X61_Y19_N1 6 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X61_Y19_N1; Fanout = 6; REG Node = 'ACC_CLK_GEN:inst60\|clock_12500KHz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 3.992 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst 4 REG LCFF_X61_Y19_N17 1 " "Info: 4: + IC(0.292 ns) + CELL(0.787 ns) = 3.992 ns; Loc. = LCFF_X61_Y19_N17; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { ACC_CLK_GEN:inst60|clock_12500KHz_int OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.000 ns) 4.790 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst~clkctrl 5 COMB CLKCTRL_G4 27 " "Info: 5: + IC(0.798 ns) + CELL(0.000 ns) = 4.790 ns; Loc. = CLKCTRL_G4; Fanout = 27; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst~clkctrl } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 6.315 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[26\] 6 REG LCFF_X36_Y24_N27 2 " "Info: 6: + IC(0.988 ns) + CELL(0.537 ns) = 6.315 ns; Loc. = LCFF_X36_Y24_N27; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|lpm_counter_oe0:inst2\|lpm_counter:lpm_counter_component\|cntr_mrg:auto_generated\|safe_q\[26\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst~clkctrl OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] } "NODE_NAME" } } { "db/cntr_mrg.tdf" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/db/cntr_mrg.tdf" 203 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.43 % ) " "Info: Total cell delay = 2.111 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.204 ns ( 66.57 % ) " "Info: Total interconnect delay = 4.204 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz_int OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst~clkctrl OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz_int {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst~clkctrl {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] {} } { 0.000ns 1.091ns 1.035ns 0.292ns 0.798ns 0.988ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.778 ns" { ENC_R_A OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst8 OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita0~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita1~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita2~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita3~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita4~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita5~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita6~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita7~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita8~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita9~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita10~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita11~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita12~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita13~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita14~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita15~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita16~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita17~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita18~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita19~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita20~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita21~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita22~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita23~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita24~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita25~COUT OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita26 OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "11.778 ns" { ENC_R_A {} ENC_R_A~combout {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst8 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita0~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita1~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita2~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita3~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita4~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita5~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita6~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita7~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita8~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita9~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita10~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita11~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita12~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita13~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita14~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita15~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita16~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita17~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita18~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita19~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita20~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita21~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita22~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita23~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita24~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita25~COUT {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|counter_comb_bita26 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] {} } { 0.000ns 0.000ns 5.040ns 2.563ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz_int OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst~clkctrl OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz_int {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst~clkctrl {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26] {} } { 0.000ns 1.091ns 1.035ns 0.292ns 0.798ns 0.988ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX2\[4\] QUAD_HEX:inst57\|HEX_DISP:inst21\|latched_hex\[2\] 14.418 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX2\[4\]\" through register \"QUAD_HEX:inst57\|HEX_DISP:inst21\|latched_hex\[2\]\" is 14.418 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 8.454 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 8.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 339 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 339; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.892 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X33_Y18_N13 57 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X33_Y18_N13; Fanout = 57; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 4.432 ns inst68~1 4 COMB LCCOMB_X34_Y18_N6 4 " "Info: 4: + IC(1.390 ns) + CELL(0.150 ns) = 4.432 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 4; COMB Node = 'inst68~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { SCOMP:inst8|IO_WRITE_INT inst68~1 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.406 ns) 5.122 ns inst74 5 COMB LCCOMB_X34_Y18_N0 1 " "Info: 5: + IC(0.284 ns) + CELL(0.406 ns) = 5.122 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 1; COMB Node = 'inst74'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { inst68~1 inst74 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.000 ns) 6.889 ns inst74~clkctrl 6 COMB CLKCTRL_G14 16 " "Info: 6: + IC(1.767 ns) + CELL(0.000 ns) = 6.889 ns; Loc. = CLKCTRL_G14; Fanout = 16; COMB Node = 'inst74~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { inst74 inst74~clkctrl } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 8.454 ns QUAD_HEX:inst57\|HEX_DISP:inst21\|latched_hex\[2\] 7 REG LCFF_X32_Y20_N25 7 " "Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 8.454 ns; Loc. = LCFF_X32_Y20_N25; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst21\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst74~clkctrl QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.880 ns ( 22.24 % ) " "Info: Total cell delay = 1.880 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.574 ns ( 77.76 % ) " "Info: Total interconnect delay = 6.574 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst68~1 inst74 inst74~clkctrl QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst68~1 {} inst74 {} inst74~clkctrl {} QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 1.091ns 1.014ns 1.390ns 0.284ns 1.767ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.406ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.072 ns + Longest register pin " "Info: + Longest register to pin delay is 8.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst57\|HEX_DISP:inst21\|latched_hex\[2\] 1 REG LCFF_X32_Y20_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y20_N25; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst21\|latched_hex\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.438 ns) 0.825 ns QUAD_HEX:inst57\|HEX_DISP:inst21\|Mux2~0 2 COMB LCCOMB_X32_Y20_N8 1 " "Info: 2: + IC(0.387 ns) + CELL(0.438 ns) = 0.825 ns; Loc. = LCCOMB_X32_Y20_N8; Fanout = 1; COMB Node = 'QUAD_HEX:inst57\|HEX_DISP:inst21\|Mux2~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst21|Mux2~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.595 ns) + CELL(2.652 ns) 8.072 ns HEX2\[4\] 3 PIN PIN_AB26 0 " "Info: 3: + IC(4.595 ns) + CELL(2.652 ns) = 8.072 ns; Loc. = PIN_AB26; Fanout = 0; PIN Node = 'HEX2\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { QUAD_HEX:inst57|HEX_DISP:inst21|Mux2~0 HEX2[4] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 1136 1136 1312 1152 "HEX2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 38.28 % ) " "Info: Total cell delay = 3.090 ns ( 38.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.982 ns ( 61.72 % ) " "Info: Total interconnect delay = 4.982 ns ( 61.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.072 ns" { QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst21|Mux2~0 HEX2[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.072 ns" { QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] {} QUAD_HEX:inst57|HEX_DISP:inst21|Mux2~0 {} HEX2[4] {} } { 0.000ns 0.387ns 4.595ns } { 0.000ns 0.438ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT inst68~1 inst74 inst74~clkctrl QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} inst68~1 {} inst74 {} inst74~clkctrl {} QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] {} } { 0.000ns 1.091ns 1.014ns 1.390ns 0.284ns 1.767ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.406ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.072 ns" { QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] QUAD_HEX:inst57|HEX_DISP:inst21|Mux2~0 HEX2[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.072 ns" { QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] {} QUAD_HEX:inst57|HEX_DISP:inst21|Mux2~0 {} HEX2[4] {} } { 0.000ns 0.387ns 4.595ns } { 0.000ns 0.438ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ALIVE LEDG\[8\] 12.019 ns Longest " "Info: Longest tpd from source pin \"ALIVE\" to destination pin \"LEDG\[8\]\" is 12.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ALIVE 1 PIN PIN_M22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 4; PIN Node = 'ALIVE'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALIVE } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 272 -160 8 288 "ALIVE" "" } { 2440 696 856 2456 "ALIVE" "" } { 264 8 104 280 "ALIVE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.672 ns) + CELL(0.438 ns) 6.942 ns inst40 2 COMB LCCOMB_X38_Y20_N16 1 " "Info: 2: + IC(5.672 ns) + CELL(0.438 ns) = 6.942 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { ALIVE inst40 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 264 104 168 312 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.319 ns) + CELL(2.758 ns) 12.019 ns LEDG\[8\] 3 PIN PIN_Y12 0 " "Info: 3: + IC(2.319 ns) + CELL(2.758 ns) = 12.019 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { inst40 LEDG[8] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 896 1184 1360 912 "LEDG\[7..0\]" "" } { 280 176 352 296 "LEDG\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.028 ns ( 33.51 % ) " "Info: Total cell delay = 4.028 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.991 ns ( 66.49 % ) " "Info: Total interconnect delay = 7.991 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.019 ns" { ALIVE inst40 LEDG[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "12.019 ns" { ALIVE {} ALIVE~combout {} inst40 {} LEDG[8] {} } { 0.000ns 0.000ns 5.672ns 2.319ns } { 0.000ns 0.832ns 0.438ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[4\] SW\[4\] CLOCK_50 1.703 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[4\]\" (data pin = \"SW\[4\]\", clock pin = \"CLOCK_50\") is 1.703 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.531 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 339 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 339; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.892 ns SCOMP:inst8\|IR\[4\] 3 REG LCFF_X34_Y18_N25 67 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X34_Y18_N25; Fanout = 67; REG Node = 'SCOMP:inst8\|IR\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/SCOMP.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.378 ns) 3.792 ns VEL_CONTROL:inst52\|LATCH~1 4 COMB LCCOMB_X33_Y18_N18 4 " "Info: 4: + IC(0.522 ns) + CELL(0.378 ns) = 3.792 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 4; COMB Node = 'VEL_CONTROL:inst52\|LATCH~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { SCOMP:inst8|IR[4] VEL_CONTROL:inst52|LATCH~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/VEL_CONTROL.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.150 ns) 4.413 ns IO_DECODER:inst46\|Equal2~1 5 COMB LCCOMB_X34_Y18_N18 21 " "Info: 5: + IC(0.471 ns) + CELL(0.150 ns) = 4.413 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 21; COMB Node = 'IO_DECODER:inst46\|Equal2~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { VEL_CONTROL:inst52|LATCH~1 IO_DECODER:inst46|Equal2~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/IO_DECODER.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.150 ns) 5.024 ns inst77 6 COMB LCCOMB_X35_Y18_N2 33 " "Info: 6: + IC(0.461 ns) + CELL(0.150 ns) = 5.024 ns; Loc. = LCCOMB_X35_Y18_N2; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { IO_DECODER:inst46|Equal2~1 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.537 ns) 6.531 ns DIG_IN:inst5\|B_DI\[4\] 7 REG LCFF_X36_Y17_N19 1 " "Info: 7: + IC(0.970 ns) + CELL(0.537 ns) = 6.531 ns; Loc. = LCFF_X36_Y17_N19; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { inst77 DIG_IN:inst5|B_DI[4] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 30.65 % ) " "Info: Total cell delay = 2.002 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.529 ns ( 69.35 % ) " "Info: Total interconnect delay = 4.529 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] VEL_CONTROL:inst52|LATCH~1 IO_DECODER:inst46|Equal2~1 inst77 DIG_IN:inst5|B_DI[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} VEL_CONTROL:inst52|LATCH~1 {} IO_DECODER:inst46|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[4] {} } { 0.000ns 1.091ns 1.014ns 0.522ns 0.471ns 0.461ns 0.970ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.150ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.736 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'SW\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DE2bot.bdf" { { 664 -160 8 680 "SW\[15..0\]" "" } { 488 -160 8 504 "SW\[17..16\]" "" } { 624 192 288 640 "SW\[15..0\]" "" } { 864 -56 125 880 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 480 8 63 496 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.366 ns) 2.736 ns DIG_IN:inst5\|B_DI\[4\] 2 REG LCFF_X36_Y17_N19 1 " "Info: 2: + IC(1.371 ns) + CELL(0.366 ns) = 2.736 ns; Loc. = LCFF_X36_Y17_N19; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { SW[4] DIG_IN:inst5|B_DI[4] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/NsSCOMP-UART-Interface 1/DE2bot_Spring14/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 49.89 % ) " "Info: Total cell delay = 1.365 ns ( 49.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.371 ns ( 50.11 % ) " "Info: Total interconnect delay = 1.371 ns ( 50.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { SW[4] DIG_IN:inst5|B_DI[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { SW[4] {} SW[4]~combout {} DIG_IN:inst5|B_DI[4] {} } { 0.000ns 0.000ns 1.371ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[4] VEL_CONTROL:inst52|LATCH~1 IO_DECODER:inst46|Equal2~1 inst77 DIG_IN:inst5|B_DI[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[4] {} VEL_CONTROL:inst52|LATCH~1 {} IO_DECODER:inst46|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[4] {} } { 0.000ns 1.091ns 1.014ns 0.522ns 0.471ns 0.461ns 0.970ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { SW[4] DIG_IN:inst5|B_DI[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { SW[4] {} SW[4]~combout {} DIG_IN:inst5|B_DI[4] {} } { 0.000ns 0.000ns 1.371ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 15:37:37 2014 " "Info: Processing ended: Thu Apr 10 15:37:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
