mkdir -p ./xclbin
g++ -g -I./ -I/opt/xilinx/xrt/include -I/opt/Xilinx/Vivado/2019.2/include -Wall -O0 -g -std=c++11 -fmessage-length=0 src/host.cpp src/host.hpp -o 'host' -L/opt/xilinx/xrt/lib -lOpenCL -lpthread -lrt -lstdc++
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -c -k vadd -I'src' -o'xclbin/vadd.hw.xo' 'src/vadd.cpp'  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/reports/vadd.hw
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/logs/vadd.hw
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:36471
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/second_test/xclbin/vadd.hw.xo.compile_summary, at Wed Oct 28 10:52:07 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 28 10:52:07 2020
Running Rule Check Server on port:34889
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Wed Oct 28 10:52:09 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 140 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/vadd.hw/vadd/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 63.
INFO: [v++ 200-789] **** Estimated Fmax: 191.79 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/reports/vadd.hw/system_estimate_vadd.hw.xtxt
Add Instance estimate_distance_wrapper6 estimate_distance_wrapper6_U0 1240
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1018 1018
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1155 1155
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1292 1292
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1429 1429
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1566 1566
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1703 1703
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1840 1840
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_1977 1977
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_2114 2114
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_2251 2251
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_2388 2388
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_2525 2525
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_2662 2662
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_2799 2799
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_2936 2936
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_3073 3073
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_3210 3210
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_3347 3347
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_3484 3484
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_3621 3621
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_3758 3758
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_3895 3895
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4032 4032
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4169 4169
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4306 4306
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4443 4443
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4580 4580
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4717 4717
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4854 4854
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_4991 4991
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_5128 5128
Add Instance estimate_distance_2097152_s grp_estimate_distance_2097152_s_fu_5265 5265
Add Instance write_result write_result_U0 1502
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-791] Total elapsed time: 0h 8m 16s
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:40731
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/second_test/xclbin/vadd.hw.xclbin.link_summary, at Wed Oct 28 11:00:26 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Oct 28 11:00:26 2020
Running Rule Check Server on port:44747
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Wed Oct 28 11:00:27 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:00:36] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/second_test/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Oct 28 11:00:43 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/second_test/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM21' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM22' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM23' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM24' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM25' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM26' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM27' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM28' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM29' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM30' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM31' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_DDR0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_DDR1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:00:46] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:00:53] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 220289 ; free virtual = 411719
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:00:53] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.table_HBM0:HBM[0] -sp vadd_1.table_HBM1:HBM[1] -sp vadd_1.table_HBM2:HBM[2] -sp vadd_1.table_HBM3:HBM[3] -sp vadd_1.table_HBM4:HBM[4] -sp vadd_1.table_HBM5:HBM[5] -sp vadd_1.table_HBM6:HBM[6] -sp vadd_1.table_HBM7:HBM[7] -sp vadd_1.table_HBM8:HBM[8] -sp vadd_1.table_HBM9:HBM[9] -sp vadd_1.table_HBM10:HBM[10] -sp vadd_1.table_HBM11:HBM[11] -sp vadd_1.table_HBM12:HBM[12] -sp vadd_1.table_HBM13:HBM[13] -sp vadd_1.table_HBM14:HBM[14] -sp vadd_1.table_HBM15:HBM[15] -sp vadd_1.table_HBM16:HBM[16] -sp vadd_1.table_HBM17:HBM[17] -sp vadd_1.table_HBM18:HBM[18] -sp vadd_1.table_HBM19:HBM[19] -sp vadd_1.table_HBM20:HBM[20] -sp vadd_1.table_HBM21:HBM[21] -sp vadd_1.table_HBM22:HBM[22] -sp vadd_1.table_HBM23:HBM[23] -sp vadd_1.table_HBM24:HBM[24] -sp vadd_1.table_HBM25:HBM[25] -sp vadd_1.table_HBM26:HBM[26] -sp vadd_1.table_HBM27:HBM[27] -sp vadd_1.table_HBM28:HBM[28] -sp vadd_1.table_HBM29:HBM[29] -sp vadd_1.table_HBM30:HBM[30] -sp vadd_1.table_HBM31:HBM[31] -sp vadd_1.table_DDR0:DDR[0] -sp vadd_1.table_DDR1:DDR[1] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM21, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM22, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM23, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM24, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM25, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM26, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM27, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM28, sptag: HBM[28]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM29, sptag: HBM[29]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM30, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM31, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_DDR0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_DDR1, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM0 to HBM[0] for directive vadd_1.table_HBM0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM1 to HBM[1] for directive vadd_1.table_HBM1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM2 to HBM[2] for directive vadd_1.table_HBM2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM3 to HBM[3] for directive vadd_1.table_HBM3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM4 to HBM[4] for directive vadd_1.table_HBM4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM5 to HBM[5] for directive vadd_1.table_HBM5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM6 to HBM[6] for directive vadd_1.table_HBM6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM7 to HBM[7] for directive vadd_1.table_HBM7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM8 to HBM[8] for directive vadd_1.table_HBM8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM9 to HBM[9] for directive vadd_1.table_HBM9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM10 to HBM[10] for directive vadd_1.table_HBM10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM11 to HBM[11] for directive vadd_1.table_HBM11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM12 to HBM[12] for directive vadd_1.table_HBM12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM13 to HBM[13] for directive vadd_1.table_HBM13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM14 to HBM[14] for directive vadd_1.table_HBM14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM15 to HBM[15] for directive vadd_1.table_HBM15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM16 to HBM[16] for directive vadd_1.table_HBM16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM17 to HBM[17] for directive vadd_1.table_HBM17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM18 to HBM[18] for directive vadd_1.table_HBM18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM19 to HBM[19] for directive vadd_1.table_HBM19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM20 to HBM[20] for directive vadd_1.table_HBM20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM21 to HBM[21] for directive vadd_1.table_HBM21:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM22 to HBM[22] for directive vadd_1.table_HBM22:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM23 to HBM[23] for directive vadd_1.table_HBM23:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM24 to HBM[24] for directive vadd_1.table_HBM24:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM25 to HBM[25] for directive vadd_1.table_HBM25:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM26 to HBM[26] for directive vadd_1.table_HBM26:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM27 to HBM[27] for directive vadd_1.table_HBM27:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM28 to HBM[28] for directive vadd_1.table_HBM28:HBM[28]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM29 to HBM[29] for directive vadd_1.table_HBM29:HBM[29]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM30 to HBM[30] for directive vadd_1.table_HBM30:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM31 to HBM[31] for directive vadd_1.table_HBM31:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_DDR0 to DDR[0] for directive vadd_1.table_DDR0:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_DDR1 to DDR[1] for directive vadd_1.table_DDR1:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [11:00:59] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 220295 ; free virtual = 411728
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:00:59] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:01:03] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 295.453 ; gain = 0.000 ; free physical = 220281 ; free virtual = 411721
INFO: [v++ 60-1441] [11:01:03] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 679.316 ; gain = 0.000 ; free physical = 220300 ; free virtual = 411739
INFO: [v++ 60-1443] [11:01:03] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [11:01:07] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 679.316 ; gain = 0.000 ; free physical = 220297 ; free virtual = 411738
INFO: [v++ 60-1443] [11:01:07] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [v++ 60-1441] [11:01:08] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 679.316 ; gain = 0.000 ; free physical = 220295 ; free virtual = 411736
INFO: [v++ 60-1443] [11:01:08] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g --kernel_frequency 140 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/second_test/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[11:02:26] Run vpl: Step create_project: Started
Creating Vivado project.
[11:02:29] Run vpl: Step create_project: Completed
[11:02:29] Run vpl: Step create_bd: Started
[11:05:05] Run vpl: Step create_bd: RUNNING...
[11:07:35] Run vpl: Step create_bd: RUNNING...
[11:09:24] Run vpl: Step create_bd: RUNNING...
[11:11:51] Run vpl: Step create_bd: RUNNING...
[11:14:38] Run vpl: Step create_bd: RUNNING...
[11:17:39] Run vpl: Step create_bd: RUNNING...
[11:19:09] Run vpl: Step create_bd: Completed
[11:19:09] Run vpl: Step update_bd: Started
[11:20:53] Run vpl: Step update_bd: RUNNING...
[11:22:50] Run vpl: Step update_bd: RUNNING...
[11:24:24] Run vpl: Step update_bd: Completed
[11:24:24] Run vpl: Step generate_target: Started
[11:26:18] Run vpl: Step generate_target: RUNNING...
[11:28:13] Run vpl: Step generate_target: RUNNING...
[11:29:53] Run vpl: Step generate_target: RUNNING...
[11:31:46] Run vpl: Step generate_target: RUNNING...
[11:33:28] Run vpl: Step generate_target: RUNNING...
[11:36:18] Run vpl: Step generate_target: RUNNING...
[11:39:34] Run vpl: Step generate_target: RUNNING...
[11:39:46] Run vpl: Step generate_target: Completed
[11:39:46] Run vpl: Step config_hw_runs: Started
[11:41:53] Run vpl: Step config_hw_runs: Completed
[11:41:53] Run vpl: Step synth: Started
[11:43:35] Block-level synthesis in progress, 1 of 70 jobs complete, 7 jobs running.
[11:47:59] Block-level synthesis in progress, 8 of 70 jobs complete, 7 jobs running.
[11:50:16] Block-level synthesis in progress, 14 of 70 jobs complete, 8 jobs running.
[11:52:46] Block-level synthesis in progress, 21 of 70 jobs complete, 8 jobs running.
[11:55:06] Block-level synthesis in progress, 29 of 70 jobs complete, 6 jobs running.
[11:58:28] Block-level synthesis in progress, 37 of 70 jobs complete, 8 jobs running.
[12:00:25] Block-level synthesis in progress, 41 of 70 jobs complete, 8 jobs running.
[12:02:36] Block-level synthesis in progress, 47 of 70 jobs complete, 6 jobs running.
[12:05:02] Block-level synthesis in progress, 53 of 70 jobs complete, 6 jobs running.
[12:06:43] Block-level synthesis in progress, 61 of 70 jobs complete, 7 jobs running.
[12:10:23] Block-level synthesis in progress, 68 of 70 jobs complete, 2 jobs running.
[12:13:06] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:16:48] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:20:31] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:24:13] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:29:30] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:33:21] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:37:11] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:41:06] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:44:56] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:48:51] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:52:45] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[12:56:48] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[13:00:44] Block-level synthesis in progress, 69 of 70 jobs complete, 1 job running.
[13:11:23] Block-level synthesis in progress, 70 of 70 jobs complete, 0 jobs running.
[13:13:23] Block-level synthesis in progress, 70 of 70 jobs complete, 0 jobs running.
[13:16:46] Top-level synthesis in progress.
[13:20:39] Top-level synthesis in progress.
[13:24:24] Top-level synthesis in progress.
[13:28:10] Top-level synthesis in progress.
[13:31:57] Top-level synthesis in progress.
[13:35:49] Top-level synthesis in progress.
[13:39:35] Top-level synthesis in progress.
[13:43:19] Top-level synthesis in progress.
[13:45:55] Top-level synthesis in progress.
[13:49:37] Top-level synthesis in progress.
[13:53:20] Top-level synthesis in progress.
[13:57:05] Top-level synthesis in progress.
[14:01:47] Top-level synthesis in progress.
[14:05:58] Top-level synthesis in progress.
[14:09:39] Top-level synthesis in progress.
[14:13:19] Top-level synthesis in progress.
[14:17:06] Top-level synthesis in progress.
[14:20:46] Top-level synthesis in progress.
[14:24:25] Top-level synthesis in progress.
[14:27:02] Top-level synthesis in progress.
[14:30:42] Top-level synthesis in progress.
[14:34:21] Top-level synthesis in progress.
[14:37:59] Top-level synthesis in progress.
[14:41:11] Top-level synthesis in progress.
[14:46:17] Top-level synthesis in progress.
[14:51:27] Top-level synthesis in progress.
[14:55:32] Top-level synthesis in progress.
[15:00:17] Top-level synthesis in progress.
[15:05:02] Top-level synthesis in progress.
[15:09:48] Top-level synthesis in progress.
[15:15:04] Top-level synthesis in progress.
[15:20:13] Top-level synthesis in progress.
[15:24:20] Top-level synthesis in progress.
[15:29:06] Top-level synthesis in progress.
[15:32:51] Top-level synthesis in progress.
[15:36:32] Top-level synthesis in progress.
[15:40:42] Top-level synthesis in progress.
[15:44:30] Top-level synthesis in progress.
[15:48:45] Top-level synthesis in progress.
[15:53:31] Top-level synthesis in progress.
[15:57:59] Top-level synthesis in progress.
[16:02:16] Top-level synthesis in progress.
[16:06:58] Top-level synthesis in progress.
[16:09:39] Top-level synthesis in progress.
[16:13:47] Top-level synthesis in progress.
[16:17:49] Top-level synthesis in progress.
[16:21:42] Top-level synthesis in progress.
[16:25:30] Top-level synthesis in progress.
[16:29:14] Top-level synthesis in progress.
[16:32:57] Top-level synthesis in progress.
[16:36:35] Top-level synthesis in progress.
[16:40:20] Top-level synthesis in progress.
[16:44:05] Top-level synthesis in progress.
[16:47:44] Top-level synthesis in progress.
[16:51:31] Top-level synthesis in progress.
[16:55:15] Top-level synthesis in progress.
[16:58:58] Top-level synthesis in progress.
[17:02:41] Top-level synthesis in progress.
[17:06:25] Top-level synthesis in progress.
[17:10:06] Top-level synthesis in progress.
[17:13:44] Top-level synthesis in progress.
[17:17:32] Top-level synthesis in progress.
[17:21:38] Top-level synthesis in progress.
[17:25:22] Top-level synthesis in progress.
[17:29:06] Top-level synthesis in progress.
[17:32:47] Top-level synthesis in progress.
[17:36:26] Top-level synthesis in progress.
[17:40:15] Top-level synthesis in progress.
[17:43:53] Top-level synthesis in progress.
[17:47:28] Top-level synthesis in progress.
[17:50:03] Top-level synthesis in progress.
[17:52:38] Top-level synthesis in progress.
[17:56:18] Top-level synthesis in progress.
[18:00:04] Top-level synthesis in progress.
[18:03:44] Top-level synthesis in progress.
[18:07:29] Top-level synthesis in progress.
[18:11:14] Top-level synthesis in progress.
[18:14:56] Top-level synthesis in progress.
[18:18:51] Top-level synthesis in progress.
[18:22:36] Top-level synthesis in progress.
[18:26:22] Top-level synthesis in progress.
[18:30:13] Top-level synthesis in progress.
[18:35:35] Top-level synthesis in progress.
[18:39:54] Top-level synthesis in progress.
[18:44:14] Top-level synthesis in progress.
[18:48:25] Top-level synthesis in progress.
[18:52:48] Top-level synthesis in progress.
[18:58:05] Top-level synthesis in progress.
[19:03:57] Top-level synthesis in progress.
[19:09:09] Top-level synthesis in progress.
[19:13:43] Top-level synthesis in progress.
[19:18:09] Top-level synthesis in progress.
[19:22:45] Top-level synthesis in progress.
[19:27:08] Top-level synthesis in progress.
[19:31:41] Top-level synthesis in progress.
[19:36:07] Top-level synthesis in progress.
[19:40:27] Top-level synthesis in progress.
[19:44:48] Top-level synthesis in progress.
[19:49:01] Top-level synthesis in progress.
[19:53:17] Top-level synthesis in progress.
[19:57:41] Top-level synthesis in progress.
[20:01:52] Top-level synthesis in progress.
[20:06:05] Top-level synthesis in progress.
[20:10:15] Top-level synthesis in progress.
[20:14:43] Top-level synthesis in progress.
[20:18:59] Top-level synthesis in progress.
[20:23:10] Top-level synthesis in progress.
[20:27:08] Top-level synthesis in progress.
[20:31:09] Top-level synthesis in progress.
[20:35:07] Top-level synthesis in progress.
[20:39:03] Top-level synthesis in progress.
[20:43:01] Top-level synthesis in progress.
[20:47:01] Top-level synthesis in progress.
[20:50:50] Top-level synthesis in progress.
[20:54:58] Top-level synthesis in progress.
[21:01:08] Top-level synthesis in progress.
[21:05:12] Top-level synthesis in progress.
[21:09:18] Top-level synthesis in progress.
[21:13:47] Top-level synthesis in progress.
[21:20:10] Top-level synthesis in progress.
[21:33:51] Top-level synthesis in progress.
[21:44:08] Top-level synthesis in progress.
[21:52:07] Top-level synthesis in progress.
[22:02:05] Top-level synthesis in progress.
[22:11:17] Top-level synthesis in progress.
[22:20:32] Top-level synthesis in progress.
[22:30:29] Top-level synthesis in progress.
[22:40:56] Top-level synthesis in progress.
[22:47:21] Top-level synthesis in progress.
[22:51:11] Top-level synthesis in progress.
[22:54:56] Top-level synthesis in progress.
[22:58:50] Top-level synthesis in progress.
[23:02:34] Top-level synthesis in progress.
[23:06:13] Top-level synthesis in progress.
[23:09:54] Top-level synthesis in progress.
[23:14:04] Top-level synthesis in progress.
[23:17:51] Top-level synthesis in progress.
[23:21:40] Top-level synthesis in progress.
[23:25:27] Top-level synthesis in progress.
[23:29:26] Top-level synthesis in progress.
[23:33:12] Top-level synthesis in progress.
[23:36:55] Top-level synthesis in progress.
[23:40:47] Top-level synthesis in progress.
[23:44:39] Top-level synthesis in progress.
[23:48:39] Top-level synthesis in progress.
[23:52:24] Top-level synthesis in progress.
[23:56:15] Top-level synthesis in progress.
[00:00:15] Top-level synthesis in progress.
[00:04:05] Top-level synthesis in progress.
[00:07:52] Top-level synthesis in progress.
[00:11:33] Top-level synthesis in progress.
[00:15:19] Top-level synthesis in progress.
[00:19:11] Top-level synthesis in progress.
[00:22:56] Top-level synthesis in progress.
[00:26:40] Top-level synthesis in progress.
[00:30:39] Top-level synthesis in progress.
[00:36:04] Top-level synthesis in progress.
[00:41:32] Top-level synthesis in progress.
[00:46:47] Top-level synthesis in progress.
[00:51:38] Top-level synthesis in progress.
[00:55:31] Top-level synthesis in progress.
[01:01:24] Run vpl: Step synth: Completed
[01:01:25] Run vpl: Step impl: Started
Makefile:93: recipe for target 'xclbin/vadd.hw.xclbin' failed
