#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000001e15b9714a0 .scope module, "tb_register_file" "tb_register_file" 2 101;
 .timescale -9 -12;
v000001e15b9d39e0_0 .var "clk", 0 0;
v000001e15b9d3800_0 .var "input_data", 7 0;
v000001e15b9d3a80_0 .net "port_a_data", 7 0, v000001e15b97e050_0;  1 drivers
v000001e15b9d3620_0 .var "port_a_sel", 1 0;
v000001e15b9d3c60_0 .net "port_b_data", 7 0, v000001e15b97d6f0_0;  1 drivers
v000001e15b9d2d60_0 .var "port_b_sel", 1 0;
v000001e15b9d3080_0 .var "reset", 0 0;
v000001e15b9d3d00_0 .var "write_en", 0 0;
v000001e15b9d2e00_0 .var "write_sel", 1 0;
S_000001e15b941b80 .scope module, "uut" "register_file" 2 117, 2 36 0, S_000001e15b9714a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "write_sel";
    .port_info 4 /INPUT 2 "port_a_sel";
    .port_info 5 /INPUT 2 "port_b_sel";
    .port_info 6 /INPUT 8 "input_data";
    .port_info 7 /OUTPUT 8 "port_a_data";
    .port_info 8 /OUTPUT 8 "port_b_data";
L_000001e15b965cd0 .functor AND 1, v000001e15b9d3d00_0, L_000001e15b9d4200, C4<1>, C4<1>;
L_000001e15b965b10 .functor AND 1, v000001e15b9d3d00_0, L_000001e15b9d3760, C4<1>, C4<1>;
L_000001e15b965b80 .functor AND 1, v000001e15b9d3d00_0, L_000001e15b9d3e40, C4<1>, C4<1>;
L_000001e15b965d40 .functor AND 1, v000001e15b9d3d00_0, L_000001e15b9d40c0, C4<1>, C4<1>;
L_000001e15ba00088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e15b9d2f40_0 .net/2u *"_ivl_0", 1 0, L_000001e15ba00088;  1 drivers
L_000001e15ba00118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e15b9d4160_0 .net/2u *"_ivl_12", 1 0, L_000001e15ba00118;  1 drivers
v000001e15b9d2ae0_0 .net *"_ivl_14", 0 0, L_000001e15b9d3e40;  1 drivers
L_000001e15ba00160 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001e15b9d29a0_0 .net/2u *"_ivl_18", 1 0, L_000001e15ba00160;  1 drivers
v000001e15b9d3440_0 .net *"_ivl_2", 0 0, L_000001e15b9d4200;  1 drivers
v000001e15b9d2fe0_0 .net *"_ivl_20", 0 0, L_000001e15b9d40c0;  1 drivers
L_000001e15ba000d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e15b9d2680_0 .net/2u *"_ivl_6", 1 0, L_000001e15ba000d0;  1 drivers
v000001e15b9d3bc0_0 .net *"_ivl_8", 0 0, L_000001e15b9d3760;  1 drivers
v000001e15b9d36c0_0 .net "clk", 0 0, v000001e15b9d39e0_0;  1 drivers
v000001e15b9d3f80_0 .net "input_data", 7 0, v000001e15b9d3800_0;  1 drivers
v000001e15b9d2cc0_0 .net "port_a_data", 7 0, v000001e15b97e050_0;  alias, 1 drivers
v000001e15b9d2720_0 .net "port_a_sel", 1 0, v000001e15b9d3620_0;  1 drivers
v000001e15b9d27c0_0 .net "port_b_data", 7 0, v000001e15b97d6f0_0;  alias, 1 drivers
v000001e15b9d34e0_0 .net "port_b_sel", 1 0, v000001e15b9d2d60_0;  1 drivers
v000001e15b9d4020_0 .net "reg0_out", 7 0, v000001e15b97dab0_0;  1 drivers
v000001e15b9d3580_0 .net "reg1_out", 7 0, v000001e15b97d970_0;  1 drivers
v000001e15b9d3ee0_0 .net "reg2_out", 7 0, v000001e15b97ddd0_0;  1 drivers
v000001e15b9d2900_0 .net "reg3_out", 7 0, v000001e15b9d3b20_0;  1 drivers
v000001e15b9d38a0_0 .net "reset", 0 0, v000001e15b9d3080_0;  1 drivers
v000001e15b9d2a40_0 .net "write_en", 0 0, v000001e15b9d3d00_0;  1 drivers
v000001e15b9d3940_0 .net "write_sel", 1 0, v000001e15b9d2e00_0;  1 drivers
L_000001e15b9d4200 .cmp/eq 2, v000001e15b9d2e00_0, L_000001e15ba00088;
L_000001e15b9d3760 .cmp/eq 2, v000001e15b9d2e00_0, L_000001e15ba000d0;
L_000001e15b9d3e40 .cmp/eq 2, v000001e15b9d2e00_0, L_000001e15ba00118;
L_000001e15b9d40c0 .cmp/eq 2, v000001e15b9d2e00_0, L_000001e15ba00160;
S_000001e15b944780 .scope module, "MUX_A" "four_in_mux" 2 78, 2 17 0, S_000001e15b941b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "y";
v000001e15b97e0f0_0 .net "a", 7 0, v000001e15b97dab0_0;  alias, 1 drivers
v000001e15b97dfb0_0 .net "b", 7 0, v000001e15b97d970_0;  alias, 1 drivers
v000001e15b97d510_0 .net "c", 7 0, v000001e15b97ddd0_0;  alias, 1 drivers
v000001e15b97de70_0 .net "d", 7 0, v000001e15b9d3b20_0;  alias, 1 drivers
v000001e15b97d650_0 .net "sel", 1 0, v000001e15b9d3620_0;  alias, 1 drivers
v000001e15b97e050_0 .var "y", 7 0;
E_000001e15b97bbe0/0 .event anyedge, v000001e15b97d650_0, v000001e15b97e0f0_0, v000001e15b97dfb0_0, v000001e15b97d510_0;
E_000001e15b97bbe0/1 .event anyedge, v000001e15b97de70_0;
E_000001e15b97bbe0 .event/or E_000001e15b97bbe0/0, E_000001e15b97bbe0/1;
S_000001e15b975f90 .scope module, "MUX_B" "four_in_mux" 2 87, 2 17 0, S_000001e15b941b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "y";
v000001e15b97d470_0 .net "a", 7 0, v000001e15b97dab0_0;  alias, 1 drivers
v000001e15b97d5b0_0 .net "b", 7 0, v000001e15b97d970_0;  alias, 1 drivers
v000001e15b97e190_0 .net "c", 7 0, v000001e15b97ddd0_0;  alias, 1 drivers
v000001e15b97e230_0 .net "d", 7 0, v000001e15b9d3b20_0;  alias, 1 drivers
v000001e15b97d330_0 .net "sel", 1 0, v000001e15b9d2d60_0;  alias, 1 drivers
v000001e15b97d6f0_0 .var "y", 7 0;
E_000001e15b97bc20/0 .event anyedge, v000001e15b97d330_0, v000001e15b97e0f0_0, v000001e15b97dfb0_0, v000001e15b97d510_0;
E_000001e15b97bc20/1 .event anyedge, v000001e15b97de70_0;
E_000001e15b97bc20 .event/or E_000001e15b97bc20/0, E_000001e15b97bc20/1;
S_000001e15b940c90 .scope module, "R0" "registers" 2 46, 2 1 0, S_000001e15b941b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "in_bus";
    .port_info 4 /OUTPUT 8 "A";
v000001e15b97dab0_0 .var "A", 7 0;
v000001e15b97d790_0 .net "clk", 0 0, v000001e15b9d39e0_0;  alias, 1 drivers
v000001e15b97d830_0 .net "in_bus", 7 0, v000001e15b9d3800_0;  alias, 1 drivers
v000001e15b97da10_0 .net "reset", 0 0, v000001e15b9d3080_0;  alias, 1 drivers
v000001e15b97d8d0_0 .net "write_en", 0 0, L_000001e15b965cd0;  1 drivers
E_000001e15b97b560 .event posedge, v000001e15b97d790_0;
S_000001e15b9744a0 .scope module, "R1" "registers" 2 54, 2 1 0, S_000001e15b941b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "in_bus";
    .port_info 4 /OUTPUT 8 "A";
v000001e15b97d970_0 .var "A", 7 0;
v000001e15b97db50_0 .net "clk", 0 0, v000001e15b9d39e0_0;  alias, 1 drivers
v000001e15b97dbf0_0 .net "in_bus", 7 0, v000001e15b9d3800_0;  alias, 1 drivers
v000001e15b97dc90_0 .net "reset", 0 0, v000001e15b9d3080_0;  alias, 1 drivers
v000001e15b97dd30_0 .net "write_en", 0 0, L_000001e15b965b10;  1 drivers
S_000001e15b974630 .scope module, "R2" "registers" 2 62, 2 1 0, S_000001e15b941b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "in_bus";
    .port_info 4 /OUTPUT 8 "A";
v000001e15b97ddd0_0 .var "A", 7 0;
v000001e15b97df10_0 .net "clk", 0 0, v000001e15b9d39e0_0;  alias, 1 drivers
v000001e15b9d33a0_0 .net "in_bus", 7 0, v000001e15b9d3800_0;  alias, 1 drivers
v000001e15b9d3300_0 .net "reset", 0 0, v000001e15b9d3080_0;  alias, 1 drivers
v000001e15b9d2c20_0 .net "write_en", 0 0, L_000001e15b965b80;  1 drivers
S_000001e15b94edd0 .scope module, "R3" "registers" 2 70, 2 1 0, S_000001e15b941b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "in_bus";
    .port_info 4 /OUTPUT 8 "A";
v000001e15b9d3b20_0 .var "A", 7 0;
v000001e15b9d2b80_0 .net "clk", 0 0, v000001e15b9d39e0_0;  alias, 1 drivers
v000001e15b9d2860_0 .net "in_bus", 7 0, v000001e15b9d3800_0;  alias, 1 drivers
v000001e15b9d3da0_0 .net "reset", 0 0, v000001e15b9d3080_0;  alias, 1 drivers
v000001e15b9d2ea0_0 .net "write_en", 0 0, L_000001e15b965d40;  1 drivers
    .scope S_000001e15b940c90;
T_0 ;
    %wait E_000001e15b97b560;
    %load/vec4 v000001e15b97da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e15b97dab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e15b97d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e15b97d830_0;
    %assign/vec4 v000001e15b97dab0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e15b9744a0;
T_1 ;
    %wait E_000001e15b97b560;
    %load/vec4 v000001e15b97dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e15b97d970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e15b97dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e15b97dbf0_0;
    %assign/vec4 v000001e15b97d970_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e15b974630;
T_2 ;
    %wait E_000001e15b97b560;
    %load/vec4 v000001e15b9d3300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e15b97ddd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e15b9d2c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e15b9d33a0_0;
    %assign/vec4 v000001e15b97ddd0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e15b94edd0;
T_3 ;
    %wait E_000001e15b97b560;
    %load/vec4 v000001e15b9d3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e15b9d3b20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e15b9d2ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001e15b9d2860_0;
    %assign/vec4 v000001e15b9d3b20_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e15b944780;
T_4 ;
    %wait E_000001e15b97bbe0;
    %load/vec4 v000001e15b97d650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e15b97e050_0, 0, 8;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001e15b97e0f0_0;
    %store/vec4 v000001e15b97e050_0, 0, 8;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001e15b97dfb0_0;
    %store/vec4 v000001e15b97e050_0, 0, 8;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001e15b97d510_0;
    %store/vec4 v000001e15b97e050_0, 0, 8;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001e15b97de70_0;
    %store/vec4 v000001e15b97e050_0, 0, 8;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e15b975f90;
T_5 ;
    %wait E_000001e15b97bc20;
    %load/vec4 v000001e15b97d330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e15b97d6f0_0, 0, 8;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001e15b97d470_0;
    %store/vec4 v000001e15b97d6f0_0, 0, 8;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001e15b97d5b0_0;
    %store/vec4 v000001e15b97d6f0_0, 0, 8;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001e15b97e190_0;
    %store/vec4 v000001e15b97d6f0_0, 0, 8;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001e15b97e230_0;
    %store/vec4 v000001e15b97d6f0_0, 0, 8;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e15b9714a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d39e0_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e15b9d39e0_0;
    %inv;
    %store/vec4 v000001e15b9d39e0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001e15b9714a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %vpi_call 2 146 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 147 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e15b9714a0 {0 0 0};
    %vpi_call 2 149 "$display", "===== Register File Test =====\012" {0 0 0};
    %vpi_call 2 152 "$display", "Test 1: Reset Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3080_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3080_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 158 "$display", "After reset - R0: %h, R1: %h", v000001e15b9d3a80_0, v000001e15b9d3c60_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 160 "$display", "After reset - R2: %h, R3: %h", v000001e15b9d3a80_0, v000001e15b9d3c60_0 {0 0 0};
    %vpi_call 2 163 "$display", "\012Test 2: Write to Individual Registers" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 170, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %vpi_call 2 168 "$display", "Write %h to R0, Read R0: %h %s", 8'b10101010, v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %vpi_call 2 173 "$display", "Write %h to R1, Read R1: %h %s", 8'b10111011, v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 204, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %vpi_call 2 178 "$display", "Write %h to R2, Read R2: %h %s", 8'b11001100, v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 221, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %vpi_call 2 183 "$display", "Write %h to R3, Read R3: %h %s", 8'b11011101, v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 187 "$display", "\012Test 3: Read All Registers via Port A" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 189 "$display", "Port A - R0: %h", v000001e15b9d3a80_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 190 "$display", "Port A - R1: %h", v000001e15b9d3a80_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 191 "$display", "Port A - R2: %h", v000001e15b9d3a80_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 192 "$display", "Port A - R3: %h", v000001e15b9d3a80_0 {0 0 0};
    %vpi_call 2 195 "$display", "\012Test 4: Read All Registers via Port B" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 196 "$display", "Port B - R0: %h", v000001e15b9d3c60_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 197 "$display", "Port B - R1: %h", v000001e15b9d3c60_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 198 "$display", "Port B - R2: %h", v000001e15b9d3c60_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 199 "$display", "Port B - R3: %h", v000001e15b9d3c60_0 {0 0 0};
    %vpi_call 2 202 "$display", "\012Test 5: Simultaneous Dual-Port Read" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 204 "$display", "Read R0 and R1 simultaneously: Port_A=%h, Port_B=%h", v000001e15b9d3a80_0, v000001e15b9d3c60_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 207 "$display", "Read R2 and R3 simultaneously: Port_A=%h, Port_B=%h", v000001e15b9d3a80_0, v000001e15b9d3c60_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 210 "$display", "Read R0 and R3 simultaneously: Port_A=%h, Port_B=%h", v000001e15b9d3a80_0, v000001e15b9d3c60_0 {0 0 0};
    %vpi_call 2 213 "$display", "\012Test 6: Write Disable Test" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 170, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %vpi_call 2 219 "$display", "Attempt write %h to R0 with write_en=0, R0 remains: %h %s", 8'b11111111, v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 223 "$display", "\012Test 7: Overwrite Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 17, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %vpi_call 2 229 "$display", "Overwrite R0 with %h: %h %s", 8'b00010001, v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 233 "$display", "\012Test 8: Write While Reading" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 239 "$display", "Writing to R2, Reading R1=%h, R3=%h (should be unaffected)", v000001e15b9d3a80_0, v000001e15b9d3c60_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 153, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %vpi_call 2 242 "$display", "Now read R2: %h %s", v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 245 "$display", "\012Test 9: Sequential Writes to All Registers" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 16, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %vpi_call 2 253 "$display", "R0: %h (expected 10) %s", v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %vpi_call 2 254 "$display", "R1: %h (expected 20) %s", v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 48, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %vpi_call 2 255 "$display", "R2: %h (expected 30) %s", v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 64, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %vpi_call 2 256 "$display", "R3: %h (expected 40) %s", v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 259 "$display", "\012Test 10: Reset After Writing" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 238, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3080_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3080_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001e15b9d3c60_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %vpi_call 2 272 "$display", "After reset: R0=%h, R1=%h %s", v000001e15b9d3a80_0, v000001e15b9d3c60_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e15b9d2d60_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001e15b9d3c60_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %vpi_call 2 275 "$display", "After reset: R2=%h, R3=%h %s", v000001e15b9d3a80_0, v000001e15b9d3c60_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 279 "$display", "\012Test 11: Reset Priority Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d2e00_0, 0, 2;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000001e15b9d3800_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e15b9d3080_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e15b9d3d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e15b9d3620_0, 0, 2;
    %delay 1000, 0;
    %load/vec4 v000001e15b9d3a80_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 6;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %vpi_call 2 289 "$display", "Reset while writing: R0=%h (expected 00) %s", v000001e15b9d3a80_0, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 292 "$display", "\012===== Test Complete =====" {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 294 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001e15b9714a0;
T_8 ;
    %vpi_call 2 299 "$monitor", "Time=%0t | clk=%b rst=%b we=%b | wsel=%b data_in=%h | pa_sel=%b pa_data=%h | pb_sel=%b pb_data=%h", $time, v000001e15b9d39e0_0, v000001e15b9d3080_0, v000001e15b9d3d00_0, v000001e15b9d2e00_0, v000001e15b9d3800_0, v000001e15b9d3620_0, v000001e15b9d3a80_0, v000001e15b9d2d60_0, v000001e15b9d3c60_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register_file.v";
