{"vcs1":{"timestamp_begin":1728747937.905069747, "rt":1.76, "ut":0.67, "st":0.23}}
{"vcselab":{"timestamp_begin":1728747939.718028250, "rt":0.89, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1728747940.663731186, "rt":0.29, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728747937.407845238}
{"VCS_COMP_START_TIME": 1728747937.407845238}
{"VCS_COMP_END_TIME": 1728747942.499136986}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332528}}
{"stitch_vcselab": {"peak_mem": 231552}}
