Reading timing models for corner nom_tt_025C_1v80…
Reading cell library for the 'nom_tt_025C_1v80' corner at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading top-level netlist at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_03-44-41/06-yosys-synthesis/systolic_top_uart_4parallel_q8_24.nl.v'…
Linking design 'systolic_top_uart_4parallel_q8_24' from netlist…
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: start_in (input port clocked by clk)
Endpoint: _10_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  4.000000    4.000000 ^ input external delay
     2    0.004037    0.026020    0.014613    4.014613 ^ start_in (in)
                                                         start_in (net)
                      0.026020    0.000000    4.014613 ^ _07_/A_N (sky130_fd_sc_hd__and2b_2)
     1    0.002233    0.034458    0.192300    4.206913 v _07_/X (sky130_fd_sc_hd__and2b_2)
                                                         _00_ (net)
                      0.034458    0.000000    4.206913 v _10_/D (sky130_fd_sc_hd__dfstp_2)
                                              4.206913   data arrival time
---------------------------------------------------------------------------------------------
(Path is unconstrained)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 23 unannotated drivers.
 clk_in
 opcode_in0
 opcode_in1
 opcode_in2
 opcode_in3
 rst_in
 start_in
 tx_in
 _05_/Y
 _06_/X
 _07_/X
 _08_/Y
 _09_/Y
 _10_/Q
 _11_/Q
 _12_/Q
 _13_/X
 _14_/X
 _15_/X
 _16_/X
 _17_/X
 _18_/X
 _19_/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_1v80 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_1v80 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_1v80 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 3 unclocked register/latch pins.
  _10_/CLK
  _11_/CLK
  _12_/CLK
Warning: There are 11 unconstrained endpoints.
  busy_out
  done_out
  out4
  out5
  out6
  out7
  out8
  rx_out
  _10_/D
  _11_/D
  _12_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.181365e-07 0.000000e+00 3.491286e-11 3.181714e-07  65.7%
Combinational        7.961908e-08 8.621640e-08 6.636545e-11 1.659018e-07  34.3%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                3.977556e-07 8.621640e-08 1.012783e-10 4.840733e-07 100.0%
                            82.2%        17.8%         0.0%
%OL_METRIC_F power__internal__total 3.9775562754584826e-7
%OL_METRIC_F power__switching__total 8.621639580042029e-8
%OL_METRIC_F power__leakage__total 1.0127832600348441e-10
%OL_METRIC_F power__total 4.840733254241059e-7

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_1v80 0.000000
======================= nom_tt_025C_1v80 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_1v80 0.000000
======================= nom_tt_025C_1v80 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_1v80 INF
nom_tt_025C_1v80: INF
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_1v80 INF
nom_tt_025C_1v80: INF
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_1v80 0.000000
nom_tt_025C_1v80: 0.000000
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_1v80 0.000000
nom_tt_025C_1v80: 0.000000
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_1v80 0
nom_tt_025C_1v80: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_1v80 0.0
nom_tt_025C_1v80: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_1v80 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_1v80 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_1v80 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_1v80 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80 0
%OL_END_REPORT
Writing SDF files for all corners…
