
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={33,rS,rT,offset}
	F3= ICache[addr]={33,rS,rT,offset}

IF	F4= CP0.ASID=>IMMU.PID
	F5= PC.Out=>IMMU.IEA
	F6= IMMU.Addr=>IAddrReg.In
	F7= IMMU.Hit=>CU_IF.IMMUHit
	F8= PC.Out=>ICache.IEA
	F9= ICache.Out=>IR_IMMU.In
	F10= ICache.Out=>ICacheReg.In
	F11= ICache.Hit=>CU_IF.ICacheHit
	F12= ICache.Out=>IR_ID.In
	F13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F15= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F17= ICache.Hit=>FU.ICacheHit
	F18= FU.Halt_IF=>CU_IF.Halt
	F19= FU.Bub_IF=>CU_IF.Bub
	F20= CtrlASIDIn=0
	F21= CtrlCP0=0
	F22= CtrlEPCIn=0
	F23= CtrlExCodeIn=0
	F24= CtrlIMMU=0
	F25= CtrlPC=0
	F26= CtrlPCInc=1
	F27= CtrlIAddrReg=0
	F28= CtrlICache=0
	F29= CtrlIR_IMMU=0
	F30= CtrlICacheReg=0
	F31= CtrlIR_ID=1
	F32= CtrlIMem=0
	F33= CtrlIRMux=0
	F34= CtrlGPR=0
	F35= CtrlA_EX=0
	F36= CtrlB_EX=0
	F37= CtrlIR_EX=0
	F38= CtrlALUOut_MEM=0
	F39= CtrlIR_MEM=0
	F40= CtrlDMMU=0
	F41= CtrlDAddrReg_DMMU1=0
	F42= CtrlDCache=0
	F43= CtrlDCacheReg=0
	F44= CtrlDR_DMMU1=0
	F45= CtrlIR_DMMU1=0
	F46= CtrlIR_WB=0
	F47= CtrlA_MEM=0
	F48= CtrlA_WB=0
	F49= CtrlB_MEM=0
	F50= CtrlB_WB=0
	F51= CtrlALUOut_DMMU1=0
	F52= CtrlALUOut_WB=0
	F53= CtrlDR_WB=0
	F54= CtrlDAddrReg_MEM=0
	F55= CtrlDAddrReg_WB=0
	F56= CtrlDR_DMMU2=0
	F57= CtrlDMem=0
	F58= CtrlDMem8Word=0
	F59= CtrlIR_DMMU2=0
	F60= CtrlALUOut_DMMU2=0
	F61= CtrlDAddrReg_DMMU2=0
	F62= GPR[rS]=base

ID	F105= IR_ID.Out=>FU.IR_ID
	F106= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F107= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F108= IR_ID.Out31_26=>CU_ID.Op
	F109= IR_ID.Out25_21=>GPR.RReg1
	F110= IR_ID.Out15_0=>IMMEXT.In
	F111= GPR.Rdata1=>FU.InID1
	F112= IR_ID.Out25_21=>FU.InID1_RReg
	F113= FU.OutID1=>A_EX.In
	F114= IMMEXT.Out=>B_EX.In
	F115= IR_ID.Out=>IR_EX.In
	F116= FU.Halt_ID=>CU_ID.Halt
	F117= FU.Bub_ID=>CU_ID.Bub
	F118= FU.InID2_RReg=5'b00000
	F119= CtrlASIDIn=0
	F120= CtrlCP0=0
	F121= CtrlEPCIn=0
	F122= CtrlExCodeIn=0
	F123= CtrlIMMU=0
	F124= CtrlPC=0
	F125= CtrlPCInc=0
	F126= CtrlIAddrReg=0
	F127= CtrlICache=0
	F128= CtrlIR_IMMU=0
	F129= CtrlICacheReg=0
	F130= CtrlIR_ID=0
	F131= CtrlIMem=0
	F132= CtrlIRMux=0
	F133= CtrlGPR=0
	F134= CtrlA_EX=1
	F135= CtrlB_EX=1
	F136= CtrlIR_EX=1
	F137= CtrlALUOut_MEM=0
	F138= CtrlIR_MEM=0
	F139= CtrlDMMU=0
	F140= CtrlDAddrReg_DMMU1=0
	F141= CtrlDCache=0
	F142= CtrlDCacheReg=0
	F143= CtrlDR_DMMU1=0
	F144= CtrlIR_DMMU1=0
	F145= CtrlIR_WB=0
	F146= CtrlA_MEM=0
	F147= CtrlA_WB=0
	F148= CtrlB_MEM=0
	F149= CtrlB_WB=0
	F150= CtrlALUOut_DMMU1=0
	F151= CtrlALUOut_WB=0
	F152= CtrlDR_WB=0
	F153= CtrlDAddrReg_MEM=0
	F154= CtrlDAddrReg_WB=0
	F155= CtrlDR_DMMU2=0
	F156= CtrlDMem=0
	F157= CtrlDMem8Word=0
	F158= CtrlIR_DMMU2=0
	F159= CtrlALUOut_DMMU2=0
	F160= CtrlDAddrReg_DMMU2=0

EX	F161= IR_EX.Out=>FU.IR_EX
	F162= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F163= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F164= IR_EX.Out31_26=>CU_EX.Op
	F165= A_EX.Out=>ALU.A
	F166= B_EX.Out=>ALU.B
	F167= ALU.Func=6'b010010
	F168= ALU.Out=>ALUOut_MEM.In
	F169= IR_EX.Out=>IR_MEM.In
	F170= IR_EX.Out20_16=>FU.InEX_WReg
	F171= CtrlASIDIn=0
	F172= CtrlCP0=0
	F173= CtrlEPCIn=0
	F174= CtrlExCodeIn=0
	F175= CtrlIMMU=0
	F176= CtrlPC=0
	F177= CtrlPCInc=0
	F178= CtrlIAddrReg=0
	F179= CtrlICache=0
	F180= CtrlIR_IMMU=0
	F181= CtrlICacheReg=0
	F182= CtrlIR_ID=0
	F183= CtrlIMem=0
	F184= CtrlIRMux=0
	F185= CtrlGPR=0
	F186= CtrlA_EX=0
	F187= CtrlB_EX=0
	F188= CtrlIR_EX=0
	F189= CtrlALUOut_MEM=1
	F190= CtrlIR_MEM=1
	F191= CtrlDMMU=0
	F192= CtrlDAddrReg_DMMU1=0
	F193= CtrlDCache=0
	F194= CtrlDCacheReg=0
	F195= CtrlDR_DMMU1=0
	F196= CtrlIR_DMMU1=0
	F197= CtrlIR_WB=0
	F198= CtrlA_MEM=0
	F199= CtrlA_WB=0
	F200= CtrlB_MEM=0
	F201= CtrlB_WB=0
	F202= CtrlALUOut_DMMU1=0
	F203= CtrlALUOut_WB=0
	F204= CtrlDR_WB=0
	F205= CtrlDAddrReg_MEM=0
	F206= CtrlDAddrReg_WB=0
	F207= CtrlDR_DMMU2=0
	F208= CtrlDMem=0
	F209= CtrlDMem8Word=0
	F210= CtrlIR_DMMU2=0
	F211= CtrlALUOut_DMMU2=0
	F212= CtrlDAddrReg_DMMU2=0
	F213= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a
	F214= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=data

MEM	F215= IR_MEM.Out=>FU.IR_MEM
	F216= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F217= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F218= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F219= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F220= IR_MEM.Out31_26=>CU_MEM.Op
	F221= CP0.ASID=>DMMU.PID
	F222= ALUOut_MEM.Out=>DMMU.IEA
	F223= DMMU.Addr=>DAddrReg_DMMU1.In
	F224= DMMU.Hit=>CU_MEM.DMMUHit
	F225= ALUOut_MEM.Out=>DCache.IEA
	F226= DCache.Out=>DCacheReg.In
	F227= DCache.Out=>DR_DMMU1.In
	F228= DCache.Hit=>CU_MEM.DCacheHit
	F229= IR_MEM.Out=>IR_DMMU1.In
	F230= ALUOut_MEM.Out=>ALUOut_DMMU1.In
	F231= DCache.Out=>DR_DMMU1.In
	F232= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F233= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F234= DCache.Hit=>FU.DCacheHit
	F235= IR_MEM.Out20_16=>FU.InMEM_WReg
	F236= CtrlASIDIn=0
	F237= CtrlCP0=0
	F238= CtrlEPCIn=0
	F239= CtrlExCodeIn=0
	F240= CtrlIMMU=0
	F241= CtrlPC=0
	F242= CtrlPCInc=0
	F243= CtrlIAddrReg=0
	F244= CtrlICache=0
	F245= CtrlIR_IMMU=0
	F246= CtrlICacheReg=0
	F247= CtrlIR_ID=0
	F248= CtrlIMem=0
	F249= CtrlIRMux=0
	F250= CtrlGPR=0
	F251= CtrlA_EX=0
	F252= CtrlB_EX=0
	F253= CtrlIR_EX=0
	F254= CtrlALUOut_MEM=0
	F255= CtrlIR_MEM=0
	F256= CtrlDMMU=0
	F257= CtrlDAddrReg_DMMU1=1
	F258= CtrlDCache=0
	F259= CtrlDCacheReg=1
	F260= CtrlDR_DMMU1=1
	F261= CtrlIR_DMMU1=1
	F262= CtrlIR_WB=0
	F263= CtrlA_MEM=0
	F264= CtrlA_WB=0
	F265= CtrlB_MEM=0
	F266= CtrlB_WB=0
	F267= CtrlALUOut_DMMU1=1
	F268= CtrlALUOut_WB=0
	F269= CtrlDR_WB=0
	F270= CtrlDAddrReg_MEM=0
	F271= CtrlDAddrReg_WB=0
	F272= CtrlDR_DMMU2=0
	F273= CtrlDMem=0
	F274= CtrlDMem8Word=0
	F275= CtrlIR_DMMU2=0
	F276= CtrlALUOut_DMMU2=0
	F277= CtrlDAddrReg_DMMU2=0

MEM(DMMU1)	F278= IR_DMMU1.Out=>FU.IR_DMMU1
	F279= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F280= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F281= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F282= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F283= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F284= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F285= DCacheReg.Out=>DR_DMMU2.In
	F286= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack
	F287= CP0.ASID=>DMMU.PID
	F288= DCache.RLineEA=>DMMU.IEAR
	F289= DMMU.AddrR=>DMem.MEM8WordWAddr
	F290= DCache.RLineData=>DMem.MEM8WordWData
	F291= IR_DMMU1.Out=>IR_DMMU2.In
	F292= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In
	F293= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In
	F294= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg
	F295= CtrlASIDIn=0
	F296= CtrlCP0=0
	F297= CtrlEPCIn=0
	F298= CtrlExCodeIn=0
	F299= CtrlIMMU=0
	F300= CtrlPC=0
	F301= CtrlPCInc=0
	F302= CtrlIAddrReg=0
	F303= CtrlICache=0
	F304= CtrlIR_IMMU=0
	F305= CtrlICacheReg=0
	F306= CtrlIR_ID=0
	F307= CtrlIMem=0
	F308= CtrlIRMux=0
	F309= CtrlGPR=0
	F310= CtrlA_EX=0
	F311= CtrlB_EX=0
	F312= CtrlIR_EX=0
	F313= CtrlALUOut_MEM=0
	F314= CtrlIR_MEM=0
	F315= CtrlDMMU=0
	F316= CtrlDAddrReg_DMMU1=0
	F317= CtrlDCache=0
	F318= CtrlDCacheReg=0
	F319= CtrlDR_DMMU1=0
	F320= CtrlIR_DMMU1=0
	F321= CtrlIR_WB=0
	F322= CtrlA_MEM=0
	F323= CtrlA_WB=0
	F324= CtrlB_MEM=0
	F325= CtrlB_WB=0
	F326= CtrlALUOut_DMMU1=0
	F327= CtrlALUOut_WB=0
	F328= CtrlDR_WB=0
	F329= CtrlDAddrReg_MEM=0
	F330= CtrlDAddrReg_WB=0
	F331= CtrlDR_DMMU2=1
	F332= CtrlDMem=0
	F333= CtrlDMem8Word=1
	F334= CtrlIR_DMMU2=1
	F335= CtrlALUOut_DMMU2=1
	F336= CtrlDAddrReg_DMMU2=1

MEM(DMMU2)	F337= IR_DMMU2.Out=>FU.IR_DMMU2
	F338= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F339= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F340= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F341= ALUOut_DMMU2.Out=>DCache.IEA
	F342= DAddrReg_DMMU2.Out=>DMem.RAddr
	F343= DMem.MEM8WordOut=>DCache.WData
	F344= DMem.Out=>DR_WB.In
	F345= IR_DMMU2.Out=>IR_WB.In
	F346= ALUOut_DMMU2.Out=>ALUOut_WB.In
	F347= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg
	F348= CtrlASIDIn=0
	F349= CtrlCP0=0
	F350= CtrlEPCIn=0
	F351= CtrlExCodeIn=0
	F352= CtrlIMMU=0
	F353= CtrlPC=0
	F354= CtrlPCInc=0
	F355= CtrlIAddrReg=0
	F356= CtrlICache=0
	F357= CtrlIR_IMMU=0
	F358= CtrlICacheReg=0
	F359= CtrlIR_ID=0
	F360= CtrlIMem=0
	F361= CtrlIRMux=0
	F362= CtrlGPR=0
	F363= CtrlA_EX=0
	F364= CtrlB_EX=0
	F365= CtrlIR_EX=0
	F366= CtrlALUOut_MEM=0
	F367= CtrlIR_MEM=0
	F368= CtrlDMMU=0
	F369= CtrlDAddrReg_DMMU1=0
	F370= CtrlDCache=1
	F371= CtrlDCacheReg=0
	F372= CtrlDR_DMMU1=0
	F373= CtrlIR_DMMU1=0
	F374= CtrlIR_WB=1
	F375= CtrlA_MEM=0
	F376= CtrlA_WB=0
	F377= CtrlB_MEM=0
	F378= CtrlB_WB=0
	F379= CtrlALUOut_DMMU1=0
	F380= CtrlALUOut_WB=1
	F381= CtrlDR_WB=1
	F382= CtrlDAddrReg_MEM=0
	F383= CtrlDAddrReg_WB=0
	F384= CtrlDR_DMMU2=0
	F385= CtrlDMem=0
	F386= CtrlDMem8Word=0
	F387= CtrlIR_DMMU2=0
	F388= CtrlALUOut_DMMU2=0
	F389= CtrlDAddrReg_DMMU2=0

WB	F390= IR_WB.Out=>FU.IR_WB
	F391= IR_WB.Out31_26=>CU_WB.Op
	F392= IR_WB.Out20_16=>GPR.WReg
	F393= DR_WB.Out=>MemDataSelL.In
	F394= ALUOut_WB.Out1_0=>MemDataSelL.Addr
	F395= MemDataSelL.Func=6'b001010
	F396= MemDataSelL.Out=>GPR.WData
	F397= MemDataSelL.Out=>FU.InWB
	F398= IR_WB.Out20_16=>FU.InWB_WReg
	F399= CtrlASIDIn=0
	F400= CtrlCP0=0
	F401= CtrlEPCIn=0
	F402= CtrlExCodeIn=0
	F403= CtrlIMMU=0
	F404= CtrlPC=0
	F405= CtrlPCInc=0
	F406= CtrlIAddrReg=0
	F407= CtrlICache=0
	F408= CtrlIR_IMMU=0
	F409= CtrlICacheReg=0
	F410= CtrlIR_ID=0
	F411= CtrlIMem=0
	F412= CtrlIRMux=0
	F413= CtrlGPR=1
	F414= CtrlA_EX=0
	F415= CtrlB_EX=0
	F416= CtrlIR_EX=0
	F417= CtrlALUOut_MEM=0
	F418= CtrlIR_MEM=0
	F419= CtrlDMMU=0
	F420= CtrlDAddrReg_DMMU1=0
	F421= CtrlDCache=0
	F422= CtrlDCacheReg=0
	F423= CtrlDR_DMMU1=0
	F424= CtrlIR_DMMU1=0
	F425= CtrlIR_WB=0
	F426= CtrlA_MEM=0
	F427= CtrlA_WB=0
	F428= CtrlB_MEM=0
	F429= CtrlB_WB=0
	F430= CtrlALUOut_DMMU1=0
	F431= CtrlALUOut_WB=0
	F432= CtrlDR_WB=0
	F433= CtrlDAddrReg_MEM=0
	F434= CtrlDAddrReg_WB=0
	F435= CtrlDR_DMMU2=0
	F436= CtrlDMem=0
	F437= CtrlDMem8Word=0
	F438= CtrlIR_DMMU2=0
	F439= CtrlALUOut_DMMU2=0
	F440= CtrlDAddrReg_DMMU2=0

POST	F441= PC[Out]=addr+4
	F442= GPR[rT]={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}
	F443= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})
	F444= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()

