http://scholar.google.com/scholar?hl=en&q=A.+Agrawal%2C+G.+Fohler%2C+J.+Freitag%2C+J.+Nowotsch%2C+S.+Uhrig%2C+and+M.+Paulitsch.+2017.+Contention-aware+dynamic+memory+bandwidth+isolation+with+predictability+in+cots+multicores%3A+An+avionics+case+study.+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%292+%282017%29%2C+1%2D%2D2.
http://scholar.google.com/scholar?hl=en&q=A.+Agrawal%2C+R.+Mancuso%2C+R.+Pellizzoni%2C+and+G.+Fohler.+2018.+Analysis+of+dynamic+memory+bandwidth+regulation+in+multi-core+real-time+systems.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%29.+230%2D%2D241.
http://scholar.google.com/scholar?hl=en&q=A.+Alhammad+and+R.+Pellizzoni.+2014.+Schedulability+analysis+of+global+memory-predictable+scheduling.+In+Proceedings+of+the+IEEE+8+ACM+International+Conference+on+Embedded+Software+%28EMSOFT%E2%80%9914%29.+1%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=A.+Alhammad+and+R.+Pellizzoni.+2014.+Time-predictable+execution+of+multithreaded+applications+on+multicore+systems.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9914%29.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=A.+Alhammad%2C+S.+Wasly%2C+and+R.+Pellizzoni.+2015.+Memory+efficient+global+scheduling+of+real-time+tasks.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9915%29.+285%2D%2D296.
http://scholar.google.com/scholar?hl=en&q=S.+Altmeyer%2C+R.+I.+Davis%2C+L.+Indrusiak%2C+C.+Maiza%2C+V.+Nelis%2C+and+J.+Reineke.+2015.+A+generic+and+compositional+framework+for+multicore+response+time+analysis.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9915%29.+129%2D%2D138.
http://scholar.google.com/scholar?hl=en&q=J.+H.+Anderson%2C+J.+M.+Calandrino%2C+and+U.+C.+Devi.+2006.+Real-time+scheduling+on+multicore+platforms.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9906%29.+179%2D%2D190.+10.1109%2FRTAS.2006.35+
http://scholar.google.com/scholar?hl=en&q=B.+Andersson%2C+A.+Easwaran%2C+and+J.+Lee.+2010.+Finding+an+upper+bound+on+the+increase+in+execution+time+due+to+contention+on+the+memory+bus+in+COTS-based+multicore+systems.+SIGBED+Rev.+7%2C+1+%28Jan.+2010%29%2C+Article+4%2C+4+pages.+10.1145%2F1851166.1851172+
http://scholar.google.com/scholar?hl=en&q=B.+Andersson%2C+H.+Kim%2C+D.+de+Niz%2C+M.+Klein%2C+R.+Rajkumar%2C+and+J.+Lehoczky.+2018.+Schedulability+analysis+of+tasks+with+corunner-dependent+execution+times.+ACM+Transactions+on+Embedded+Computing+Systems+17%2C+3+%282018%29%2C+71%3A1%2D%2D71%3A29.
http://scholar.google.com/scholar?hl=en&q=A.+Andrei%2C+P.+Eles%2C+Z.+Peng%2C+and+J.+Rosen.+2008.+Predictable+implementation+of+real-time+applications+on+multiprocessor+systems-on-chip.+In+21st+International+Conference+on+VLSI+Design+%28VLSID+2008%29.+103%2D%2D110.+10.1109%2FVLSI.2008.33+
http://scholar.google.com/scholar?hl=en&q=M.+A.+Awan%2C+P.+F.+Souto%2C+K.+Bletsas%2C+B.+Akesson%2C+and+E.+Tovar.+2018.+Mixed-criticality+scheduling+with+memory+bandwidth+regulation.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9918%29.
http://scholar.google.com/scholar?hl=en&q=M.+A.+Awan%2C+P.+F.+Souto%2C+K.+Bletsas%2C+B.+Akesson%2C+and+E.+Tovar.+2018.+Worst-case+stall+analysis+for+multicore+architectures+with+two+memory+controllers.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9918%29.+2%3A1%2D%2D2%3A22.
http://scholar.google.com/scholar?hl=en&q=M.+A.+Awan%2C+P.+F.+Souto%2C+B.+Akesson%2C+K.+Bletsas%2C+and+E.+Tovar.+2018.+Uneven+memory+regulation+for+scheduling+IMA+applications+on+multi-core+platforms.+Real-Time+Systems+%28Nov.+2018%29.+10.1007%2Fs11241-018-9322-y+
http://scholar.google.com/scholar?hl=en&q=S.+Bak%2C+G.+Yao%2C+R.+Pellizzoni%2C+and+M.+Caccamo.+2012.+Memory-aware+scheduling+of+multicore+task+sets+for+real-time+systems.+In+Proceedings+of+the+IEEE+International+Conference+on+Embedded+and+Real-Time+Computing+Systems+and+Applications+%28RTCSA%E2%80%9912%29.+300%2D%2D309.+10.1109%2FRTCSA.2012.48+
http://scholar.google.com/scholar?hl=en&q=M.+Becker%2C+D.+Dasari%2C+B.+Nicolic%2C+B.+%C3%85kesson%2C+V.+N%C3%A9lis%2C+and+T.+Nolte.+2016.+Contention-free+execution+of+automotive+applications+on+a+clustered+many-core+platform.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9916%29.+14%2D%2D24.
http://scholar.google.com/scholar?hl=en&q=M.+Behnam%2C+R.+Inam%2C+T.+Nolte%2C+and+M.+Sj%C3%B6din.+2013.+Multi-core+composability+in+the+face+of+memory-bus+contention.+SIGBED+Rev.+10%2C+3+%28Oct.+2013%29%2C+35%2D%2D42.+10.1145%2F2544350.2544354+
http://scholar.google.com/scholar?hl=en&q=F.+Boniol%2C+H.+Cass%C3%A9%2C+E.+Noulard%2C+and+C.+Pagetti.+2012.+Deterministic+execution+model+on+COTS+hardware.+In+Architecture+of+Computing+Systems+%2D%2D+ARCS+2012.+98%2D%2D110.+10.1007%2F978-3-642-28293-5_9+
http://scholar.google.com/scholar?hl=en&q=T.+Carle+and+H.+Cass%C3%A9.+2018.+Reducing+timing+interferences+in+real-time+applications+running+on+multicore+architectures.+In+Proceedings+of+the+Workshop+on+Worst-Case+Execution+Time+Analysis+%28WCET%E2%80%9918%29%2C+Vol.+63.+3%3A1%2D%2D3%3A12.
http://scholar.google.com/scholar?hl=en&q=T.+Carle%2C+D.+Potop-Butucaru%2C+Y.+Sorel%2C+and+D.+Lesens.+2015.+From+dataflow+specification+to+multiprocessor+partitioned+time-triggered+real-time+implementation.+Leibniz+Transactions+on+Embedded+Systems+%28LITES%29+2%2C+2+%282015%29%2C+01%3A1%2D%2D01%3A30.
http://scholar.google.com/scholar?hl=en&q=Certification+Authorities+Software+Team+%28CAST%29.+2016.+Position+Paper+CAST-32A+Multi-core+Processors.+Technical+Report.
http://scholar.google.com/scholar?hl=en&q=C.+W.+Chang%2C+J.+J.+Chen%2C+T.+W.+Kuo%2C+and+H.+Falk.+2015.+Real-time+task+scheduling+on+island-based+multi-core+platforms.+IEEE+Transactions+on+Parallel+and+Distributed+Systems+26%2C+2+%28Feb.+2015%29%2C+538%2D%2D550.
http://scholar.google.com/scholar?hl=en&q=C.+W.+Chang%2C+J.+J.+Chen%2C+W.+Munawar%2C+T.+W.+Kuo%2C+and+H.+Falk.+2012.+Partitioned+scheduling+for+real-time+tasks+on+multiprocessor+embedded+systems+with+programmable+shared+srams.+In+Proceedings+of+the+T10th+ACM+International+Conference+on+Embedded+Software.+ACM%2C+153%2D%2D162.
http://scholar.google.com/scholar?hl=en&q=S.+Chattopadhyay%2C+L.+K.+Chong%2C+A.+Roychoudhury%2C+T.+Kelter%2C+P.+Marwedel%2C+and+H.+Falk.+2014.+A+unified+WCET+analysis+framework+for+multicore+platforms.+ACM+Transactions+on+Embedded+Computing+Systems+%28TECS%29+13%2C+4s+%282014%29%2C+124.+10.1145%2F2584654+
http://scholar.google.com/scholar?hl=en&q=S.+Chattopadhyay%2C+C.+L.+Kee%2C+A.+Roychoudhury%2C+T.+Kelter%2C+P.+Marwedel%2C+and+H.+Falk.+2012.+A+unified+WCET+analysis+framework+for+multi-core+platforms.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9912%29.+99%2D%2D108.+10.1109%2FRTAS.2012.26+
http://scholar.google.com/scholar?hl=en&q=S.+Chattopadhyay+and+A.+Roychoudhury.+2011.+Static+bus+schedule+aware+scratchpad+allocation+in+multiprocessors.+SIGPLAN+Not.+46%2C+5+%28April+2011%29%2C+11%2D%2D20.+10.1145%2F2016603.1967680+
http://scholar.google.com/scholar?hl=en&q=S.+Chattopadhyay%2C+A.+Roychoudhury%2C+and+T.+Mitra.+2010.+Modeling+shared+cache+and+bus+in+multi-cores+for+timing+analysis.+In+Proceedings+of+the+13th+International+Workshop+on+Software+and+Compilers+for+Embedded+Systems+%28SCOPES%E2%80%9910%29.+ACM%2C+6%3A1%2D%2D6%3A10.
http://scholar.google.com/scholar?hl=en&q=S.+W.+Cheng%2C+J.+J.+Chen%2C+J.+Reineke%2C+and+T.+W.+Kuo.+2017.+Memory+bank+partitioning+for+fixed-priority+tasks+in+a+multi-core+system.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9917%29.+209%2D%2D219.
http://scholar.google.com/scholar?hl=en&q=S.+W.+Cheng%2C+C.+W.+Chang%2C+J.+J.+Chen%2C+T.+W.+Kuo%2C+and+P.+C.+Hsiu.+2016.+Many-core+real-time+task+scheduling+with+scratchpad+memory.+IEEE+Transactions+on+Parallel+and+Distributed+Systems+27%2C+10+%28Oct.+2016%29%2C+2953%2D%2D2966.+10.1109%2FTPDS.2016.2516519+
http://scholar.google.com/scholar?hl=en&q=M.+Chisholm%2C+N.+Kim%2C+B.+C.+Ward%2C+N.+Otterness%2C+J.+H.+Anderson%2C+and+F.+D.+Smith.+2016.+Reconciling+the+tension+between+hardware+isolation+and+data+sharing+in+mixed-criticality%2C+multicore+systems.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9916%29.+IEEE%2C+57%2D%2D68.
http://scholar.google.com/scholar?hl=en&q=M.+Chisholm%2C+B.+C.+Ward%2C+N.+Kim%2C+and+J.+H.+Anderson.+2015.+Cache+sharing+and+isolation+tradeoffs+in+multicore+mixed-criticality+systems.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9915%29.+305%2D%2D316.+10.1109%2FRTSS.2015.36+
http://scholar.google.com/scholar?hl=en&q=J.+Choi%2C+D.+Kang%2C+and+S.+Ha.+2016.+Conservative+modeling+of+shared+resource+contention+for+dependent+tasks+in+partitioned+multi-core+systems.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9916%29.+181%2D%2D186.
http://scholar.google.com/scholar?hl=en&q=D.+Dasari%2C+B.+Akesson%2C+V.+Nelis%2C+M.+A.+Awan%2C+and+S.+M.+Petters.+2013.+Identifying+the+sources+of+unpredictability+in+COTS-based+multicore+systems.+In+Proceedings+of+the+IEEE+International+Symposium+on+Industrial+Embedded+Systems+%28SIES%E2%80%9913%29.+39%2D%2D48.
http://scholar.google.com/scholar?hl=en&q=D.+Dasari%2C+B.+Andersson%2C+V.+Nelis%2C+S.+M.+Petters%2C+A.+Easwaran%2C+and+J.+Lee.+2011.+Response+time+analysis+of+COTS-based+multicores+considering+the+contention+on+the+shared+memory+bus.+In+International+Conference+on+Trust%2C+Security+and+Privacy+in+Computing+and+Communications.+1068%2D%2D1075.+10.1109%2FTrustCom.2011.146+
http://scholar.google.com/scholar?hl=en&q=D.+Dasari+and+V.+Nelis.+2012.+An+analysis+of+the+impact+of+bus+contention+on+the+WCET+in+multicores.+In+Proceedings+of+the+IEEE+International+Conference+on+High+Performance+Computing+and+Communication.+IEEE+Computer+Society%2C+Washington%2C+DC%2C+1450%2D%2D1457.+10.1109%2FHPCC.2012.212+
http://scholar.google.com/scholar?hl=en&q=D.+Dasari%2C+V.+Nelis%2C+and+B.+Akesson.+2015.+A+framework+for+memory+contention+analysis+in+multi-core+platforms.+Real-Time+Systems+%282015%29%2C+1%2D%2D51.
http://scholar.google.com/scholar?hl=en&q=D.+Dasari%2C+V.+Nelis%2C+and+Benny+Akesson.+2016.+A+framework+for+memory+contention+analysis+in+multi-core+platforms.+Real-Time+Systems+52%2C+3+%28May+2016%29%2C+272%2D%2D322.
http://scholar.google.com/scholar?hl=en&q=R.+I.+Davis%2C+S.+Altmeyer%2C+L.+S.+Indrusiak%2C+C.+Maiza%2C+V.+Nelis%2C+and+J.+Reineke.+2017.+An+extensible+framework+for+multicore+response+time+analysis.+Real-Time+Systems+54%2C+3+%282017%29%2C+607%2D%2D661.+10.1007%2Fs11241-017-9285-4+
http://scholar.google.com/scholar?hl=en&q=R.+I.+Davis+and+A.+Burns.+2011.+A+survey+of+hard+real-time+scheduling+for+multiprocessor+systems.+ACM+Computing+Surveys+43%2C+4+%28Oct.+2011%29%2C+Article+35%2C+44+pages.+10.1145%2F1978802.1978814+
http://scholar.google.com/scholar?hl=en&q=H.+Ding%2C+Y.+Liang%2C+and+T.+Mitra.+2013.+Shared+cache+aware+task+mapping+for+WCRT+minimization.+In+Proceedings+of+the+2013+18th+Asia+and+South+Pacific+Design+Automation+Conference+%28ASP-DAC%E2%80%9913%29.+735%2D%2D740.
http://scholar.google.com/scholar?hl=en&q=F.+Farshchi%2C+P.+K.+Valsan%2C+R.+Mancuso%2C+and+H.+Yun.+2018.+Deterministic+memory+abstraction+and+supporting+multicore+system+architecture.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9918%29.+1%3A1%2D%2D1%3A25.
http://scholar.google.com/scholar?hl=en&q=J.+Freitag%2C+S.+Uhrig%2C+and+T.+Ungerer.+2018.+Virtual+timing+isolation+for+mixed-criticality+systems.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9918%29%2C+Vol.+106.+13%3A1%2D%2D13%3A23.
http://scholar.google.com/scholar?hl=en&q=G.+Giannopoulou%2C+K.+Lampka%2C+N.+Stoimenov%2C+and+L.+Thiele.+2012.+Timed+model+checking+with+abstractions%3A+Towards+worst-case+response+time+analysis+in+resource-sharing+manycore+systems.+In+Proceedings+of+the+10th+ACM+International+Conference+on+Embedded+Software.+ACM%2C+63%2D%2D72.
http://scholar.google.com/scholar?hl=en&q=G.+Giannopoulou%2C+N.+Stoimenov%2C+P.+Huang%2C+and+L.+Thiele.+2013.+Scheduling+of+mixed-criticality+applications+on+resource-sharing+multicore+systems.+In+Proceedings+of+the+IEEE+8+ACM+International+Conference+on+Embedded+Software+%28EMSOFT%E2%80%9913%29.+1%2D%2D15.+
http://scholar.google.com/scholar?hl=en&q=G.+Giannopoulou%2C+N.+Stoimenov%2C+P.+Huang%2C+and+L.+Thiele.+2014.+Mapping+mixed-criticality+applications+on+multi-core+architectures.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9914%29.+1%2D%2D6.+
http://scholar.google.com/scholar?hl=en&q=G.+Giannopoulou%2C+N.+Stoimenov%2C+P.+Huang%2C+L.+Thiele%2C+and+B.+D.+de+Dinechin.+2016.+Mixed-criticality+scheduling+on+cluster-based+manycores+with+shared+communication+and+storage+resources.+Real-Time+Systems+52%2C+4+%282016%29%2C+399%2D%2D449.+10.1007%2Fs11241-015-9227-y+
http://scholar.google.com/scholar?hl=en&q=G.+Gracioli%2C+A.+Alhammad%2C+R.+Mancuso%2C+A.+A.+Fr%C3%B6hlich%2C+and+R.+Pellizzoni.+2015.+A+survey+on+cache+management+mechanisms+for+real-time+embedded+systems.+ACM+Computing+Surveys+48%2C+2+%28Nov.+2015%29%2C+Article+32%2C+36+pages.+10.1145%2F2830555+
http://scholar.google.com/scholar?hl=en&q=G.+Gracioli+and+A.+A.+Fr%C3%B6hlich.+2014.+On+the+influence+of+shared+memory+contention+in+real-time+multicore+applications.+In+Brazilian+Symposium+on+Computing+Systems+Engineering.+25%2D%2D30.+10.1109%2FSBESC.2014.8+
http://scholar.google.com/scholar?hl=en&q=N.+Guan%2C+M.+Stigge%2C+W.+Yi%2C+and+G.+Yu.+2009.+Cache-aware+scheduling+and+analysis+for+multicores.+In+Proceedings+of+the+IEEE+8+ACM+International+Conference+on+Embedded+Software+%28EMSOFT%E2%80%9909%29.+245%2D%2D254.
http://scholar.google.com/scholar?hl=en&q=D.+Guo%2C+M.+Hassan%2C+R.+Pellizzoni%2C+and+H.+Patel.+2018.+A+comparative+study+of+predictable+DRAM+controllers.+ACM+Transactions+on+Embedded+Computing+Systems+17%2C+2+%28Feb.+2018%29%2C+Article+53%2C+23+pages.+10.1145%2F3158208+
http://scholar.google.com/scholar?hl=en&q=Z.+Guo%2C+Y.+Zhang%2C+L.+Wang%2C+and+Z.+Zhang.+2017.+Work-in-progress%3A+Cache-aware+partitioned+EDF+scheduling+for+multi-core+real-time+systems.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9917%29.+384%2D%2D386.
http://scholar.google.com/scholar?hl=en&q=A.+Gustavsson%2C+A.+Ermedahl%2C+B.+Lisper%2C+and+P.+Pettersson.+2010.+Towards+WCET+analysis+of+multicore+architectures+using+UPPAAL.+In+Proceedings+of+the+Workshop+on+Worst-Case+Execution+Time+Analysis+%28WCET%E2%80%9910%29.+101%2D%2D112.
http://scholar.google.com/scholar?hl=en&q=S.+Hahn%2C+M.+Jacobs%2C+and+J.+Reineke.+2016.+Enabling+compositionality+for+multicore+timing+analysis.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9916%29.+299%2D%2D308.
http://scholar.google.com/scholar?hl=en&q=S.+Hahn%2C+J.+Reineke%2C+and+R.+Wilhelm.+2013.+Towards+compositionality+in+execution+time+analysis+%2D%2D+Definition+and+challenges.+In+Proceedings+of+the+Workshop+on+Compositional+Theory+and+Technology+for+Real-Time+Embedded+Systems+%28CRTS%E2%80%9913%29.
http://scholar.google.com/scholar?hl=en&q=D.+Hardy%2C+T.+Piquet%2C+and+I.+Puaut.+2009.+Using+bypass+to+tighten+WCET+estimates+for+multi-core+processors+with+shared+instruction+caches.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9909%29.+68%2D%2D77.
http://scholar.google.com/scholar?hl=en&q=M.+Hassan.+2018.+On+the+off-chip+memory+latency+of+real-time+systems%3A+Is+DDR+DRAM+really+the+best+option%3F+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9918%29.+495%2D%2D505.
http://scholar.google.com/scholar?hl=en&q=M.+Hassan%2C+A.+M.+Kaushik%2C+and+H.+Patel.+2017.+Predictable+cache+coherence+for+multi-core+real-time+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9917%29.+235%2D%2D246.
http://scholar.google.com/scholar?hl=en&q=M.+Hassan+and+R.+Pellizzoni.+2018.+Bounding+DRAM+interference+in+COTS+heterogeneous+MPSoCs+for+mixed+criticality+systems.+In+Proceedings+of+the+IEEE+8+ACM+International+Conference+on+Embedded+Software+%28EMSOFT%E2%80%9918%29.
http://scholar.google.com/scholar?hl=en&q=F.+Hebbache%2C+M.+Jan%2C+F.+Brandner%2C+and+L.+Pautet.+2018.+Shedding+the+shackles+of+time-division+multiplexing.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9918%29.+456%2D%2D468.
http://scholar.google.com/scholar?hl=en&q=S.+Hesham%2C+J.+Rettkowski%2C+D.+Goehringer%2C+and+M.+A.+Abd+El+Ghany.+2017.+Survey+on+real-time+networks-on-chip.+IEEE+Transactions+on+Parallel+and+Distributed+Systems+28%2C+5+%28May+2017%29%2C+1500%2D%2D1517.+10.1109%2FTPDS.2016.2623619+
http://scholar.google.com/scholar?hl=en&q=W.+H.+Huang%2C+J.+J.+Chen%2C+and+J.+Reineke.+2016.+MIRROR%3A+Symmetric+timing+analysis+for+real-time+tasks+on+multicore+platforms+with+shared+resources.+In+Proceedings+of+the+Design+Automation+Conference+%28DAC%E2%80%9916%29.+1%2D%2D6.+10.1145%2F2897937.2898046+
http://scholar.google.com/scholar?hl=en&q=R.+Inam%2C+M.+Behnam%2C+T.+Nolte%2C+and+M.+Sj%C3%B6din.+2015.+Compositional+analysis+for+the+multi-resource+server.+In+Proceedings+of+the+IEEE+Conference+on+Emerging+Technologies+Factory+Automation+%28ETFA%E2%80%9915%29.+1%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=M.+Jacobs%2C+S.+Hahn%2C+and+S.+Hack.+2015.+WCET+analysis+for+multi-core+processors+with+shared+buses+and+event-driven+bus+arbitration.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9915%29.+193%2D%2D202.
http://scholar.google.com/scholar?hl=en&q=M.+Jacobs%2C+S.+Hahn%2C+and+S.+Hack.+2016.+A+framework+for+the+derivation+of+WCET+analyses+for+multi-core+processors.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9916%29.+141%2D%2D151.
http://scholar.google.com/scholar?hl=en&q=M.+M.+Kafshdooz+and+A.+Ejlali.+2015.+Dynamic+shared+SPM+reuse+for+real-time+multicore+embedded+systems.+ACM+Transactions+on+Architecture+and+Code+Optimization+12%2C+2+%28May+2015%29%2C+Article+12%2C+25+pages.+10.1145%2F2738051+
http://scholar.google.com/scholar?hl=en&q=T.+Kelter%2C+H.+Borghorst%2C+and+P.+Marwedel.+2014.+WCET-aware+scheduling+optimizations+for+multi-core+real-time+systems.+In+Proceedings+of+the+International+Conference+on+Embedded+Computer+Systems%3A+Architectures%2C+Modeling%2C+and+Simulation+%28SAMOS+XIV%29.+67%2D%2D74.
http://scholar.google.com/scholar?hl=en&q=T.+Kelter%2C+H.+Falk%2C+P.+Marwedel%2C+S.+Chattopadhyay%2C+and+A.+Roychoudhury.+2011.+Bus-aware+multicore+WCET+analysis+through+TDMA+offset+bounds.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9911%29.+3%2D%2D12.+10.1109%2FECRTS.2011.9+
http://scholar.google.com/scholar?hl=en&q=T.+Kelter%2C+H.+Falk%2C+P.+Marwedel%2C+S.+Chattopadhyay%2C+and+A.+Roychoudhury.+2014.+Static+analysis+of+multi-core+TDMA+resource+arbitration+delays.+Real-Time+Systems+50%2C+2+%282014%29%2C+185%2D%2D229.+10.1007%2Fs11241-013-9189-x+
http://scholar.google.com/scholar?hl=en&q=T.+Kelter%2C+T.+Harde%2C+P.+Marwedel%2C+and+H.+Falk.+2013.+Evaluation+of+resource+arbitration+methods+for+multi-core+real-time+systems.+In+Proceedings+of+the+Workshop+on+Worst-Case+Execution+Time+Analysis+%28WCET%E2%80%9913%29%2C+Vol.+30.+1%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=T.+Kelter+and+P.+Marwedel.+2015.+Parallelism+analysis%3A+Precise+WCET+values+for+complex+multi-core+systems.+In+Formal+Techniques+for+Safety-Critical+Systems.+142%2D%2D158.
http://scholar.google.com/scholar?hl=en&q=A.+E.+Kiasari%2C+A.+Jantsch%2C+and+Z.+Lu.+2013.+Mathematical+formalisms+for+performance+evaluation+of+networks-on-chip.+ACM+Computing+Surveys+45%2C+3%2C+Article+38+%28July+2013%29%2C+41+pages.+10.1145%2F2480741.2480755+
http://scholar.google.com/scholar?hl=en&q=H.+Kim%2C+D.+De+Niz%2C+B.+Andersson%2C+M.+Klein%2C+O.+Mutlu%2C+and+R.+Rajkumar.+2014.+Bounding+memory+interference+delay+in+COTS-based+multi-core+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9914%29.+145%2D%2D154.
http://scholar.google.com/scholar?hl=en&q=H.+Kim%2C+D.+De+Niz%2C+B.+Andersson%2C+M.+Klein%2C+O.+Mutlu%2C+and+R.+Rajkumar.+2016.+Bounding+and+reducing+memory+interference+in+COTS-based+multi-core+systems.+Real-Time+Systems+52%2C+3+%28May+2016%29%2C+356%2D%2D395.+10.1007%2Fs11241-016-9248-1+
http://scholar.google.com/scholar?hl=en&q=H.+Kim%2C+A.+Kandhalu%2C+and+R.+Rajkumar.+2013.+A+coordinated+approach+for+practical+OS-level+cache+management+in+multi-core+real-time+systems.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9913%29.+80%2D%2D89.+10.1109%2FECRTS.2013.19+
http://scholar.google.com/scholar?hl=en&q=J.+E.+Kim%2C+M.+K.+Yoon%2C+R.+Bradford%2C+and+L.+Sha.+2014.+Integrated+modular+avionics+%28IMA%29+partition+scheduling+with+conflict-free+I%2FO+for+multicore+avionics+systems.+Proceedings+-+International+Computer+Software+and+Applications+Conference+%282014%29%2C+321%2D%2D331.+10.1109%2FCOMPSAC.2014.54+
http://scholar.google.com/scholar?hl=en&q=J.+E.+Kim%2C+M.+K.+Yoon%2C+S.+Im%2C+R.+Bradford%2C+and+L.+Sha.+2013.+Optimized+scheduling+of+multi-IMA+partitions+with+exclusive+region+for+synchronized+real-time+multi-core+systems.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9913%29.+970%2D%2D975.+
http://scholar.google.com/scholar?hl=en&q=Y.+Kim%2C+D.+Broman%2C+J.+Cai%2C+and+A.+Shrivastaval.+2014.+WCET-aware+dynamic+code+management+on+scratchpads+for+software-managed+multicores.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9914%29.+179%2D%2D188.
http://scholar.google.com/scholar?hl=en&q=K.+Lampka%2C+G.+Giannopoulou%2C+R.+Pellizzoni%2C+Z.+Wu%2C+and+N.+Stoimenov.+2014.+A+formal+approach+to+the+WCRT+analysis+of+multicore+systems+with+memory+contention+under+phase-structured+task+sets.+Real-Time+Systems+50%2C+5+%282014%29%2C+736%2D%2D773.+10.1007%2Fs11241-014-9211-y+
http://scholar.google.com/scholar?hl=en&q=Y.+Li%2C+V.+Suhendra%2C+Y.+Liang%2C+T.+Mitra%2C+and+A.+Roychoudhury.+2009.+Timing+analysis+of+concurrent+programs+running+on+shared+cache+multi-cores.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9909%29.+57%2D%2D67.
http://scholar.google.com/scholar?hl=en&q=Y.+Liang%2C+H.+Ding%2C+T.+Mitra%2C+A.+Roychoudhury%2C+Y.+Li%2C+and+V.+Suhendra.+2012.+Timing+analysis+of+concurrent+programs+running+on+shared+cache+multi-cores.+Real-Time+Systems+48%2C+6+%282012%29%2C+638%2D%2D680.+10.1007%2Fs11241-012-9160-2+
http://scholar.google.com/scholar?hl=en&q=Y.+Liu+and+W.+Zhang.+2012.+Exploiting+multi-level+scratchpad+memories+for+time-predictable+multicore+computing.+In+Proceedings+of+the+2012+IEEE+30th+International+Conference+on+Computer+Design+%28ICCD%E2%80%9912%29.+61%2D%2D66.+10.1109%2FICCD.2012.6378618+
http://scholar.google.com/scholar?hl=en&q=Y.+Liu+and+W.+Zhang.+2015.+Scratchpad+memory+architectures+and+allocation+algorithms+for+hard+real-time+multicore+processors.+Journal+of+Computing+Science+and+Engineering+9%2C+2+%282015%29%2C+51%2D%2D72.
http://scholar.google.com/scholar?hl=en&q=M.+Lv%2C+W.+Yi%2C+N.+Guan%2C+and+G.+Yu.+2010.+Combining+abstract+interpretation+with+model+checking+for+timing+analysis+of+multicore+software.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9910%29.+IEEE+Computer+Society%2C+339%2D%2D349.
http://scholar.google.com/scholar?hl=en&q=R.+Mancuso%2C+R.+Pellizzoni%2C+M.+Caccamo%2C+L.+Sha%2C+and+H.+Yun.+2015.+WCET+%28m%29+estimation+in+multi-core+systems+using+single+core+equivalence.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9915%29.+IEEE%2C+174%2D%2D183.
http://scholar.google.com/scholar?hl=en&q=R.+Mancuso%2C+R.+Pellizzoni%2C+N.+Tokcan%2C+and+M.+Caccamo.+2017.+WCET+derivation+under+single+core+equivalence+with+explicit+memory+budget+assignment.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9917%29.
http://scholar.google.com/scholar?hl=en&q=A.+Melani%2C+M.+Bertogna%2C+V.+Bonifaci%2C+A.+Marchetti-Spaccamela%2C+and+G.+Buttazzo.+2015.+Memory-processor+co-scheduling+in+fixed+priority+systems.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9915%29.+87%2D%2D96.
http://scholar.google.com/scholar?hl=en&q=K.+Nagar+and+Y.+N.+Srikant.+2016.+Fast+and+precise+worst-case+interference+placement+for+shared+cache+analysis.+ACM+Transactions+on+Embedded+Computing+Systems+15%2C+3+%28Mar.+2016%29%2C+1%2D%2D26.+10.1145%2F2854151+
http://scholar.google.com/scholar?hl=en&q=B.+Nikolic+and+S.+M.+Petters.+2015.+Real-time+application+mapping+for+many-cores+using+a+limited+migrative+model.+Real-Time+Systems+51%2C+3+%28June+2015%29%2C+314%2D%2D357.+10.1007%2Fs11241-014-9217-5+
http://scholar.google.com/scholar?hl=en&q=B.+Nikolic%2C+P.+M.+Yomsi%2C+and+S.+M.+Petters.+2013.+Worst-case+memory+traffic+analysis+for+many-cores+using+a+limited+migrative+model.+In+Proceedings+of+the+IEEE+International+Conference+on+Embedded+and+Real-Time+Computing+Systems+and+Applications+%28RTCSA%E2%80%9913%29.+42%2D%2D51.
http://scholar.google.com/scholar?hl=en&q=J.+Nowotsch+and+M.+Paulitsch.+2013.+Quality+of+service+capabilities+for+hard+real-time+applications+on+multi-core+processors.+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9913%29%2C+151%2D%2D160.
http://scholar.google.com/scholar?hl=en&q=J.+Nowotsch%2C+M.+Paulitsch%2C+D.+B%C3%BChler%2C+H.+Theiling%2C+S.+Wegener%2C+and+M.+Schmidt.+2014.+Multi-core+interference-sensitive+WCET+analysis+leveraging+runtime+resource+capacity+enforcement.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9914%29.+109%2D%2D118.
http://scholar.google.com/scholar?hl=en&q=International+Organization+for+Standardization.+2011.+ISO+26262+Road+Vehicles+Functional+Safety.+Technical+Report.
http://scholar.google.com/scholar?hl=en&q=D.+Oehlert%2C+A.+Luppold%2C+and+H.+Falk.+2017.+Bus-aware+static+instruction+SPM+allocation+for+multicore+hard+real-time+systems.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9917%29.
http://scholar.google.com/scholar?hl=en&q=C.+Pagetti%2C+J.+Forget%2C+H.+Falk%2C+D.+Oehlert%2C+and+A.+Luppold.+2018.+Automated+generation+of+time-predictable+executables+on+multicore.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9918%29.+ACM%2C+104%2D%2D113.
http://scholar.google.com/scholar?hl=en&q=M.+Paolieri%2C+J.+Mische%2C+S.+Metzlaff%2C+M.+Gerdes%2C+E.+Qui%C3%B1ones%2C+S.+Uhrig%2C+T.+Ungerer%2C+and+F.+J.+Cazorla.+2013.+A+hard+real-time+capable+multi-core+SMT+processor.+ACM+Transactions+on+Embedded+Computing+Systems+12%2C+3+%282013%29%2C+79%3A1%2D%2D79%3A26.+10.1145%2F2442116.2442129+
http://scholar.google.com/scholar?hl=en&q=M.+Paolieri%2C+E.+Qui%C3%B1ones%2C+F.+J.+Cazorla%2C+R.+I.+Davis%2C+and+M.+Valero.+2011.+%3A+An+interference+aware+allocation+algorithm+for+multicore+hard+real-time+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9911%29.+280%2D%2D290.+10.1109%2FRTAS.2011.34+
http://scholar.google.com/scholar?hl=en&q=R.+Pellizzoni%2C+E.+Betti%2C+S.+Bak%2C+G.+Yao%2C+J.+Criswell%2C+M.+Caccamo%2C+and+R.+Kegley.+2011.+A+predictable+execution+model+for+COTS-based+embedded+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9911%29.+269%2D%2D279.
http://scholar.google.com/scholar?hl=en&q=R.+Pellizzoni%2C+B.+D.+Bui%2C+M.+Caccamo%2C+and+L.+Sha.+2008.+Coscheduling+of+CPU+and+I%2FO+transactions+in+COTS-based+embedded+systems.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9908%29.+221%2D%2D231.+10.1109%2FRTSS.2008.42+
http://scholar.google.com/scholar?hl=en&q=R.+Pellizzoni%2C+A.+Schranzhofer%2C+J-J.+Chen%2C+M.+Caccamo%2C+and+L.+Thiele.+2010.+Worst+case+delay+analysis+for+memory+interference+in+multicore+systems.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9910%29.+741%2D%2D746.+
http://scholar.google.com/scholar?hl=en&q=R.+Pellizzoni+and+H.+Yun.+2016.+Memory+servers+for+multicore+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9916%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=Q.+Perret%2C+P.+Maur%C3%A8re%2C+E.+Noulard%2C+C.+Pagetti%2C+P.+Sainrat%2C+and+B.+Triquet.+2016.+Mapping+hard+real-time+applications+on+many-core+processors.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9916%29.+235%2D%2D244.
http://scholar.google.com/scholar?hl=en&q=Q.+Perret%2C+P.+Maurere%2C+E.+Noulard%2C+C.+Pagetti%2C+P.+Sainrat%2C+and+B.+Triquet.+2016.+Predictable+composition+of+memory+accesses+on+many-core+processors.+In+Proceedings+of+the+8th+European+Congress+on+Embedded+Real+Time+Software+and+Systems+%28ERTS%E2%80%9916%29.
http://scholar.google.com/scholar?hl=en&q=Q.+Perret%2C+P.+Maurere%2C+E.+Noulard%2C+C.+Pagetti%2C+P.+Sainrat%2C+and+B.+Triquet.+2016.+Temporal+isolation+of+hard+real-time+applications+on+many-core+processors.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9916%29.+1%2D%2D11.
http://scholar.google.com/scholar?hl=en&q=H.+Rihani%2C+M.+Moy%2C+C.+Maiza%2C+and+S.+Altmeyer.+2015.+WCET+analysis+in+shared+resources+real-time+systems+with+TDMA+buses.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9915%29.+ACM%2C+183%2D%2D192.
http://scholar.google.com/scholar?hl=en&q=H.+Rihani%2C+M.+Moy%2C+C.+Maiza%2C+R.+I.+Davis%2C+and+S.+Altmeyer.+2016.+Response+time+analysis+of+synchronous+data+flow+programs+on+a+many-core+processor.+In+Proceedings+of+the+International+Conference+on+Real-Time+Networks+and+Systems+%28RTNS%E2%80%9916%29.+67%2D%2D76.
http://scholar.google.com/scholar?hl=en&q=J.+Ros%C3%A8n%2C+A.+Andrei%2C+P.+Eles%2C+and+Z.+Peng.+2007.+Bus+access+optimization+for+predictable+implementation+of+real-time+applications+on+multiprocessor+systems-on-chip.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9907%29.
http://scholar.google.com/scholar?hl=en&q=S.+Saidi+and+A.+Syring.+2018.+Exploiting+locality+for+the+performance+analysis+of+shared+memory+systems+in+MPSoCs.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9918%29.+350%2D%2D360.
http://scholar.google.com/scholar?hl=en&q=S.+Schliecker+and+R.+Ernst.+2011.+Real-time+performance+analysis+of+multiprocessor+systems+with+shared+memory.+ACM+Transactions+on+Embedded+Computing+Systems+10%2C+2%2C+Article+22+%28Jan.+2011%29%2C+Article+22%2C+27+pages.+10.1145%2F1880050.1880058+
http://scholar.google.com/scholar?hl=en&q=S.+Schliecker%2C+M.+Negrean%2C+and+R.+Ernst.+2010.+Bounding+the+shared+resource+load+for+the+performance+analysis+of+multiprocessor+systems.+In+Proceedings+of+the+Design+Automation+Conference+%28DAC%E2%80%9910%29.+759%2D%2D764.
http://scholar.google.com/scholar?hl=en&q=S.+Schliecker%2C+M.+Negrean%2C+G.+Nicolescu%2C+P.+Paulin%2C+and+R.+Ernst.+2008.+Reliable+performance+analysis+of+a+multicore+multithreaded+system-on-chip.+In+Proceedings+of+the+6th+IEEE%2FACM%2FIFIP+International+Conference+on+Hardware%2FSoftware+Codesign+and+System+Synthesis.+161%2D%2D166.+10.1145%2F1450135.1450172+
http://scholar.google.com/scholar?hl=en&q=S.+Schliecker%2C+J.+Rox%2C+M.+Negrean%2C+K.+Richter%2C+M.+Jersak%2C+and+R.+Ernst.+2009.+System+level+performance+analysis+for+real-time+automotive+multicore+and+network+architectures.+IEEE+Transactions+on+CAD+of+Integrated+Circuits+and+Systems+28%2C+7+%282009%29%2C+979%2D%2D992.+10.1109%2FTCAD.2009.2013286+
http://scholar.google.com/scholar?hl=en&q=M.+Schoeberl%2C+S.+Abbaspour%2C+B.+Akesson%2C+N.+Audsley%2C+R.+Capasso%2C+J.+Garside%2C+K.+Goossens%2C+S.+Goossens%2C+S.+Hansen%2C+R.+Heckmann%2C+S.+Hepp%2C+B.+Huber%2C+A.+Jordan%2C+E.+Kasapaki%2C+J.+Knoop%2C+Y.+Li%2C+D.+Prokesch%2C+W.+Puffitsch%2C+P.+Puschner%2C+A.+Rocha%2C+C.+Silva%2C+J.+Spars%C3%B8%2C+and+A.+Tocchi.+2015.+T-CREST%3A+Time-predictable+multi-core+architecture+for+embedded+systems.+Journal+of+Systems+Architecture+61%2C+9+%282015%29%2C+449%2D%2D471.
http://scholar.google.com/scholar?hl=en&q=A.+Schranzhofer%2C+J.+J.+Chen%2C+and+L.+Thiele.+2010.+Timing+analysis+for+TDMA+arbitration+in+resource+sharing+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9910%29.+215%2D%2D224.
http://scholar.google.com/scholar?hl=en&q=A.+Schranzhofer%2C+R.+Pellizzoni%2C+J.+J.+Chen%2C+L.+Thiele%2C+and+M.+Caccamo.+2010.+Worst-case+response+time+analysis+of+resource+access+models+in+multi-core+systems.+In+Proceedings+of+the+Design+Automation+Conference+%28DAC%E2%80%9910%29.+332%2D%2D337.
http://scholar.google.com/scholar?hl=en&q=A.+Schranzhofer%2C+R.+Pellizzoni%2C+J.-J.+Chen%2C+L.+Thiele%2C+and+M.+Caccamo.+2011.+Timing+analysis+for+resource+access+interference+on+adaptive+resource+arbiters.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9911%29.+213%2D%2D222.
http://scholar.google.com/scholar?hl=en&q=J.+P.+Shen+and+M.+H.+Lipasti.+2013.+Modern+Processor+Design%3A+Fundamentals+of+Superscalar+Processors.+Waveland+Press.
http://scholar.google.com/scholar?hl=en&q=S.+Skalistis+and+A.+Simalatsar.+2016.+Worst-case+execution+time+analysis+for+many-core+architectures+with+NoC.+In+International+Conference+on+Formal+Modeling+and+Analysis+of+Timed+Systems.+211%2D%2D227.
http://scholar.google.com/scholar?hl=en&q=S.+Skalistis+and+A.+Simalatsar.+2017.+Near-optimal+deployment+of+dataflow+applications+on+many-core+platforms+with+real-time+guarantees.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9917%29.+752%2D%2D757.
http://scholar.google.com/scholar?hl=en&q=P.+Souto%2C+P.+B.+Sousa%2C+R.+I.+Davis%2C+K.+Bletsas%2C+and+E.+Tovar.+2015.+Overhead-aware+schedulability+evaluation+of+semi-partitioned+real-time+schedulers.+In+Proceedings+of+the+IEEE+International+Conference+on+Embedded+and+Real-Time+Computing+Systems+and+Applications+%28RTCSA%E2%80%9915%29.+110%2D%2D121.+10.1109%2FRTCSA.2015.13+
http://scholar.google.com/scholar?hl=en&q=L.+R.+Still+and+L.+S.+Indrusiak.+2018.+Memory-aware+genetic+algorithms+for+task+mapping+on+hard+real-time+networks-on-chip.+In+Proceedings+of+the+Euromicro+International+Conference+on+Parallel%2C+Distributed+and+Network-based+Processing+%28PDP%E2%80%9918%29.
http://scholar.google.com/scholar?hl=en&q=V.+Suhendra%2C+C.+Raghavan%2C+and+T.+Mitra.+2006.+Integrated+scratchpad+memory+optimization+and+task+scheduling+for+mpsoc+architectures.+In+Proceedings+of+the+International+Conference+on+Compilers%2C+Architecture+and+Synthesis+for+Embedded+Systems.+ACM%2C+New+York%2C+NY%2C+401%2D%2D410.+10.1145%2F1176760.1176809+
http://scholar.google.com/scholar?hl=en&q=V.+Suhendra%2C+A.+Roychoudhury%2C+and+T.+Mitra.+2010.+Scratchpad+allocation+for+concurrent+embedded+software.+ACM+Transactions+on+Programming+Languages+and+Systems+32%2C+4+%28April+2010%29%2C+Article+13%2C+47+pages.+10.1145%2F1734206.1734210+
http://scholar.google.com/scholar?hl=en&q=R.+Tabish%2C+R.+Mancuso%2C+S.+Wasly%2C+A.+Alhammad%2C+S.+S+Phatak%2C+and+R.+Pellizzoni.+2016.+A+real-time+scratchpad-centric+OS+for+multi-core+embedded+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9916%29.
http://scholar.google.com/scholar?hl=en&q=P.+K.+Valsan%2C+H.+Yun%2C+and+F.+Farshchi.+2016.+Taming+non-blocking+caches+to+improve+isolation+in+multicore+real-time+systems.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9916%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=P.+K.+Valsan%2C+H.+Yun%2C+and+F.+Farshchi.+2017.+Addressing+isolation+challenges+of+non-blocking+caches+for+multicore+real-time+systems.+Real-Time+Systems+53%2C+5+%282017%29%2C+673%2D%2D708.
http://scholar.google.com/scholar?hl=en&q=S.+Wasly+and+R.+Pellizzoni.+2014.+Hiding+memory+latency+using+fixed+priority+scheduling.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9914%29.+75%2D%2D86.
http://scholar.google.com/scholar?hl=en&q=J.+Xiao%2C+S.+Altmeyer%2C+and+A.+Pimentel.+2017.+Schedulability+analysis+of+non-preemptive+real-time+scheduling+for+multicore+processors+with+shared+caches.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9917%29.+199%2D%2D208.
http://scholar.google.com/scholar?hl=en&q=M.+Xu%2C+L.+T.+X.+Phan%2C+H.+Y.+Choi%2C+and+I.+Lee.+2016.+Analysis+and+implementation+of+global+preemptive+fixed-priority+scheduling+with+dynamic+cache+allocation.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9916%29.+1%2D%2D12.
http://scholar.google.com/scholar?hl=en&q=J.+Yan+and+W.+Zhang.+2008.+WCET+analysis+for+multi-core+processors+with+shared+L2+instruction+caches.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9908%29.+80%2D%2D89.
http://scholar.google.com/scholar?hl=en&q=G.+Yao%2C+R.+Pellizzoni%2C+S.+Bak%2C+E.+Betti%2C+and+M.+Caccamo.+2012.+Memory-centric+scheduling+for+multicore+hard+real-time+systems.+Real-Time+Systems+48%2C+6+%28Nov.+2012%29%2C+681%2D%2D715.+10.1007%2Fs11241-012-9158-9+
http://scholar.google.com/scholar?hl=en&q=G.+Yao%2C+R.+Pellizzoni%2C+S.+Bak%2C+H.+Yun%2C+and+M.+Caccamo.+2016.+Global+real-time+memory-centric+scheduling+for+multicore+systems.+IEEE+Transactions+on+Computers+65%2C+9+%28Sept.+2016%29%2C+2739%2D%2D2751.+10.1109%2FTC.2015.2500572+
http://scholar.google.com/scholar?hl=en&q=G.+Yao%2C+H.+Yun%2C+Z.+P.+Wu%2C+R.+Pellizzoni%2C+M.+Caccamo%2C+and+L.+Sha.+2016.+Schedulability+analysis+for+memory+bandwidth+regulated+multicore+real-time+systems.+IEEE+Transactions+on+Computers+65%2C+2+%28Feb.+2016%29%2C+601%2D%2D614.+10.1109%2FTC.2015.2425874+
http://scholar.google.com/scholar?hl=en&q=M.+K.+Yoon%2C+J.+E.+Kim%2C+and+L.+Sha.+2011.+Optimizing+tunable+WCET+with+shared+resource+allocation+and+arbitration+in+hard+real-time+multicore+systems.+In+Proceedings+of+the+IEEE+Real-Time+Systems+Symposium+%28RTSS%E2%80%9911%29.+227%2D%2D238.
http://scholar.google.com/scholar?hl=en&q=H.+Yun%2C+R.+Mancuso%2C+Z.+P.+Wu%2C+and+R.+Pellizzoni.+2014.+PALLOC%3A+DRAM+bank-aware+memory+allocator+for+performance+isolation+on+multicore+platforms.+In+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9914%29.+155%2D%2D166.
http://scholar.google.com/scholar?hl=en&q=H.+Yun%2C+R.+Pellizzoni%2C+and+P.+K.+Valsan.+2015.+Parallelism-aware+memory+interference+delay+analysis+for+cots+multicore+systems.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9915%29.+IEEE%2C+184%2D%2D195.
http://scholar.google.com/scholar?hl=en&q=H.+Yun%2C+G.+Yao%2C+R.+Pellizzoni%2C+M.+Caccamo%2C+and+L.+Sha.+2012.+Memory+access+control+in+multiprocessor+for+real-time+systems+with+mixed+criticality.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems+%28ECRTS%E2%80%9912%29.+299%2D%2D308.
http://scholar.google.com/scholar?hl=en&q=H.+Yun%2C+G.+Yao%2C+R.+Pellizzoni%2C+M.+Caccamo%2C+and+L.+Sha.+2013.+MemGuard%3A+Memory+bandwidth+reservation+system+for+efficient+performance+isolation+in+multi-core+platforms.+Proceedings+of+the+IEEE+Real-Time+and+Embedded+Technology+and+Applications+Symposium+%28RTAS%E2%80%9913%29%2C+55%2D%2D64.
http://scholar.google.com/scholar?hl=en&q=W.+Zhang+and+J.+Yan.+2009.+Accurately+estimating+worst-case+execution+time+for+multi-core+processors+with+shared+direct-mapped+instruction+caches.+In+Proceedings+of+the+IEEE+International+Conference+on+Embedded+and+Real-Time+Computing+Systems+and+Applications+%28RTCSA%E2%80%9909%29.+455%2D%2D463.+10.1109%2FRTCSA.2009.55+
http://scholar.google.com/scholar?hl=en&q=Y.+Zhang%2C+Z.+Guo%2C+L.+Wang%2C+H.+Xiong%2C+and+Z.+Zhang.+2017.+Integrating+cache-related+preemption+delay+into+GEDF+analysis+for+multiprocessor+scheduling+with+on-chip+cache.+In+IEEE+Trustcom%2FBigDataSE%2FICESS.+815%2D%2D822.
http://scholar.google.com/scholar?hl=en&q=W.+Zheng%2C+H.+Wu%2C+and+C.+Nie.+2017.+Integrating+task+scheduling+and+cache+locking+for+multicore+real-time+embedded+systems.+In+Proceedings+of+the+ACM+SIGPLAN%2FSIGBED+Conference+on+Languages%2C+Compilers%2C+and+Tools+for+Embedded+Systems.+71%2D%2D80.
