#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan 31 23:12:50 2020
# Process ID: 9388
# Current directory: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1
# Command line: vivado.exe -log resizer_resize_accel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source resizer_resize_accel_0_0.tcl
# Log file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/resizer_resize_accel_0_0.vds
# Journal file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source resizer_resize_accel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/ip 
Command: synth_design -top resizer_resize_accel_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.270 ; gain = 110.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'resizer_resize_accel_0_0' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/synth/resizer_resize_accel_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'resize_accel' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_AXILiteS_s_axi' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_INVAL_DATA_0 bound to: 6'b010000 
	Parameter ADDR_INVAL_CTRL bound to: 6'b010100 
	Parameter ADDR_XC_OUT_DATA_0 bound to: 6'b011000 
	Parameter ADDR_XC_OUT_CTRL bound to: 6'b011100 
	Parameter ADDR_YC_OUT_DATA_0 bound to: 6'b100000 
	Parameter ADDR_YC_OUT_CTRL bound to: 6'b100100 
	Parameter ADDR_ANGLEXCOMP_DATA_0 bound to: 6'b101000 
	Parameter ADDR_ANGLEXCOMP_CTRL bound to: 6'b101100 
	Parameter ADDR_ANGLEYCOMP_DATA_0 bound to: 6'b110000 
	Parameter ADDR_ANGLEYCOMP_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_AXILiteS_s_axi.v:240]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_AXILiteS_s_axi' (1#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axis2xfMat' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/axis2xfMat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/axis2xfMat.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axis2xfMat' (2#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/axis2xfMat.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_Loop_1_proc59' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_Loop_1_proc59.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_Loop_1_proc59.v:60]
INFO: [Synth 8-6155] done synthesizing module 'resize_Loop_1_proc59' (3#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_Loop_1_proc59.v:10]
INFO: [Synth 8-6157] synthesizing module 'xFresize60' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFresize60.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFresize60.v:78]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownScal' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:10]
	Parameter ap_ST_fsm_state1 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 72'b000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 72'b000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 72'b000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 72'b000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 72'b000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 72'b000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 72'b000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 72'b000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 72'b000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 72'b000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 72'b000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 72'b000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 72'b000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 72'b000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 72'b000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 72'b000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 72'b000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 72'b000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 72'b000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 72'b000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 72'b000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 72'b000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 72'b000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 72'b000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 72'b000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 72'b000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 72'b000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 72'b000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 72'b000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 72'b000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 72'b000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 72'b000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 72'b000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 72'b000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 72'b000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 72'b000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 72'b000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 72'b000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 72'b000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 72'b000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 72'b000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 72'b000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 72'b000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 72'b000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 72'b000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 72'b000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 72'b000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 72'b000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 72'b000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 72'b000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 72'b000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 72'b000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 72'b000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 72'b000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 72'b000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 72'b000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 72'b000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 72'b000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 72'b000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 72'b001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 72'b010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 72'b100000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:129]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSibs' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSibs.v:43]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSibs_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSibs.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSibs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSibs_ram' (4#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSibs' (5#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSibs.v:43]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSjbC' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSjbC.v:53]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSjbC_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSjbC.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSjbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSjbC_ram' (6#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSjbC' (7#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSjbC.v:53]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSmb6' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSmb6.v:55]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSmb6_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSmb6.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSmb6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSmb6_ram' (8#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSmb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSmb6' (9#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSmb6.v:55]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSocq' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSocq.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSocq_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSocq.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSocq.v:22]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSocq_ram' (10#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSocq' (11#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSocq.v:43]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownStde' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownStde.v:55]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownStde_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownStde.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 720 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownStde.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownStde_ram' (12#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownStde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownStde' (13#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownStde.v:55]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSudo' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSudo.v:43]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSudo_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSudo.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSudo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSudo_ram' (14#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSudo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSudo' (15#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSudo.v:43]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSvdy' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSvdy.v:43]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 360 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSvdy_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSvdy.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 360 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSvdy.v:22]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSvdy_ram' (16#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSvdy' (17#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSvdy.v:43]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSwdI' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSwdI.v:55]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSwdI_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSwdI.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSwdI.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSwdI_ram' (18#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSwdI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSwdI' (19#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSwdI.v:55]
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSEe0' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSEe0.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 360 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xFResizeAreaDownSEe0_ram' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSEe0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 360 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSEe0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSEe0_ram' (20#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSEe0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownSEe0' (21#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSEe0.v:43]
INFO: [Synth 8-6157] synthesizing module 'Inverse' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse.v:49]
INFO: [Synth 8-6157] synthesizing module 'Inverse_xf_divisibkb' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse_xf_divisibkb.v:42]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Inverse_xf_divisibkb_rom' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse_xf_divisibkb.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2049 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Inverse_xf_divisibkb_rom.dat' is read successfully [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse_xf_divisibkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Inverse_xf_divisibkb_rom' (22#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse_xf_divisibkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Inverse_xf_divisibkb' (23#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse_xf_divisibkb.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse.v:515]
INFO: [Synth 8-6155] done synthesizing module 'Inverse' (24#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/Inverse.v:10]
INFO: [Synth 8-6157] synthesizing module 'CoreProcessDownArea' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/CoreProcessDownArea.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/CoreProcessDownArea.v:106]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/CoreProcessDownArea.v:466]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/CoreProcessDownArea.v:467]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/CoreProcessDownArea.v:468]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_dEe' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_dEe.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_dEe_DSP48_0' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_dEe_DSP48_0' (25#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_dEe' (26#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_dEe.v:13]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_eOg' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_eOg.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_eOg_DSP48_1' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_eOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_eOg_DSP48_1' (27#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_eOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_eOg' (28#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_eOg.v:33]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_fYi' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_fYi.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_fYi_DSP48_2' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_fYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_fYi_DSP48_2' (29#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_fYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_fYi' (30#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_fYi.v:33]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_g8j' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_g8j.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_g8j_DSP48_3' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_g8j_DSP48_3' (31#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_g8j' (32#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mul_g8j.v:13]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_hbi' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_hbi.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_hbi_DSP48_4' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_hbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_hbi_DSP48_4' (33#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_hbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_hbi' (34#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mac_hbi.v:33]
WARNING: [Synth 8-6014] Unused sequential element ic_reg was removed.  [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/CoreProcessDownArea.v:2276]
INFO: [Synth 8-6155] done synthesizing module 'CoreProcessDownArea' (35#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/CoreProcessDownArea.v:10]
INFO: [Synth 8-6157] synthesizing module 'xfExtractPixels' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xfExtractPixels.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mux_cud' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mux_cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter din4_WIDTH bound to: 24 - type: integer 
	Parameter din5_WIDTH bound to: 24 - type: integer 
	Parameter din6_WIDTH bound to: 24 - type: integer 
	Parameter din7_WIDTH bound to: 24 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mux_cud' (36#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mux_cud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'xfExtractPixels' (37#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xfExtractPixels.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_sdivFfa' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sdivFfa.v:181]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_sdivFfa_div' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sdivFfa.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_sdivFfa_div_u' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sdivFfa.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_sdivFfa_div_u' (38#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sdivFfa.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_sdivFfa_div' (39#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sdivFfa.v:90]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_sdivFfa' (40#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sdivFfa.v:181]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mux_Gfk' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mux_Gfk.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mux_Gfk' (41#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mux_Gfk.v:11]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mux_Hfu' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mux_Hfu.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mux_Hfu' (42#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_mux_Hfu.v:11]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_sremIfE' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:155]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_sremIfE_div' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:76]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_sremIfE_div_u' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:59]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_sremIfE_div_u' (43#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_sremIfE_div' (44#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:76]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_sremIfE' (45#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7310]
INFO: [Synth 8-6155] done synthesizing module 'xFResizeAreaDownScal' (46#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xFresize60' (47#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFresize60.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_Loop_2_proc61' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_Loop_2_proc61.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_Loop_2_proc61.v:52]
INFO: [Synth 8-6155] done synthesizing module 'resize_Loop_2_proc61' (48#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_Loop_2_proc61.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w24_d2_A' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/fifo_w24_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w24_d2_A_shiftReg' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/fifo_w24_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w24_d2_A_shiftReg' (49#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/fifo_w24_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w24_d2_A' (50#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/fifo_w24_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_xFresizJfO' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xFresizJfO.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_xFresizJfO_shiftReg' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xFresizJfO.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFresizJfO_shiftReg' (51#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xFresizJfO.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xFresizJfO' (52#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xFresizJfO.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_resize_KfY' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_KfY.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_resize_KfY_shiftReg' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_KfY.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_resize_KfY_shiftReg' (53#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_KfY.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_resize_KfY' (54#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_KfY.v:45]
INFO: [Synth 8-6155] done synthesizing module 'resize' (55#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize.v:10]
INFO: [Synth 8-6157] synthesizing module 'xfMat2axis' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xfMat2axis.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xfMat2axis.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xfMat2axis' (56#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xfMat2axis.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w24_d150_A' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/fifo_w24_d150_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 150 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w24_d150_A' (57#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/fifo_w24_d150_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_resize_U0' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_resize_U0_shiftReg' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_resize_U0_shiftReg' (58#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_resize_U0' (59#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_resize_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_xfMat2aLf8' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xfMat2aLf8.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_xfMat2aLf8_shiftReg' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xfMat2aLf8.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_xfMat2aLf8_shiftReg' (60#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xfMat2aLf8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_xfMat2aLf8' (61#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/start_for_xfMat2aLf8.v:45]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel' (62#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'resizer_resize_accel_0_0' (63#1) [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/synth/resizer_resize_accel_0_0.v:58]
WARNING: [Synth 8-3331] design resize_accel_sremIfE_div_u has unconnected port reset
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[12]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[11]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[10]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[9]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[8]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[7]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[6]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[5]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[4]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[3]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[32]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[31]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[30]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[29]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[28]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[27]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[26]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[25]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[24]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[23]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[22]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[21]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[20]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[19]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[18]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[17]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[16]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[15]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[14]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[13]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[12]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[11]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[10]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[9]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[8]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[7]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[6]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[5]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[4]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[3]
WARNING: [Synth 8-3331] design xfExtractPixels has unconnected port pos_r[3]
WARNING: [Synth 8-3331] design Inverse_xf_divisibkb has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSEe0 has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSwdI has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSvdy has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSudo has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownStde has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSocq has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSibs has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSmb6 has unconnected port reset
WARNING: [Synth 8-3331] design xFResizeAreaDownSjbC has unconnected port reset
WARNING: [Synth 8-3331] design resize_accel has unconnected port src_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 506.289 ; gain = 213.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 506.289 ; gain = 213.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 506.289 ; gain = 213.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/constraints/resize_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/constraints/resize_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 916.105 ; gain = 0.094
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 923.492 ; gain = 0.094
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 924.805 ; gain = 8.699
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 924.805 ; gain = 631.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 924.805 ; gain = 631.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 924.805 ; gain = 631.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'resize_accel_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'resize_accel_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_91_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_98_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_32_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_11_fu_306_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_10_fu_300_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_9_fu_294_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_8_fu_288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_17_fu_341_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_23_fu_396_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_31_fu_431_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_27_fu_466_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_32_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_11_fu_306_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_10_fu_300_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_9_fu_294_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_8_fu_288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_17_fu_341_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_23_fu_396_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_31_fu_431_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_27_fu_466_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_mux_block_2_phi_fu_186_p8" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:58]
INFO: [Synth 8-4471] merging register 'Hweight_0_addr_2_reg_5273_reg[8:0]' into 'tmp_28_reg_5268_reg[8:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3200]
INFO: [Synth 8-4471] merging register 'Hweight_1_addr_reg_5278_reg[8:0]' into 'tmp_28_reg_5268_reg[8:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3201]
INFO: [Synth 8-4471] merging register 'Hweight_2_addr_reg_5283_reg[8:0]' into 'tmp_28_reg_5268_reg[8:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3202]
INFO: [Synth 8-4471] merging register 'Hweight_3_addr_reg_5288_reg[8:0]' into 'tmp_28_reg_5268_reg[8:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3203]
INFO: [Synth 8-4471] merging register 'Hweight_4_addr_reg_5293_reg[8:0]' into 'tmp_28_reg_5268_reg[8:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3204]
INFO: [Synth 8-4471] merging register 'offset_temp1_4_cast1_reg_5192_reg[10:0]' into 'offset_temp1_cast_reg_5185_reg[10:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3318]
INFO: [Synth 8-4471] merging register 'offset_temp1_5_cast1_reg_5431_reg[9:0]' into 'offset_temp1_1_cast_reg_5424_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3341]
INFO: [Synth 8-4471] merging register 'offset_temp0_2_cast_reg_5441_reg[9:0]' into 'offset_temp0_2_reg_5436_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3338]
INFO: [Synth 8-4471] merging register 'data0_0_V_reg_6468_reg[23:0]' into 'data0_0_V_1_fu_428_reg[23:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3431]
INFO: [Synth 8-4471] merging register 'data0_1_V_reg_6473_reg[23:0]' into 'data0_1_V_1_fu_432_reg[23:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3433]
INFO: [Synth 8-4471] merging register 'data0_2_V_reg_6478_reg[23:0]' into 'data0_2_V_1_fu_436_reg[23:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3435]
INFO: [Synth 8-4471] merging register 'data0_3_V_reg_6483_reg[23:0]' into 'data0_3_V_1_fu_440_reg[23:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3437]
INFO: [Synth 8-4471] merging register 'data0_4_V_reg_6488_reg[23:0]' into 'data0_4_V_1_fu_444_reg[23:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3439]
INFO: [Synth 8-4471] merging register 'lbuf_in_2_V_addr_1_reg_6120_reg[9:0]' into 'lbuf_in_1_V_addr_1_reg_6114_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3488]
INFO: [Synth 8-4471] merging register 'lbuf_in_3_V_addr_1_reg_6126_reg[9:0]' into 'lbuf_in_1_V_addr_1_reg_6114_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3489]
INFO: [Synth 8-4471] merging register 'lbuf_in_4_V_addr_1_reg_6132_reg[9:0]' into 'lbuf_in_1_V_addr_1_reg_6114_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3490]
INFO: [Synth 8-4471] merging register 'lbuf_in_2_V_addr_2_reg_6153_reg[9:0]' into 'lbuf_in_1_V_addr_3_reg_6147_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3498]
INFO: [Synth 8-4471] merging register 'lbuf_in_3_V_addr_2_reg_6159_reg[9:0]' into 'lbuf_in_1_V_addr_3_reg_6147_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3499]
INFO: [Synth 8-4471] merging register 'lbuf_in_4_V_addr_2_reg_6165_reg[9:0]' into 'lbuf_in_1_V_addr_3_reg_6147_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3500]
INFO: [Synth 8-4471] merging register 'lbuf_in_2_V_addr_reg_5923_reg[9:0]' into 'lbuf_in_1_V_addr_reg_5917_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3508]
INFO: [Synth 8-4471] merging register 'lbuf_in_3_V_addr_reg_5929_reg[9:0]' into 'lbuf_in_1_V_addr_reg_5917_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3509]
INFO: [Synth 8-4471] merging register 'lbuf_in_4_V_addr_reg_5935_reg[9:0]' into 'lbuf_in_1_V_addr_reg_5917_reg[9:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3510]
INFO: [Synth 8-4471] merging register 'Xtemp1_reg_5127_reg[16:0]' into 'tmp_reg_5112_reg[16:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5948]
INFO: [Synth 8-4471] merging register 'offset_temp1_reg_5154_reg[11:11]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6908]
INFO: [Synth 8-4471] merging register 'i_V_reg_5197_reg[12:11]' into 'offset_temp1_cast_reg_5185_reg[12:11]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7138]
INFO: [Synth 8-4471] merging register 'tmp_26_reg_5254_reg[2:1]' into 'offset_temp1_cast_reg_5185_reg[12:11]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7314]
INFO: [Synth 8-4471] merging register 'Hweight_0_addr_2_reg_5273_reg[9:9]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7346]
INFO: [Synth 8-4471] merging register 'Hweight_1_addr_reg_5278_reg[9:9]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7347]
INFO: [Synth 8-4471] merging register 'Hweight_2_addr_reg_5283_reg[9:9]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7348]
INFO: [Synth 8-4471] merging register 'Hweight_3_addr_reg_5288_reg[9:9]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7349]
INFO: [Synth 8-4471] merging register 'Hweight_4_addr_reg_5293_reg[9:9]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7350]
INFO: [Synth 8-4471] merging register 'overlaptemp_reg_5317_reg[15:0]' into 'tmp_16_reg_5209_reg[15:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7230]
INFO: [Synth 8-4471] merging register 'tmp_29_reg_5351_reg[16:0]' into 'tmp_reg_5112_reg[16:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5956]
INFO: [Synth 8-4471] merging register 'tmp_33_reg_5361_reg[12:0]' into 'tmp_6_reg_5122_reg[12:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7355]
INFO: [Synth 8-4471] merging register 'Ytemp1_reg_5366_reg[16:0]' into 'tmp_reg_5112_reg[16:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:5960]
INFO: [Synth 8-4471] merging register 'tmp_36_reg_5382_reg[0:0]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7172]
INFO: [Synth 8-4471] merging register 'offset_temp1_1_reg_5393_reg[10:10]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6912]
INFO: [Synth 8-4471] merging register 'offset_temp0_2_reg_5436_reg[10:10]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6832]
INFO: [Synth 8-4471] merging register 'offset_temp0_2_cast_reg_5441_reg[11:10]' into 'offset_temp1_cast_reg_5185_reg[12:11]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7198]
INFO: [Synth 8-4471] merging register 'tmp_44_reg_5452_reg[15:0]' into 'tmp_16_reg_5209_reg[15:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7008]
INFO: [Synth 8-4471] merging register 'p_v_reg_5476_reg[12:10]' into 'offset_temp1_1_cast_reg_5424_reg[12:10]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7060]
INFO: [Synth 8-4471] merging register 'overlaptemp_1_reg_5522_reg[15:0]' into 'tmp_16_reg_5209_reg[15:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7276]
INFO: [Synth 8-4471] merging register 'tmp_100_reg_6079_reg[63:10]' into 'tmp_81_reg_5911_reg[63:10]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7376]
INFO: [Synth 8-4471] merging register 'tmp_103_reg_6142_reg[63:10]' into 'tmp_81_reg_5911_reg[63:10]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7378]
INFO: [Synth 8-4471] merging register 'angleycomp_write_ass_reg_1760_reg[0:0]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7381]
INFO: [Synth 8-4471] merging register 'ap_return_3_preg_reg[0:0]' into 'tmp_5_reg_5143_reg[0:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7382]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_6176_pp1_iter1_reg_reg' and it is trimmed from '13' to '10' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3148]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_6176_reg' and it is trimmed from '13' to '10' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3660]
WARNING: [Synth 8-3936] Found unconnected internal register 'lhs_V_reg_5981_reg' and it is trimmed from '16' to '10' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3252]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_reg_5452_reg' and it is trimmed from '16' to '12' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3344]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_5209_reg' and it is trimmed from '16' to '13' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3321]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_2458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_3242_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_3289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_3309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_115_fu_4808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_109_fu_4132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_fu_3470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_3185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_2788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:6890]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7068]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7070]
INFO: [Synth 8-5546] ROM "exitcond5_fu_2458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_3242_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_3289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_3309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_115_fu_4808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_109_fu_4132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_fu_3470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_3185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_2788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_xfExtractPixels_fu_1909_pos_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_index_1_reg_1485" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_index_reg_1382" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t_V_4_reg_1508" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wind_1_reg_1411" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_xfExtractPixels_fu_1873_pos_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_xfExtractPixels_fu_1933_pos_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_fu_2504_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_33_fu_2906_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_xfExtractPixels_fu_1849_pos_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_xfExtractPixels_fu_1969_pos_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "overlaptemp_1_fu_3191_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "overlaptemp_fu_2794_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_98_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_101_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_119_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_113_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/fifo_w24_d150_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'resize_accel_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'resize_accel_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 924.805 ; gain = 631.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 37    
	   2 Input     32 Bit       Adders := 29    
	   3 Input     32 Bit       Adders := 5     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 17    
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               72 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 140   
	               31 Bit    Registers := 33    
	               26 Bit    Registers := 15    
	               24 Bit    Registers := 168   
	               19 Bit    Registers := 24    
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 76    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 53    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 79    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 246   
+---Multipliers : 
	                32x32  Multipliers := 3     
	                29x32  Multipliers := 1     
	                18x32  Multipliers := 2     
	                28x32  Multipliers := 1     
+---RAMs : 
	              15K Bit         RAMs := 6     
	              11K Bit         RAMs := 1     
	              10K Bit         RAMs := 5     
	               8K Bit         RAMs := 1     
	               5K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 2     
	               1K Bit         RAMs := 8     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	  73 Input     72 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 46    
	  14 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 36    
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 537   
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 35    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 25    
	   2 Input      9 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 124   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module resize_accel_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axis2xfMat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module resize_Loop_1_proc59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module xFResizeAreaDownSibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module xFResizeAreaDownSjbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module xFResizeAreaDownSmb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module xFResizeAreaDownSocq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module xFResizeAreaDownStde_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module xFResizeAreaDownSudo_ram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xFResizeAreaDownSvdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xFResizeAreaDownSwdI_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module xFResizeAreaDownSEe0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module Inverse_xf_divisibkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Inverse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module CoreProcessDownArea 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 12    
	               26 Bit    Registers := 15    
	               24 Bit    Registers := 30    
	               19 Bit    Registers := 24    
	               16 Bit    Registers := 22    
	                8 Bit    Registers := 60    
	                1 Bit    Registers := 6     
Module resize_accel_mux_cud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
Module resize_accel_sdivFfa_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module resize_accel_sdivFfa_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module resize_accel_mux_Gfk 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module resize_accel_mux_Hfu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module resize_accel_sremIfE_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 35    
	               31 Bit    Registers := 31    
	               10 Bit    Registers := 32    
	                2 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 31    
Module resize_accel_sremIfE_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
Module xFResizeAreaDownScal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 44    
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 116   
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 26    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 152   
+---Multipliers : 
	                32x32  Multipliers := 3     
	                29x32  Multipliers := 1     
	                18x32  Multipliers := 2     
	                28x32  Multipliers := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	  73 Input     72 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 76    
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 18    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module xFresize60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module resize_Loop_2_proc61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w24_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_xFresizJfO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xFresizJfO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_resize_KfY_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_resize_KfY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module resize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xfMat2axis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_w24_d150_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_resize_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_resize_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_xfMat2aLf8_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_xfMat2aLf8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'col_reg_6753_reg[31:0]' into 'col_reg_6753_reg[31:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3407]
INFO: [Synth 8-4471] merging register 'tmp_131_reg_6759_reg[19:0]' into 'tmp_131_reg_6759_reg[19:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3409]
INFO: [Synth 8-5544] ROM "exitcond4_fu_3242_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_2458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_3309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_115_fu_4808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_109_fu_4132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_fu_3470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_2788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_3185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7288]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7284]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7014]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7232]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7010]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:7278]
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
INFO: [Synth 8-5546] ROM "tmp_32_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_288_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp_132_reg_2517_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_132_reg_2517_reg is absorbed into DSP tmp_132_reg_2517_reg.
DSP Report: operator resize_accel_mul_dEe_U23/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_132_reg_2517_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U53/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U53/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U53/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U53/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U53/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U53/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U53/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_133_reg_2522_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_133_reg_2522_reg is absorbed into DSP tmp_133_reg_2522_reg.
DSP Report: operator resize_accel_mul_dEe_U24/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_133_reg_2522_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U54/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U54/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U54/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U54/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U54/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U54/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U54/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U82/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp_140_reg_3012_reg, operation Mode is: (A2*B'')'.
DSP Report: register Wy_1_read_1_reg_2462_pp0_iter1_reg_reg is absorbed into DSP tmp_140_reg_3012_reg.
DSP Report: register Wy_1_read_1_reg_2462_pp0_iter2_reg_reg is absorbed into DSP tmp_140_reg_3012_reg.
DSP Report: register tmp_138_reg_2942_reg is absorbed into DSP tmp_140_reg_3012_reg.
DSP Report: register tmp_140_reg_3012_reg is absorbed into DSP tmp_140_reg_3012_reg.
DSP Report: operator resize_accel_mul_g8j_U96/resize_accel_mul_g8j_DSP48_3_U/p is absorbed into DSP tmp_140_reg_3012_reg.
DSP Report: Generating DSP tmp_122_reg_2492_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_122_reg_2492_reg is absorbed into DSP tmp_122_reg_2492_reg.
DSP Report: operator resize_accel_mul_dEe_U21/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_122_reg_2492_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U51/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U51/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U51/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U51/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U51/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U51/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U51/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_123_reg_2497_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_123_reg_2497_reg is absorbed into DSP tmp_123_reg_2497_reg.
DSP Report: operator resize_accel_mul_dEe_U22/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_123_reg_2497_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U52/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U52/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U52/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U52/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U52/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U52/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U52/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U81/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp5_reg_3042_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP tmp5_reg_3042_reg.
DSP Report: register B is absorbed into DSP tmp5_reg_3042_reg.
DSP Report: register A is absorbed into DSP tmp5_reg_3042_reg.
DSP Report: register A is absorbed into DSP tmp5_reg_3042_reg.
DSP Report: register tmp5_reg_3042_reg is absorbed into DSP tmp5_reg_3042_reg.
DSP Report: operator resize_accel_mac_hbi_U102/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP tmp5_reg_3042_reg.
DSP Report: operator resize_accel_mac_hbi_U102/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP tmp5_reg_3042_reg.
DSP Report: Generating DSP tmp_152_reg_2567_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_152_reg_2567_reg is absorbed into DSP tmp_152_reg_2567_reg.
DSP Report: operator resize_accel_mul_dEe_U27/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_152_reg_2567_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U57/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U57/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U57/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U57/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U57/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U57/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U57/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_153_reg_2572_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_153_reg_2572_reg is absorbed into DSP tmp_153_reg_2572_reg.
DSP Report: operator resize_accel_mul_dEe_U28/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_153_reg_2572_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U58/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U58/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U58/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U58/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U58/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U58/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U58/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U84/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp_160_reg_3017_reg, operation Mode is: (A2*B'')'.
DSP Report: register Wy_3_read_1_reg_2452_pp0_iter1_reg_reg is absorbed into DSP tmp_160_reg_3017_reg.
DSP Report: register Wy_3_read_1_reg_2452_pp0_iter2_reg_reg is absorbed into DSP tmp_160_reg_3017_reg.
DSP Report: register tmp_158_reg_2952_reg is absorbed into DSP tmp_160_reg_3017_reg.
DSP Report: register tmp_160_reg_3017_reg is absorbed into DSP tmp_160_reg_3017_reg.
DSP Report: operator resize_accel_mul_g8j_U97/resize_accel_mul_g8j_DSP48_3_U/p is absorbed into DSP tmp_160_reg_3017_reg.
DSP Report: Generating DSP tmp_162_reg_2592_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_162_reg_2592_reg is absorbed into DSP tmp_162_reg_2592_reg.
DSP Report: operator resize_accel_mul_dEe_U29/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_162_reg_2592_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U59/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U59/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U59/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U59/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U59/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U59/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U59/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_163_reg_2597_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_163_reg_2597_reg is absorbed into DSP tmp_163_reg_2597_reg.
DSP Report: operator resize_accel_mul_dEe_U30/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_163_reg_2597_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U60/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U60/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U60/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U60/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U60/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U60/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U60/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U85/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: operator resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: operator resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP resize_accel_mac_hbi_U104/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: Generating DSP tmp_142_reg_2542_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_142_reg_2542_reg is absorbed into DSP tmp_142_reg_2542_reg.
DSP Report: operator resize_accel_mul_dEe_U25/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_142_reg_2542_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U55/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U55/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U55/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U55/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U55/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U55/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U55/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_143_reg_2547_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_143_reg_2547_reg is absorbed into DSP tmp_143_reg_2547_reg.
DSP Report: operator resize_accel_mul_dEe_U26/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_143_reg_2547_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U56/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U56/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U56/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U56/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U56/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U56/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U56/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U83/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp6_reg_3047_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP tmp6_reg_3047_reg.
DSP Report: register B is absorbed into DSP tmp6_reg_3047_reg.
DSP Report: register A is absorbed into DSP tmp6_reg_3047_reg.
DSP Report: register A is absorbed into DSP tmp6_reg_3047_reg.
DSP Report: register tmp6_reg_3047_reg is absorbed into DSP tmp6_reg_3047_reg.
DSP Report: operator resize_accel_mac_hbi_U103/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP tmp6_reg_3047_reg.
DSP Report: operator resize_accel_mac_hbi_U103/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP tmp6_reg_3047_reg.
DSP Report: Generating DSP tmp_253_1_reg_2642_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_1_reg_2642_reg is absorbed into DSP tmp_253_1_reg_2642_reg.
DSP Report: operator resize_accel_mul_dEe_U33/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_253_1_reg_2642_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_1_reg_2647_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_255_1_reg_2647_reg is absorbed into DSP tmp_255_1_reg_2647_reg.
DSP Report: operator resize_accel_mul_dEe_U34/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_255_1_reg_2647_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp_265_1_reg_3022_reg, operation Mode is: (A2*B'')'.
DSP Report: register Wy_1_read_1_reg_2462_pp0_iter1_reg_reg is absorbed into DSP tmp_265_1_reg_3022_reg.
DSP Report: register tmp_263_1_reg_2967_reg is absorbed into DSP tmp_265_1_reg_3022_reg.
DSP Report: register Wy_1_read_1_reg_2462_pp0_iter2_reg_reg is absorbed into DSP tmp_265_1_reg_3022_reg.
DSP Report: register tmp_265_1_reg_3022_reg is absorbed into DSP tmp_265_1_reg_3022_reg.
DSP Report: operator resize_accel_mul_g8j_U98/resize_accel_mul_g8j_DSP48_3_U/p is absorbed into DSP tmp_265_1_reg_3022_reg.
DSP Report: Generating DSP tmp_234_1_reg_2617_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_234_1_reg_2617_reg is absorbed into DSP tmp_234_1_reg_2617_reg.
DSP Report: operator resize_accel_mul_dEe_U31/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_234_1_reg_2617_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_237_1_reg_2622_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_1_reg_2622_reg is absorbed into DSP tmp_237_1_reg_2622_reg.
DSP Report: operator resize_accel_mul_dEe_U32/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_237_1_reg_2622_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp13_reg_3052_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP tmp13_reg_3052_reg.
DSP Report: register B is absorbed into DSP tmp13_reg_3052_reg.
DSP Report: register A is absorbed into DSP tmp13_reg_3052_reg.
DSP Report: register A is absorbed into DSP tmp13_reg_3052_reg.
DSP Report: register tmp13_reg_3052_reg is absorbed into DSP tmp13_reg_3052_reg.
DSP Report: operator resize_accel_mac_hbi_U105/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP tmp13_reg_3052_reg.
DSP Report: operator resize_accel_mac_hbi_U105/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP tmp13_reg_3052_reg.
DSP Report: Generating DSP tmp_285_1_reg_2692_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_285_1_reg_2692_reg is absorbed into DSP tmp_285_1_reg_2692_reg.
DSP Report: operator resize_accel_mul_dEe_U37/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_285_1_reg_2692_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_1_reg_2697_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_1_reg_2697_reg is absorbed into DSP tmp_287_1_reg_2697_reg.
DSP Report: operator resize_accel_mul_dEe_U38/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_287_1_reg_2697_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp_297_1_reg_3027_reg, operation Mode is: (A2*B'')'.
DSP Report: register Wy_3_read_1_reg_2452_pp0_iter1_reg_reg is absorbed into DSP tmp_297_1_reg_3027_reg.
DSP Report: register tmp_295_1_reg_2977_reg is absorbed into DSP tmp_297_1_reg_3027_reg.
DSP Report: register Wy_3_read_1_reg_2452_pp0_iter2_reg_reg is absorbed into DSP tmp_297_1_reg_3027_reg.
DSP Report: register tmp_297_1_reg_3027_reg is absorbed into DSP tmp_297_1_reg_3027_reg.
DSP Report: operator resize_accel_mul_g8j_U99/resize_accel_mul_g8j_DSP48_3_U/p is absorbed into DSP tmp_297_1_reg_3027_reg.
DSP Report: Generating DSP tmp_301_1_reg_2717_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_301_1_reg_2717_reg is absorbed into DSP tmp_301_1_reg_2717_reg.
DSP Report: operator resize_accel_mul_dEe_U39/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_301_1_reg_2717_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_303_1_reg_2722_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_303_1_reg_2722_reg is absorbed into DSP tmp_303_1_reg_2722_reg.
DSP Report: operator resize_accel_mul_dEe_U40/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_303_1_reg_2722_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: operator resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: operator resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP resize_accel_mac_hbi_U107/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: Generating DSP tmp_269_1_reg_2667_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_269_1_reg_2667_reg is absorbed into DSP tmp_269_1_reg_2667_reg.
DSP Report: operator resize_accel_mul_dEe_U35/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_269_1_reg_2667_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_271_1_reg_2672_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_1_reg_2672_reg is absorbed into DSP tmp_271_1_reg_2672_reg.
DSP Report: operator resize_accel_mul_dEe_U36/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_271_1_reg_2672_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp14_reg_3057_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP tmp14_reg_3057_reg.
DSP Report: register B is absorbed into DSP tmp14_reg_3057_reg.
DSP Report: register A is absorbed into DSP tmp14_reg_3057_reg.
DSP Report: register A is absorbed into DSP tmp14_reg_3057_reg.
DSP Report: register tmp14_reg_3057_reg is absorbed into DSP tmp14_reg_3057_reg.
DSP Report: operator resize_accel_mac_hbi_U106/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP tmp14_reg_3057_reg.
DSP Report: operator resize_accel_mac_hbi_U106/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP tmp14_reg_3057_reg.
DSP Report: Generating DSP tmp_253_2_reg_2767_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_2_reg_2767_reg is absorbed into DSP tmp_253_2_reg_2767_reg.
DSP Report: operator resize_accel_mul_dEe_U43/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_253_2_reg_2767_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_2_reg_2772_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_255_2_reg_2772_reg is absorbed into DSP tmp_255_2_reg_2772_reg.
DSP Report: operator resize_accel_mul_dEe_U44/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_255_2_reg_2772_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp_265_2_reg_3032_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_263_2_reg_2992_reg is absorbed into DSP tmp_265_2_reg_3032_reg.
DSP Report: register Wy_1_read_1_reg_2462_pp0_iter1_reg_reg is absorbed into DSP tmp_265_2_reg_3032_reg.
DSP Report: register Wy_1_read_1_reg_2462_pp0_iter2_reg_reg is absorbed into DSP tmp_265_2_reg_3032_reg.
DSP Report: register tmp_265_2_reg_3032_reg is absorbed into DSP tmp_265_2_reg_3032_reg.
DSP Report: operator resize_accel_mul_g8j_U100/resize_accel_mul_g8j_DSP48_3_U/p is absorbed into DSP tmp_265_2_reg_3032_reg.
DSP Report: Generating DSP tmp_234_2_reg_2742_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_234_2_reg_2742_reg is absorbed into DSP tmp_234_2_reg_2742_reg.
DSP Report: operator resize_accel_mul_dEe_U41/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_234_2_reg_2742_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_237_2_reg_2747_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_2_reg_2747_reg is absorbed into DSP tmp_237_2_reg_2747_reg.
DSP Report: operator resize_accel_mul_dEe_U42/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_237_2_reg_2747_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp21_reg_3062_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP tmp21_reg_3062_reg.
DSP Report: register B is absorbed into DSP tmp21_reg_3062_reg.
DSP Report: register A is absorbed into DSP tmp21_reg_3062_reg.
DSP Report: register A is absorbed into DSP tmp21_reg_3062_reg.
DSP Report: register tmp21_reg_3062_reg is absorbed into DSP tmp21_reg_3062_reg.
DSP Report: operator resize_accel_mac_hbi_U108/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP tmp21_reg_3062_reg.
DSP Report: operator resize_accel_mac_hbi_U108/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP tmp21_reg_3062_reg.
DSP Report: Generating DSP tmp_285_2_reg_2817_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_285_2_reg_2817_reg is absorbed into DSP tmp_285_2_reg_2817_reg.
DSP Report: operator resize_accel_mul_dEe_U47/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_285_2_reg_2817_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_2_reg_2822_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_2_reg_2822_reg is absorbed into DSP tmp_287_2_reg_2822_reg.
DSP Report: operator resize_accel_mul_dEe_U48/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_287_2_reg_2822_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp_297_2_reg_3037_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_295_2_reg_3002_reg is absorbed into DSP tmp_297_2_reg_3037_reg.
DSP Report: register Wy_3_read_1_reg_2452_pp0_iter1_reg_reg is absorbed into DSP tmp_297_2_reg_3037_reg.
DSP Report: register Wy_3_read_1_reg_2452_pp0_iter2_reg_reg is absorbed into DSP tmp_297_2_reg_3037_reg.
DSP Report: register tmp_297_2_reg_3037_reg is absorbed into DSP tmp_297_2_reg_3037_reg.
DSP Report: operator resize_accel_mul_g8j_U101/resize_accel_mul_g8j_DSP48_3_U/p is absorbed into DSP tmp_297_2_reg_3037_reg.
DSP Report: Generating DSP tmp_301_2_reg_2842_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_301_2_reg_2842_reg is absorbed into DSP tmp_301_2_reg_2842_reg.
DSP Report: operator resize_accel_mul_dEe_U49/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_301_2_reg_2842_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_303_2_reg_2847_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_303_2_reg_2847_reg is absorbed into DSP tmp_303_2_reg_2847_reg.
DSP Report: operator resize_accel_mul_dEe_U50/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_303_2_reg_2847_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: operator resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: operator resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP resize_accel_mac_hbi_U110/resize_accel_mac_hbi_DSP48_4_U/p.
DSP Report: Generating DSP tmp_269_2_reg_2792_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_269_2_reg_2792_reg is absorbed into DSP tmp_269_2_reg_2792_reg.
DSP Report: operator resize_accel_mul_dEe_U45/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_269_2_reg_2792_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP tmp_271_2_reg_2797_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_2_reg_2797_reg is absorbed into DSP tmp_271_2_reg_2797_reg.
DSP Report: operator resize_accel_mul_dEe_U46/resize_accel_mul_dEe_DSP48_0_U/p is absorbed into DSP tmp_271_2_reg_2797_reg.
DSP Report: Generating DSP resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register B is absorbed into DSP resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p is absorbed into DSP resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: operator resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/m is absorbed into DSP resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p.
DSP Report: Generating DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p, operation Mode is: C'+A''*B''.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register A is absorbed into DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: register C is absorbed into DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p is absorbed into DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: operator resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/m is absorbed into DSP resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p.
DSP Report: Generating DSP tmp22_reg_3067_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP tmp22_reg_3067_reg.
DSP Report: register B is absorbed into DSP tmp22_reg_3067_reg.
DSP Report: register A is absorbed into DSP tmp22_reg_3067_reg.
DSP Report: register A is absorbed into DSP tmp22_reg_3067_reg.
DSP Report: register tmp22_reg_3067_reg is absorbed into DSP tmp22_reg_3067_reg.
DSP Report: operator resize_accel_mac_hbi_U109/resize_accel_mac_hbi_DSP48_4_U/p is absorbed into DSP tmp22_reg_3067_reg.
DSP Report: operator resize_accel_mac_hbi_U109/resize_accel_mac_hbi_DSP48_4_U/m is absorbed into DSP tmp22_reg_3067_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sdivFfa_div_U/resize_accel_sdivFfa_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sdivFfa.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[31].sign_tmp_reg[32]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[30].sign_tmp_reg[31]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[29].sign_tmp_reg[30]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[28].sign_tmp_reg[29]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[27].sign_tmp_reg[28]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[26].sign_tmp_reg[27]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[25].sign_tmp_reg[26]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[24].sign_tmp_reg[25]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[23].sign_tmp_reg[24]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[22].sign_tmp_reg[23]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[21].sign_tmp_reg[22]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[20].sign_tmp_reg[21]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[19].sign_tmp_reg[20]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[18].sign_tmp_reg[19]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[17].sign_tmp_reg[18]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[16].sign_tmp_reg[17]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[15].sign_tmp_reg[16]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[14].sign_tmp_reg[15]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[13].sign_tmp_reg[14]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[12].sign_tmp_reg[13]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[11].sign_tmp_reg[12]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[10].sign_tmp_reg[11]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[9].sign_tmp_reg[10]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/sign_tmp_reg[0]' and it is trimmed from '2' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/resize_accel_sremIfE.v:40]
INFO: [Synth 8-4471] merging register 'tmp_131_reg_6759_reg[19:0]' into 'tmp_131_reg_6759_reg[19:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3409]
INFO: [Synth 8-4471] merging register 'col_reg_6753_reg[31:0]' into 'col_reg_6753_reg[31:0]' [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3407]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_5209_reg' and it is trimmed from '13' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3321]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_reg_5452_reg' and it is trimmed from '12' to '1' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3344]
INFO: [Synth 8-5544] ROM "exitcond4_fu_3242_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_2458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_3309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_115_fu_4808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_109_fu_4132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_fu_3470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_2788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_3185_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp_90_reg_6841_reg, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: register tmp_90_reg_6841_reg is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: operator tmp_90_fu_5047_p2 is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: operator tmp_90_fu_5047_p2 is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: Generating DSP tmp_90_fu_5047_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_90_fu_5047_p2.
DSP Report: register A is absorbed into DSP tmp_90_fu_5047_p2.
DSP Report: operator tmp_90_fu_5047_p2 is absorbed into DSP tmp_90_fu_5047_p2.
DSP Report: operator tmp_90_fu_5047_p2 is absorbed into DSP tmp_90_fu_5047_p2.
DSP Report: Generating DSP tmp_90_reg_6841_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: register tmp_90_reg_6841_reg is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: operator tmp_90_fu_5047_p2 is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: operator tmp_90_fu_5047_p2 is absorbed into DSP tmp_90_reg_6841_reg.
DSP Report: Generating DSP tmp_92_reg_6851_reg, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: register tmp_92_reg_6851_reg is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: operator tmp_92_fu_5051_p2 is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: operator tmp_92_fu_5051_p2 is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: Generating DSP tmp_92_fu_5051_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_92_fu_5051_p2.
DSP Report: register A is absorbed into DSP tmp_92_fu_5051_p2.
DSP Report: operator tmp_92_fu_5051_p2 is absorbed into DSP tmp_92_fu_5051_p2.
DSP Report: operator tmp_92_fu_5051_p2 is absorbed into DSP tmp_92_fu_5051_p2.
DSP Report: Generating DSP tmp_92_reg_6851_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: register tmp_92_reg_6851_reg is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: operator tmp_92_fu_5051_p2 is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: operator tmp_92_fu_5051_p2 is absorbed into DSP tmp_92_reg_6851_reg.
DSP Report: Generating DSP tmp_88_reg_6831_reg, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: register tmp_88_reg_6831_reg is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: operator tmp_88_fu_5043_p2 is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: operator tmp_88_fu_5043_p2 is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: Generating DSP tmp_88_fu_5043_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_88_fu_5043_p2.
DSP Report: register A is absorbed into DSP tmp_88_fu_5043_p2.
DSP Report: operator tmp_88_fu_5043_p2 is absorbed into DSP tmp_88_fu_5043_p2.
DSP Report: operator tmp_88_fu_5043_p2 is absorbed into DSP tmp_88_fu_5043_p2.
DSP Report: Generating DSP tmp_88_reg_6831_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: register tmp_88_reg_6831_reg is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: operator tmp_88_fu_5043_p2 is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: operator tmp_88_fu_5043_p2 is absorbed into DSP tmp_88_reg_6831_reg.
DSP Report: Generating DSP mul_fu_4837_p2, operation Mode is: A''*(B:0xcccc).
DSP Report: register A is absorbed into DSP mul_fu_4837_p2.
DSP Report: register A is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: Generating DSP mul_fu_4837_p2, operation Mode is: (PCIN>>17)+(A:0xcccc)*B''.
DSP Report: register B is absorbed into DSP mul_fu_4837_p2.
DSP Report: register B is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: Generating DSP mul_fu_4837_p2, operation Mode is: (A:0x1999a)*B''.
DSP Report: register B is absorbed into DSP mul_fu_4837_p2.
DSP Report: register B is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: Generating DSP mul_fu_4837_p2, operation Mode is: (PCIN>>17)+(A:0x1999a)*B''.
DSP Report: register B is absorbed into DSP mul_fu_4837_p2.
DSP Report: register B is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: operator mul_fu_4837_p2 is absorbed into DSP mul_fu_4837_p2.
DSP Report: Generating DSP tmp_120_reg_6765_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: register A is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: register tmp_120_reg_6765_reg is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: operator tmp_120_fu_4906_p2 is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: operator tmp_120_fu_4906_p2 is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: Generating DSP tmp_120_fu_4906_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_120_fu_4906_p2.
DSP Report: register A is absorbed into DSP tmp_120_fu_4906_p2.
DSP Report: operator tmp_120_fu_4906_p2 is absorbed into DSP tmp_120_fu_4906_p2.
DSP Report: operator tmp_120_fu_4906_p2 is absorbed into DSP tmp_120_fu_4906_p2.
DSP Report: Generating DSP tmp_120_reg_6765_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: register A is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: register tmp_120_reg_6765_reg is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: operator tmp_120_fu_4906_p2 is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: operator tmp_120_fu_4906_p2 is absorbed into DSP tmp_120_reg_6765_reg.
DSP Report: Generating DSP tmp_121_fu_4929_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_121_fu_4929_p2.
DSP Report: register tmp_131_reg_6759_reg is absorbed into DSP tmp_121_fu_4929_p2.
DSP Report: operator tmp_121_fu_4929_p2 is absorbed into DSP tmp_121_fu_4929_p2.
DSP Report: operator tmp_121_fu_4929_p2 is absorbed into DSP tmp_121_fu_4929_p2.
DSP Report: Generating DSP tmp_119_reg_6770_reg, operation Mode is: (C' or 0)+A2*B2.
DSP Report: register col_reg_6753_reg is absorbed into DSP tmp_119_reg_6770_reg.
DSP Report: register A is absorbed into DSP tmp_119_reg_6770_reg.
DSP Report: register C is absorbed into DSP tmp_119_reg_6770_reg.
DSP Report: register tmp_119_reg_6770_reg is absorbed into DSP tmp_119_reg_6770_reg.
DSP Report: operator tmp_119_fu_4920_p2 is absorbed into DSP tmp_119_reg_6770_reg.
DSP Report: operator tmp_119_fu_4920_p2 is absorbed into DSP tmp_119_reg_6770_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: (A*B2)'.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator temp_fu_2644_p2 is absorbed into DSP p_0_out.
DSP Report: operator temp_fu_2644_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP temp_fu_2644_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP temp_fu_2644_p2.
DSP Report: operator temp_fu_2644_p2 is absorbed into DSP temp_fu_2644_p2.
DSP Report: operator temp_fu_2644_p2 is absorbed into DSP temp_fu_2644_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator temp_fu_2644_p2 is absorbed into DSP p_0_out.
DSP Report: operator temp_fu_2644_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_63_fu_2809_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_63_fu_2809_p2.
DSP Report: operator tmp_63_fu_2809_p2 is absorbed into DSP tmp_63_fu_2809_p2.
DSP Report: operator tmp_63_fu_2809_p2 is absorbed into DSP tmp_63_fu_2809_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_63_fu_2809_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_63_fu_2809_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (A*B2)'.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator temp_1_fu_3046_p2 is absorbed into DSP p_0_out.
DSP Report: operator temp_1_fu_3046_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP temp_1_fu_3046_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP temp_1_fu_3046_p2.
DSP Report: operator temp_1_fu_3046_p2 is absorbed into DSP temp_1_fu_3046_p2.
DSP Report: operator temp_1_fu_3046_p2 is absorbed into DSP temp_1_fu_3046_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator temp_1_fu_3046_p2 is absorbed into DSP p_0_out.
DSP Report: operator temp_1_fu_3046_p2 is absorbed into DSP p_0_out.
DSP Report: Generating DSP tmp_83_fu_3202_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_83_fu_3202_p2.
DSP Report: operator tmp_83_fu_3202_p2 is absorbed into DSP tmp_83_fu_3202_p2.
DSP Report: operator tmp_83_fu_3202_p2 is absorbed into DSP tmp_83_fu_3202_p2.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator tmp_83_fu_3202_p2 is absorbed into DSP p_0_out.
DSP Report: operator tmp_83_fu_3202_p2 is absorbed into DSP p_0_out.
INFO: [Synth 8-5546] ROM "axis2xfMat_U0/exitcond_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axis2xfMat_U0/exitcond1_fu_91_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resize_U0/resize_Loop_1_proc59_U0/exitcond3_fu_98_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resize_U0/resize_Loop_1_proc59_U0/exitcond1_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resize_U0/resize_Loop_2_proc61_U0/exitcond_fu_98_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resize_U0/resize_Loop_2_proc61_U0/exitcond2_fu_86_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xfMat2axis_U0/exitcond_fu_119_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xfMat2axis_U0/exitcond1_fu_101_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xfMat2axis_U0/tmp_fu_113_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xfMat2axis_U0/tmp_3_fu_131_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design resize_accel_sremIfE has unconnected port reset
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[12]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[11]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[10]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[9]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[8]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[7]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[6]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[5]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[4]
WARNING: [Synth 8-3331] design resize_accel_mux_Hfu has unconnected port din8[3]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[32]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[31]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[30]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[29]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[28]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[27]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[26]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[25]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[24]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[23]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[22]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[21]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[20]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[19]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[18]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[17]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[16]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[15]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[14]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[13]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[12]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[11]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[10]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[9]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[8]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[7]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[6]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[5]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[4]
WARNING: [Synth 8-3331] design resize_accel_mux_Gfk has unconnected port din8[3]
WARNING: [Synth 8-3331] design xfExtractPixels has unconnected port pos_r[3]
WARNING: [Synth 8-3331] design resize_accel has unconnected port src_TLAST[0]
WARNING: [Synth 8-3936] Found unconnected internal register 'Hstart_U/xFResizeAreaDownSudo_ram_U/q0_reg' and it is trimmed from '14' to '13' bits. [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownSudo.v:35]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/divisor0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /resize_accel_sremIfE_U155/\resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_4_cast1_reg_5192_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_4_cast1_reg_5192_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_4_cast1_reg_5192_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_4_cast1_reg_5192_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[3]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[4]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[5]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[6]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[7]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_36_reg_5382_reg[8]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_37_cast_reg_5387_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_24_reg_5233_reg[0]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_25_reg_5238_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_24_reg_5233_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_25_reg_5238_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_24_reg_5233_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_25_reg_5238_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_37_reg_5419_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_37_reg_5419_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[0]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[0]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[0]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[3]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[3]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[3]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[4]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[4]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[4]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[5]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[5]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[5]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[6]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[6]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[6]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[7]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[7]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[7]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[8]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[8]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[8]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_3_reg_6147_reg[9]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_103_reg_6142_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_1_reg_6114_reg[9]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_102_reg_6108_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_addr_reg_5917_reg[9]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_81_reg_5911_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[3]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[4]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[5]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[6]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[7]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[8]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[9]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_5_reg_5143_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_6_cast_reg_5148_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[16]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_5_cast1_reg_5431_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_5_cast1_reg_5431_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_5_cast1_reg_5431_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_5_cast1_reg_5431_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_5_cast1_reg_5431_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp0_reg_5180_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp0_reg_5180_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp0_reg_5180_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp0_reg_5180_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[17]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[18]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[19]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[20]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[21]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[22]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[23]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[24]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[25]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[26]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[27]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[28]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[29]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[30]' (FD) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/ap_return_0_preg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /grp_Inverse_fu_1782/\ap_return_0_preg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\Xtemp0_cast1_cast_reg_5117_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_16_reg_5209_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[17]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[18]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[19]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[20]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[21]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[22]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[23]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[24]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Xtemp0_cast1_cast_reg_5117_reg[25]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_reg_5112_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\Xtemp0_cast1_cast_reg_5117_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_cast_reg_5148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_cast_reg_5148_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_cast_reg_5148_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\Xtemp1_cast_reg_5168_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_fixed_reg_5204_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_28_reg_5268_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\Ytemp0_cast6_cast_reg_5356_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\tmp_6_reg_5122_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[0]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[3]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[4]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[5]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[6]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[7]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[8]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[9]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_cast_reg_5185_reg[10]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/offset_temp1_fixed_reg_5204_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\Xtemp1_cast_reg_5168_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_fixed_reg_5204_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\Xtemp1_cast_reg_5168_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\offset_temp1_fixed_reg_5204_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60 /\Xtemp1_cast_reg_5168_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[17]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[18]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[19]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[20]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[21]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[22]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[23]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Ytemp0_cast6_cast_reg_5356_reg[24]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_29_reg_5351_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_131_reg_6759_reg[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/col_reg_6753_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_131_reg_6759_reg[18]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/B[1]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/B[1]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/col_reg_6753_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_131_reg_6759_reg[0]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/col_reg_6753_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_131_reg_6759_reg[19]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/B[2]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/B[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/col_reg_6753_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_131_reg_6759_reg[2]' (FDE) to 'inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/col_reg_6753_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (resize_accel_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module resize_accel.
WARNING: [Synth 8-3332] Sequential element (resize_accel_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module resize_accel.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[47]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[46]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[45]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[44]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[43]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[42]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[41]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[40]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[39]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[38]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[37]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[36]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[35]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[34]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[33]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[32]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[31]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[30]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[29]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[28]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[27]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[26]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[25]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[24]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[23]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[22]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[21]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[20]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[19]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[18]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_90_reg_6841_reg[17]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[47]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[46]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[45]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[44]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[43]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[42]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[41]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[40]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[39]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[38]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[37]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[36]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[35]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[34]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[33]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[32]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[31]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[30]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[29]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[28]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[27]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[26]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[25]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[24]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[23]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[22]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[21]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[20]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[19]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[18]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_92_reg_6851_reg[17]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[47]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[46]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[45]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[44]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[43]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[42]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[41]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[40]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[39]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[38]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[37]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[36]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[35]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[34]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[33]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[32]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[31]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[30]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[29]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[28]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[27]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[26]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[25]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[24]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[23]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[22]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[21]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[20]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[19]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[18]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_88_reg_6831_reg[17]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_120_reg_6765_reg[47]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_120_reg_6765_reg[46]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_120_reg_6765_reg[45]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_120_reg_6765_reg[44]) is unused and will be removed from module xFResizeAreaDownScal.
WARNING: [Synth 8-3332] Sequential element (tmp_120_reg_6765_reg[43]) is unused and will be removed from module xFResizeAreaDownScal.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 924.805 ; gain = 631.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                          | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------+---------------+----------------+
|Inverse     | xf_division_lut_U/Inverse_xf_divisibkb_rom_U/q0_reg | 4096x16       | Block RAM      | 
+------------+-----------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xFResizeAreaDownSibs_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaDownSjbC_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSjbC_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSjbC_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSmb6_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSibs_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownStde_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSudo_ram: | ram_reg    | 1 K x 14(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSvdy_ram: | ram_reg    | 512 x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSEe0_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fifo_w24_d150_A:          | mem_reg    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w24_d150_A:          | mem_reg    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A2*B'')'                  | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (PCIN+A''*B'')'            | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A2*B'')'                  | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | PCIN+A''*B''               | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (PCIN+A''*B'')'            | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A2*B'')'                  | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (PCIN+A''*B'')'            | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A2*B'')'                  | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | PCIN+A''*B''               | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (PCIN+A''*B'')'            | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A2*B'')'                  | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (PCIN+A''*B'')'            | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A2*B'')'                  | 19     | 16     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | PCIN+A''*B''               | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (A*B)'                     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CoreProcessDownArea  | C+A2*B2                    | 17     | 9      | 25     | -      | 25     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | C'+A''*B''                 | 17     | 9      | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 0    | 0    | 
|CoreProcessDownArea  | (PCIN+A''*B'')'            | 20     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | (A2*B)'                    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|xFResizeAreaDownScal | A2*B2                      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | (A2*B)'                    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|xFResizeAreaDownScal | A2*B2                      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | (A2*B)'                    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|xFResizeAreaDownScal | A2*B2                      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | A''*(B:0xcccc)             | 18     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+(A:0xcccc)*B''  | 17     | 15     | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (A:0x1999a)*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+(A:0x1999a)*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (A2*B2)'                   | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|xFResizeAreaDownScal | A2*B2                      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A2*B2           | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | A2*B2                      | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (C' or 0)+A2*B2            | 25     | 10     | 9      | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | (A*B2)'                    | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|xFResizeAreaDownScal | A2*B                       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | A2*B                       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | (A*B2)'                    | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|xFResizeAreaDownScal | A2*B                       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|xFResizeAreaDownScal | A2*B                       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|xFResizeAreaDownScal | (PCIN>>17)+A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_0/lbuf_in_0_V_U/xFResizeAreaDownSibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_1/lbuf_in_1_V_U/xFResizeAreaDownSjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_2/lbuf_in_2_V_U/xFResizeAreaDownSjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_3/lbuf_in_3_V_U/xFResizeAreaDownSjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_4/lbuf_in_4_V_U/xFResizeAreaDownSmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_4/lbuf_in_4_V_U/xFResizeAreaDownSmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_5/lbuf_in_5_V_U/xFResizeAreaDownSibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_7/Hweight_1_U/xFResizeAreaDownSocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_8/Hweight_2_U/xFResizeAreaDownSocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_9/Hweight_3_U/xFResizeAreaDownSocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_10/Hweight_4_U/xFResizeAreaDownSocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_11/Vweight_U/xFResizeAreaDownStde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_11/Vweight_U/xFResizeAreaDownStde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_12/Hstart_U/xFResizeAreaDownSudo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_13/Vstart_U/xFResizeAreaDownSvdy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_0_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_0_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_0_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_0_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_1_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_1_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_1_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_1_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_2_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_2_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_2_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_2_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_3_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_3_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_3_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_3_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_4_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_4_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_4_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_4_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_5_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_5_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_5_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_5_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_6_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_6_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_6_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_6_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_7_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_7_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hreq_7_U/xFResizeAreaDownSwdI_ram_U/i_/Hreq_7_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/i_4_14/Vreq_U/xFResizeAreaDownSEe0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/i_4_0/xf_division_lut_U/Inverse_xf_divisibkb_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/i_4_0/xf_division_lut_U/Inverse_xf_divisibkb_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3407]
INFO: [Synth 8-6837] The timing for the instance inst/i_4_0/p_src_data_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_1/p_dst_data_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:02:51 . Memory (MB): peak = 970.434 ; gain = 677.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:03:01 . Memory (MB): peak = 1019.133 ; gain = 726.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xFResizeAreaDownSibs_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaDownSjbC_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSjbC_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSjbC_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSmb6_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xFResizeAreaDownSibs_ram: | ram_reg    | 1 K x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSocq_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownStde_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSudo_ram: | ram_reg    | 1 K x 14(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSvdy_ram: | ram_reg    | 512 x 13(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSwdI_ram: | ram_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xFResizeAreaDownSEe0_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fifo_w24_d150_A:          | mem_reg    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w24_d150_A:          | mem_reg    | 256 x 24(READ_FIRST)   | W |   | 256 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ipshared/de7c/hdl/verilog/xFResizeAreaDownScal.v:3407]
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_1_V_U/xFResizeAreaDownSjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_2_V_U/xFResizeAreaDownSjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_3_V_U/xFResizeAreaDownSjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_4_V_U/xFResizeAreaDownSmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_4_V_U/xFResizeAreaDownSmb6_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/lbuf_in_5_V_U/xFResizeAreaDownSibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hweight_1_U/xFResizeAreaDownSocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hweight_2_U/xFResizeAreaDownSocq_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Vweight_U/xFResizeAreaDownStde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Vweight_U/xFResizeAreaDownStde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Hstart_U/xFResizeAreaDownSudo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Vstart_U/xFResizeAreaDownSvdy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_0_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_0_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_1_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_1_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_2_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_2_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_3_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_3_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_4_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_4_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_5_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_5_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_6_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_6_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_7_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Hreq_7_U/xFResizeAreaDownSwdI_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/Vreq_U/xFResizeAreaDownSEe0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/xf_division_lut_U/Inverse_xf_divisibkb_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_Inverse_fu_1782/xf_division_lut_U/Inverse_xf_divisibkb_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/p_src_data_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/p_dst_data_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:17 ; elapsed = 00:03:22 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:03:29 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:03:30 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:29 ; elapsed = 00:03:35 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:29 ; elapsed = 00:03:35 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:36 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:36 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[7].dividend_tmp_reg[8][31]   | 9      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[8].dividend_tmp_reg[9][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[9].dividend_tmp_reg[10][31]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[10].dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[11].dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[12].dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[13].dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[14].dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[15].dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[16].dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[17].dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[18].dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[19].dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[20].dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[21].dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[22].dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[23].dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[24].dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[25].dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[26].dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[27].dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[28].dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[29].dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[30].dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sremIfE_U155/resize_accel_sremIfE_div_U/resize_accel_sremIfE_div_u_0/loop[31].sign_tmp_reg[32][0]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/exitcond_reg_6075_pp1_iter4_reg_reg[0]                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/or_cond_reg_6232_pp1_iter4_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_107_reg_6236_pp1_iter4_reg_reg[0]                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_115_reg_6725_pp1_iter21_reg_reg[0]                                                                              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/exitcond_reg_6075_pp1_iter21_reg_reg[0]                                                                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/or_cond_reg_6232_pp1_iter20_reg_reg[0]                                                                              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_107_reg_6236_pp1_iter20_reg_reg[0]                                                                              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/countpx_1_reg_6718_pp1_iter19_reg_reg[31]                                                                           | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sdivFfa_U158/resize_accel_sdivFfa_div_U/resize_accel_sdivFfa_div_u_0/r_stage_reg[32]                   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/ap_CS_fsm_reg[68]                                                                                                   | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sdivFfa_U156/resize_accel_sdivFfa_div_U/resize_accel_sdivFfa_div_u_0/r_stage_reg[32]                   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|resize_accel | resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/resize_accel_sdivFfa_U152/resize_accel_sdivFfa_div_U/resize_accel_sdivFfa_div_u_0/r_stage_reg[32]                   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   699|
|2     |DSP48E1_1  |    20|
|3     |DSP48E1_10 |     2|
|4     |DSP48E1_11 |     2|
|5     |DSP48E1_12 |    23|
|6     |DSP48E1_13 |     4|
|7     |DSP48E1_14 |     4|
|8     |DSP48E1_15 |     1|
|9     |DSP48E1_16 |     3|
|10    |DSP48E1_17 |     1|
|11    |DSP48E1_2  |    16|
|12    |DSP48E1_4  |     3|
|13    |DSP48E1_6  |     3|
|14    |DSP48E1_7  |     3|
|15    |DSP48E1_8  |     1|
|16    |DSP48E1_9  |     2|
|17    |LUT1       |   959|
|18    |LUT2       |  1293|
|19    |LUT3       |  1885|
|20    |LUT4       |   757|
|21    |LUT5       |   557|
|22    |LUT6       |   713|
|23    |MUXF7      |    32|
|24    |RAMB18E1   |     5|
|25    |RAMB18E1_1 |     9|
|26    |RAMB18E1_2 |     2|
|27    |RAMB18E1_3 |     1|
|28    |RAMB18E1_4 |     2|
|29    |RAMB36E1   |     1|
|30    |RAMB36E1_1 |     4|
|31    |RAMB36E1_2 |     1|
|32    |RAMB36E1_3 |     1|
|33    |RAMB36E1_4 |     1|
|34    |SRL16E     |    56|
|35    |SRLC32E    |    20|
|36    |FDRE       |  5936|
|37    |FDSE       |    58|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+--------------------------------+------+
|      |Instance                                     |Module                          |Cells |
+------+---------------------------------------------+--------------------------------+------+
|1     |top                                          |                                | 13080|
|2     |  inst                                       |resize_accel                    | 13080|
|3     |    axis2xfMat_U0                            |axis2xfMat                      |   188|
|4     |    p_dst_data_V_U                           |fifo_w24_d150_A                 |   120|
|5     |    p_src_data_V_U                           |fifo_w24_d150_A_0               |   141|
|6     |    resize_U0                                |resize                          | 12071|
|7     |      in_image_V_V_U                         |fifo_w24_d2_A                   |   106|
|8     |        U_fifo_w24_d2_A_ram                  |fifo_w24_d2_A_shiftReg_86       |    96|
|9     |      out_image_V_V_U                        |fifo_w24_d2_A_1                 |    12|
|10    |        U_fifo_w24_d2_A_ram                  |fifo_w24_d2_A_shiftReg          |     4|
|11    |      resize_Loop_1_proc59_U0                |resize_Loop_1_proc59            |    84|
|12    |      resize_Loop_2_proc61_U0                |resize_Loop_2_proc61            |    74|
|13    |      start_for_resize_KfY_U                 |start_for_resize_KfY            |    12|
|14    |      start_for_xFresizJfO_U                 |start_for_xFresizJfO            |    13|
|15    |      xFresize60_U0                          |xFresize60                      | 11769|
|16    |        grp_xFResizeAreaDownScal_fu_60       |xFResizeAreaDownScal            | 11607|
|17    |          Hstart_U                           |xFResizeAreaDownSudo            |    57|
|18    |            xFResizeAreaDownSudo_ram_U       |xFResizeAreaDownSudo_ram        |    57|
|19    |          Hweight_0_U                        |xFResizeAreaDownSocq            |    53|
|20    |            xFResizeAreaDownSocq_ram_U       |xFResizeAreaDownSocq_ram_85     |    53|
|21    |          Hweight_1_U                        |xFResizeAreaDownSocq_2          |    18|
|22    |            xFResizeAreaDownSocq_ram_U       |xFResizeAreaDownSocq_ram_84     |    18|
|23    |          Hweight_2_U                        |xFResizeAreaDownSocq_3          |     2|
|24    |            xFResizeAreaDownSocq_ram_U       |xFResizeAreaDownSocq_ram_83     |     2|
|25    |          Hweight_3_U                        |xFResizeAreaDownSocq_4          |     3|
|26    |            xFResizeAreaDownSocq_ram_U       |xFResizeAreaDownSocq_ram_82     |     3|
|27    |          Hweight_4_U                        |xFResizeAreaDownSocq_5          |    30|
|28    |            xFResizeAreaDownSocq_ram_U       |xFResizeAreaDownSocq_ram        |    30|
|29    |          Vreq_U                             |xFResizeAreaDownSEe0            |    19|
|30    |            xFResizeAreaDownSEe0_ram_U       |xFResizeAreaDownSEe0_ram        |    19|
|31    |          Vstart_U                           |xFResizeAreaDownSvdy            |    57|
|32    |            xFResizeAreaDownSvdy_ram_U       |xFResizeAreaDownSvdy_ram        |    57|
|33    |          Vweight_U                          |xFResizeAreaDownStde            |   124|
|34    |            xFResizeAreaDownStde_ram_U       |xFResizeAreaDownStde_ram        |   124|
|35    |          grp_CoreProcessDownArea_fu_1808    |CoreProcessDownArea             |   568|
|36    |            resize_accel_mac_eOg_U61         |resize_accel_mac_eOg            |     1|
|37    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_81 |     1|
|38    |            resize_accel_mac_eOg_U62         |resize_accel_mac_eOg_24         |     1|
|39    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_80 |     1|
|40    |            resize_accel_mac_eOg_U63         |resize_accel_mac_eOg_25         |     1|
|41    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_79 |     1|
|42    |            resize_accel_mac_eOg_U64         |resize_accel_mac_eOg_26         |     1|
|43    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_78 |     1|
|44    |            resize_accel_mac_eOg_U65         |resize_accel_mac_eOg_27         |     1|
|45    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_77 |     1|
|46    |            resize_accel_mac_eOg_U66         |resize_accel_mac_eOg_28         |     1|
|47    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_76 |     1|
|48    |            resize_accel_mac_eOg_U67         |resize_accel_mac_eOg_29         |     1|
|49    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_75 |     1|
|50    |            resize_accel_mac_eOg_U68         |resize_accel_mac_eOg_30         |     1|
|51    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_74 |     1|
|52    |            resize_accel_mac_eOg_U69         |resize_accel_mac_eOg_31         |     1|
|53    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_73 |     1|
|54    |            resize_accel_mac_eOg_U70         |resize_accel_mac_eOg_32         |     1|
|55    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_72 |     1|
|56    |            resize_accel_mac_eOg_U71         |resize_accel_mac_eOg_33         |     1|
|57    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_71 |     1|
|58    |            resize_accel_mac_eOg_U72         |resize_accel_mac_eOg_34         |     1|
|59    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_70 |     1|
|60    |            resize_accel_mac_eOg_U73         |resize_accel_mac_eOg_35         |     1|
|61    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_69 |     1|
|62    |            resize_accel_mac_eOg_U74         |resize_accel_mac_eOg_36         |     1|
|63    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_68 |     1|
|64    |            resize_accel_mac_eOg_U75         |resize_accel_mac_eOg_37         |     1|
|65    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_67 |     1|
|66    |            resize_accel_mac_eOg_U76         |resize_accel_mac_eOg_38         |     1|
|67    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_66 |     1|
|68    |            resize_accel_mac_eOg_U77         |resize_accel_mac_eOg_39         |     1|
|69    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_65 |     1|
|70    |            resize_accel_mac_eOg_U78         |resize_accel_mac_eOg_40         |     1|
|71    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_64 |     1|
|72    |            resize_accel_mac_eOg_U79         |resize_accel_mac_eOg_41         |     1|
|73    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1_63 |     1|
|74    |            resize_accel_mac_eOg_U80         |resize_accel_mac_eOg_42         |     1|
|75    |              resize_accel_mac_eOg_DSP48_1_U |resize_accel_mac_eOg_DSP48_1    |     1|
|76    |            resize_accel_mac_fYi_U86         |resize_accel_mac_fYi            |     1|
|77    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_62 |     1|
|78    |            resize_accel_mac_fYi_U87         |resize_accel_mac_fYi_43         |     1|
|79    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_61 |     1|
|80    |            resize_accel_mac_fYi_U88         |resize_accel_mac_fYi_44         |     1|
|81    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_60 |     1|
|82    |            resize_accel_mac_fYi_U89         |resize_accel_mac_fYi_45         |     1|
|83    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_59 |     1|
|84    |            resize_accel_mac_fYi_U90         |resize_accel_mac_fYi_46         |     1|
|85    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_58 |     1|
|86    |            resize_accel_mac_fYi_U91         |resize_accel_mac_fYi_47         |     1|
|87    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_57 |     1|
|88    |            resize_accel_mac_fYi_U92         |resize_accel_mac_fYi_48         |     1|
|89    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_56 |     1|
|90    |            resize_accel_mac_fYi_U93         |resize_accel_mac_fYi_49         |     1|
|91    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_55 |     1|
|92    |            resize_accel_mac_fYi_U94         |resize_accel_mac_fYi_50         |     1|
|93    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2_54 |     1|
|94    |            resize_accel_mac_fYi_U95         |resize_accel_mac_fYi_51         |     1|
|95    |              resize_accel_mac_fYi_DSP48_2_U |resize_accel_mac_fYi_DSP48_2    |     1|
|96    |            resize_accel_mac_hbi_U107        |resize_accel_mac_hbi            |     1|
|97    |              resize_accel_mac_hbi_DSP48_4_U |resize_accel_mac_hbi_DSP48_4_53 |     1|
|98    |            resize_accel_mac_hbi_U110        |resize_accel_mac_hbi_52         |     1|
|99    |              resize_accel_mac_hbi_DSP48_4_U |resize_accel_mac_hbi_DSP48_4    |     1|
|100   |          grp_Inverse_fu_1782                |Inverse                         |   172|
|101   |            xf_division_lut_U                |Inverse_xf_divisibkb            |    41|
|102   |              Inverse_xf_divisibkb_rom_U     |Inverse_xf_divisibkb_rom        |    41|
|103   |          lbuf_in_0_V_U                      |xFResizeAreaDownSibs            |    95|
|104   |            xFResizeAreaDownSibs_ram_U       |xFResizeAreaDownSibs_ram_23     |    95|
|105   |          lbuf_in_1_V_U                      |xFResizeAreaDownSjbC            |     1|
|106   |            xFResizeAreaDownSjbC_ram_U       |xFResizeAreaDownSjbC_ram_22     |     1|
|107   |          lbuf_in_2_V_U                      |xFResizeAreaDownSjbC_6          |     1|
|108   |            xFResizeAreaDownSjbC_ram_U       |xFResizeAreaDownSjbC_ram_21     |     1|
|109   |          lbuf_in_3_V_U                      |xFResizeAreaDownSjbC_7          |    26|
|110   |            xFResizeAreaDownSjbC_ram_U       |xFResizeAreaDownSjbC_ram        |    26|
|111   |          lbuf_in_4_V_U                      |xFResizeAreaDownSmb6            |   109|
|112   |            xFResizeAreaDownSmb6_ram_U       |xFResizeAreaDownSmb6_ram        |   109|
|113   |          lbuf_in_5_V_U                      |xFResizeAreaDownSibs_8          |    42|
|114   |            xFResizeAreaDownSibs_ram_U       |xFResizeAreaDownSibs_ram        |    42|
|115   |          resize_accel_mux_Gfk_U153          |resize_accel_mux_Gfk            |    48|
|116   |          resize_accel_mux_Hfu_U154          |resize_accel_mux_Hfu            |    48|
|117   |          resize_accel_sdivFfa_U151          |resize_accel_sdivFfa            |   436|
|118   |            resize_accel_sdivFfa_div_U       |resize_accel_sdivFfa_div_19     |   436|
|119   |              resize_accel_sdivFfa_div_u_0   |resize_accel_sdivFfa_div_u_20   |   301|
|120   |          resize_accel_sdivFfa_U152          |resize_accel_sdivFfa_9          |   596|
|121   |            resize_accel_sdivFfa_div_U       |resize_accel_sdivFfa_div_17     |   596|
|122   |              resize_accel_sdivFfa_div_u_0   |resize_accel_sdivFfa_div_u_18   |   328|
|123   |          resize_accel_sdivFfa_U156          |resize_accel_sdivFfa_10         |   446|
|124   |            resize_accel_sdivFfa_div_U       |resize_accel_sdivFfa_div_15     |   446|
|125   |              resize_accel_sdivFfa_div_u_0   |resize_accel_sdivFfa_div_u_16   |   310|
|126   |          resize_accel_sdivFfa_U157          |resize_accel_sdivFfa_11         |   436|
|127   |            resize_accel_sdivFfa_div_U       |resize_accel_sdivFfa_div_13     |   436|
|128   |              resize_accel_sdivFfa_div_u_0   |resize_accel_sdivFfa_div_u_14   |   301|
|129   |          resize_accel_sdivFfa_U158          |resize_accel_sdivFfa_12         |   633|
|130   |            resize_accel_sdivFfa_div_U       |resize_accel_sdivFfa_div        |   633|
|131   |              resize_accel_sdivFfa_div_u_0   |resize_accel_sdivFfa_div_u      |   334|
|132   |          resize_accel_sremIfE_U155          |resize_accel_sremIfE            |  1817|
|133   |            resize_accel_sremIfE_div_U       |resize_accel_sremIfE_div        |  1817|
|134   |              resize_accel_sremIfE_div_u_0   |resize_accel_sremIfE_div_u      |  1642|
|135   |    resize_accel_AXILiteS_s_axi_U            |resize_accel_AXILiteS_s_axi     |   351|
|136   |    start_for_resize_U0_U                    |start_for_resize_U0             |    10|
|137   |    start_for_xfMat2aLf8_U                   |start_for_xfMat2aLf8            |    11|
|138   |    xfMat2axis_U0                            |xfMat2axis                      |   180|
+------+---------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:36 . Memory (MB): peak = 1102.031 ; gain = 808.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 465 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:57 ; elapsed = 00:03:12 . Memory (MB): peak = 1102.031 ; gain = 390.383
Synthesis Optimization Complete : Time (s): cpu = 00:03:31 ; elapsed = 00:03:37 . Memory (MB): peak = 1102.031 ; gain = 808.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1102.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
635 Infos, 370 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:41 ; elapsed = 00:03:48 . Memory (MB): peak = 1102.031 ; gain = 814.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1102.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/resizer_resize_accel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.031 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP resizer_resize_accel_0_0, cache-ID = 6927837e035528cc
INFO: [Coretcl 2-1174] Renamed 137 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1102.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/resizer_resize_accel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file resizer_resize_accel_0_0_utilization_synth.rpt -pb resizer_resize_accel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 23:17:08 2020...
