# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do RISCV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/apps/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/main_decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:12 on May 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 20:45:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/alu_decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:12 on May 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 20:45:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/register_file.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:12 on May 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 20:45:12 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/ALU.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:13 on May 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:45:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:13 on May 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 20:45:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:13 on May 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:45:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:13 on May 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v 
# -- Compiling module singleCycleTop
# 
# Top level modules:
# 	singleCycleTop
# End time: 20:45:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/data_memory.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:13 on May 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 20:45:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:13 on May 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/instruction_memory.sv 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 20:45:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2003B\ Diseno\ de\ sistemas\ en\ chip/Ex\ RISC-V/RISC-V_SingleCycle {D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:45:13 on May 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle" D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop_tb.sv 
# -- Compiling module singleCycleTop_tb
# 
# Top level modules:
# 	singleCycleTop_tb
# End time: 20:45:13 on May 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  singleCycleTop_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" singleCycleTop_tb 
# Start time: 20:45:13 on May 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.singleCycleTop_tb(fast)
# Loading work.singleCycleTop(fast)
# Loading work.instruction_memory(fast)
# Loading work.control_unit(fast)
# Loading work.main_decoder(fast)
# Loading work.alu_decoder(fast)
# Loading work.extend(fast)
# Loading work.register_file(fast)
# Loading work.ALU(fast)
# Loading work.data_memory(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PCSrc'. The port definition is at: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /singleCycleTop_tb/DUT/CU File: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ResultSrc'. The port definition is at: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /singleCycleTop_tb/DUT/CU File: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (25) for port 'extend_in'. The port definition is at: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /singleCycleTop_tb/DUT/EXT File: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v Line: 49
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# instr_mem[0] = 00500293
# instr_mem[1] = 00a00313
# instr_mem[2] = 00628533
# PC = 00000000, Instr = xxxxxxxx
# PC = 00000004, Instr = 00500293
# PC = 00000008, Instr = 00a00313
# PC = 0000000c, Instr = 00628533
# PC = 00000010, Instr = xxxxxxxx
# PC = 00000014, Instr = xxxxxxxx
# PC = 00000018, Instr = xxxxxxxx
# PC = 0000001c, Instr = xxxxxxxx
# PC = 00000020, Instr = xxxxxxxx
# PC = 00000024, Instr = xxxxxxxx
# PC = 00000028, Instr = xxxxxxxx
# PC = 0000002c, Instr = xxxxxxxx
# PC = 00000030, Instr = xxxxxxxx
# PC = 00000034, Instr = xxxxxxxx
# PC = 00000038, Instr = xxxxxxxx
# PC = 0000003c, Instr = xxxxxxxx
# PC = 00000040, Instr = xxxxxxxx
# PC = 00000044, Instr = xxxxxxxx
# PC = 00000048, Instr = xxxxxxxx
# PC = 0000004c, Instr = xxxxxxxx
# PC = 00000050, Instr = xxxxxxxx
# PC = 00000054, Instr = xxxxxxxx
# PC = 00000058, Instr = xxxxxxxx
# PC = 0000005c, Instr = xxxxxxxx
# PC = 00000060, Instr = xxxxxxxx
# PC = 00000064, Instr = xxxxxxxx
# PC = 00000068, Instr = xxxxxxxx
# PC = 0000006c, Instr = xxxxxxxx
# PC = 00000070, Instr = xxxxxxxx
# PC = 00000074, Instr = xxxxxxxx
# PC = 00000078, Instr = xxxxxxxx
# PC = 0000007c, Instr = xxxxxxxx
# PC = 00000080, Instr = xxxxxxxx
# PC = 00000084, Instr = xxxxxxxx
# PC = 00000088, Instr = xxxxxxxx
# PC = 0000008c, Instr = xxxxxxxx
# PC = 00000090, Instr = xxxxxxxx
# PC = 00000094, Instr = xxxxxxxx
# PC = 00000098, Instr = xxxxxxxx
# PC = 0000009c, Instr = xxxxxxxx
# PC = 000000a0, Instr = xxxxxxxx
# PC = 000000a4, Instr = xxxxxxxx
# PC = 000000a8, Instr = xxxxxxxx
# PC = 000000ac, Instr = xxxxxxxx
# PC = 000000b0, Instr = xxxxxxxx
# PC = 000000b4, Instr = xxxxxxxx
# PC = 000000b8, Instr = xxxxxxxx
# PC = 000000bc, Instr = xxxxxxxx
# PC = 000000c0, Instr = xxxxxxxx
# PC = 000000c4, Instr = xxxxxxxx
# PC = 000000c8, Instr = xxxxxxxx
# PC = 000000cc, Instr = xxxxxxxx
# PC = 000000d0, Instr = xxxxxxxx
# PC = 000000d4, Instr = xxxxxxxx
# PC = 000000d8, Instr = xxxxxxxx
# PC = 000000dc, Instr = xxxxxxxx
# PC = 000000e0, Instr = xxxxxxxx
# PC = 000000e4, Instr = xxxxxxxx
# PC = 000000e8, Instr = xxxxxxxx
# PC = 000000ec, Instr = xxxxxxxx
# PC = 000000f0, Instr = xxxxxxxx
# PC = 000000f4, Instr = xxxxxxxx
# PC = 000000f8, Instr = xxxxxxxx
# PC = 000000fc, Instr = xxxxxxxx
# PC = 00000100, Instr = xxxxxxxx
# PC = 00000104, Instr = xxxxxxxx
# PC = 00000108, Instr = xxxxxxxx
# PC = 0000010c, Instr = xxxxxxxx
# PC = 00000110, Instr = xxxxxxxx
# PC = 00000114, Instr = xxxxxxxx
# PC = 00000118, Instr = xxxxxxxx
# PC = 0000011c, Instr = xxxxxxxx
# PC = 00000120, Instr = xxxxxxxx
# PC = 00000124, Instr = xxxxxxxx
# PC = 00000128, Instr = xxxxxxxx
# PC = 0000012c, Instr = xxxxxxxx
# PC = 00000130, Instr = xxxxxxxx
# PC = 00000134, Instr = xxxxxxxx
# PC = 00000138, Instr = xxxxxxxx
# PC = 0000013c, Instr = xxxxxxxx
# PC = 00000140, Instr = xxxxxxxx
# PC = 00000144, Instr = xxxxxxxx
# PC = 00000148, Instr = xxxxxxxx
# PC = 0000014c, Instr = xxxxxxxx
# PC = 00000150, Instr = xxxxxxxx
# PC = 00000154, Instr = xxxxxxxx
# PC = 00000158, Instr = xxxxxxxx
# PC = 0000015c, Instr = xxxxxxxx
# PC = 00000160, Instr = xxxxxxxx
# PC = 00000164, Instr = xxxxxxxx
# PC = 00000168, Instr = xxxxxxxx
# PC = 0000016c, Instr = xxxxxxxx
# PC = 00000170, Instr = xxxxxxxx
# PC = 00000174, Instr = xxxxxxxx
# PC = 00000178, Instr = xxxxxxxx
# PC = 0000017c, Instr = xxxxxxxx
# PC = 00000180, Instr = xxxxxxxx
# PC = 00000184, Instr = xxxxxxxx
# PC = 00000188, Instr = xxxxxxxx
# PC = 0000018c, Instr = xxxxxxxx
# PC = 00000190, Instr = xxxxxxxx
# PC = 00000194, Instr = xxxxxxxx
# PC = 00000198, Instr = xxxxxxxx
# PC = 0000019c, Instr = xxxxxxxx
# PC = 000001a0, Instr = xxxxxxxx
# PC = 000001a4, Instr = xxxxxxxx
# PC = 000001a8, Instr = xxxxxxxx
# PC = 000001ac, Instr = xxxxxxxx
# PC = 000001b0, Instr = xxxxxxxx
# PC = 000001b4, Instr = xxxxxxxx
# PC = 000001b8, Instr = xxxxxxxx
# PC = 000001bc, Instr = xxxxxxxx
# PC = 000001c0, Instr = xxxxxxxx
# PC = 000001c4, Instr = xxxxxxxx
# PC = 000001c8, Instr = xxxxxxxx
# PC = 000001cc, Instr = xxxxxxxx
# PC = 000001d0, Instr = xxxxxxxx
# PC = 000001d4, Instr = xxxxxxxx
# PC = 000001d8, Instr = xxxxxxxx
# PC = 000001dc, Instr = xxxxxxxx
# PC = 000001e0, Instr = xxxxxxxx
# PC = 000001e4, Instr = xxxxxxxx
# PC = 000001e8, Instr = xxxxxxxx
# PC = 000001ec, Instr = xxxxxxxx
# PC = 000001f0, Instr = xxxxxxxx
# PC = 000001f4, Instr = xxxxxxxx
# PC = 000001f8, Instr = xxxxxxxx
# PC = 000001fc, Instr = xxxxxxxx
# PC = 00000200, Instr = xxxxxxxx
# PC = 00000204, Instr = xxxxxxxx
# PC = 00000208, Instr = xxxxxxxx
# PC = 0000020c, Instr = xxxxxxxx
# PC = 00000210, Instr = xxxxxxxx
# PC = 00000214, Instr = xxxxxxxx
# PC = 00000218, Instr = xxxxxxxx
# PC = 0000021c, Instr = xxxxxxxx
# PC = 00000220, Instr = xxxxxxxx
# PC = 00000224, Instr = xxxxxxxx
# PC = 00000228, Instr = xxxxxxxx
# PC = 0000022c, Instr = xxxxxxxx
# PC = 00000230, Instr = xxxxxxxx
# PC = 00000234, Instr = xxxxxxxx
# PC = 00000238, Instr = xxxxxxxx
# PC = 0000023c, Instr = xxxxxxxx
# PC = 00000240, Instr = xxxxxxxx
# PC = 00000244, Instr = xxxxxxxx
# PC = 00000248, Instr = xxxxxxxx
# PC = 0000024c, Instr = xxxxxxxx
# PC = 00000250, Instr = xxxxxxxx
# PC = 00000254, Instr = xxxxxxxx
# PC = 00000258, Instr = xxxxxxxx
# PC = 0000025c, Instr = xxxxxxxx
# PC = 00000260, Instr = xxxxxxxx
# PC = 00000264, Instr = xxxxxxxx
# PC = 00000268, Instr = xxxxxxxx
# PC = 0000026c, Instr = xxxxxxxx
# PC = 00000270, Instr = xxxxxxxx
# PC = 00000274, Instr = xxxxxxxx
# PC = 00000278, Instr = xxxxxxxx
# PC = 0000027c, Instr = xxxxxxxx
# PC = 00000280, Instr = xxxxxxxx
# PC = 00000284, Instr = xxxxxxxx
# PC = 00000288, Instr = xxxxxxxx
# PC = 0000028c, Instr = xxxxxxxx
# PC = 00000290, Instr = xxxxxxxx
# PC = 00000294, Instr = xxxxxxxx
# PC = 00000298, Instr = xxxxxxxx
# PC = 0000029c, Instr = xxxxxxxx
# PC = 000002a0, Instr = xxxxxxxx
# PC = 000002a4, Instr = xxxxxxxx
# PC = 000002a8, Instr = xxxxxxxx
# PC = 000002ac, Instr = xxxxxxxx
# PC = 000002b0, Instr = xxxxxxxx
# PC = 000002b4, Instr = xxxxxxxx
# PC = 000002b8, Instr = xxxxxxxx
# PC = 000002bc, Instr = xxxxxxxx
# PC = 000002c0, Instr = xxxxxxxx
# PC = 000002c4, Instr = xxxxxxxx
# PC = 000002c8, Instr = xxxxxxxx
# PC = 000002cc, Instr = xxxxxxxx
# PC = 000002d0, Instr = xxxxxxxx
# PC = 000002d4, Instr = xxxxxxxx
# PC = 000002d8, Instr = xxxxxxxx
# PC = 000002dc, Instr = xxxxxxxx
# PC = 000002e0, Instr = xxxxxxxx
# PC = 000002e4, Instr = xxxxxxxx
# PC = 000002e8, Instr = xxxxxxxx
# PC = 000002ec, Instr = xxxxxxxx
# PC = 000002f0, Instr = xxxxxxxx
# PC = 000002f4, Instr = xxxxxxxx
# PC = 000002f8, Instr = xxxxxxxx
# PC = 000002fc, Instr = xxxxxxxx
# PC = 00000300, Instr = xxxxxxxx
# PC = 00000304, Instr = xxxxxxxx
# PC = 00000308, Instr = xxxxxxxx
# PC = 0000030c, Instr = xxxxxxxx
# PC = 00000310, Instr = xxxxxxxx
# PC = 00000314, Instr = xxxxxxxx
# PC = 00000318, Instr = xxxxxxxx
# PC = 0000031c, Instr = xxxxxxxx
# PC = 00000320, Instr = xxxxxxxx
# PC = 00000324, Instr = xxxxxxxx
# PC = 00000328, Instr = xxxxxxxx
# PC = 0000032c, Instr = xxxxxxxx
# PC = 00000330, Instr = xxxxxxxx
# PC = 00000334, Instr = xxxxxxxx
# PC = 00000338, Instr = xxxxxxxx
# PC = 0000033c, Instr = xxxxxxxx
# PC = 00000340, Instr = xxxxxxxx
# PC = 00000344, Instr = xxxxxxxx
# PC = 00000348, Instr = xxxxxxxx
# PC = 0000034c, Instr = xxxxxxxx
# PC = 00000350, Instr = xxxxxxxx
# PC = 00000354, Instr = xxxxxxxx
# PC = 00000358, Instr = xxxxxxxx
# PC = 0000035c, Instr = xxxxxxxx
# PC = 00000360, Instr = xxxxxxxx
# PC = 00000364, Instr = xxxxxxxx
# PC = 00000368, Instr = xxxxxxxx
# PC = 0000036c, Instr = xxxxxxxx
# PC = 00000370, Instr = xxxxxxxx
# PC = 00000374, Instr = xxxxxxxx
# PC = 00000378, Instr = xxxxxxxx
# PC = 0000037c, Instr = xxxxxxxx
# PC = 00000380, Instr = xxxxxxxx
# PC = 00000384, Instr = xxxxxxxx
# PC = 00000388, Instr = xxxxxxxx
# PC = 0000038c, Instr = xxxxxxxx
# PC = 00000390, Instr = xxxxxxxx
# PC = 00000394, Instr = xxxxxxxx
# PC = 00000398, Instr = xxxxxxxx
# PC = 0000039c, Instr = xxxxxxxx
# PC = 000003a0, Instr = xxxxxxxx
# PC = 000003a4, Instr = xxxxxxxx
# PC = 000003a8, Instr = xxxxxxxx
# PC = 000003ac, Instr = xxxxxxxx
# PC = 000003b0, Instr = xxxxxxxx
# PC = 000003b4, Instr = xxxxxxxx
# PC = 000003b8, Instr = xxxxxxxx
# PC = 000003bc, Instr = xxxxxxxx
# PC = 000003c0, Instr = xxxxxxxx
# PC = 000003c4, Instr = xxxxxxxx
# PC = 000003c8, Instr = xxxxxxxx
# PC = 000003cc, Instr = xxxxxxxx
# PC = 000003d0, Instr = xxxxxxxx
# PC = 000003d4, Instr = xxxxxxxx
# PC = 000003d8, Instr = xxxxxxxx
# PC = 000003dc, Instr = xxxxxxxx
# PC = 000003e0, Instr = xxxxxxxx
# PC = 000003e4, Instr = xxxxxxxx
# ** Note: $stop    : D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop_tb.sv(21)
#    Time: 500 ns  Iteration: 0  Instance: /singleCycleTop_tb
# Break in Module singleCycleTop_tb at D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop_tb.sv line 21
add wave -position insertpoint  \
sim:/singleCycleTop_tb/DUT/ALUControl \
sim:/singleCycleTop_tb/DUT/ALUResult \
sim:/singleCycleTop_tb/DUT/ALUSrc \
sim:/singleCycleTop_tb/DUT/clk \
sim:/singleCycleTop_tb/DUT/ImmExt \
sim:/singleCycleTop_tb/DUT/ImmSrc \
sim:/singleCycleTop_tb/DUT/Instr \
sim:/singleCycleTop_tb/DUT/MemWrite \
sim:/singleCycleTop_tb/DUT/PC \
sim:/singleCycleTop_tb/DUT/PCNext \
sim:/singleCycleTop_tb/DUT/PCPlus4 \
sim:/singleCycleTop_tb/DUT/PCSrc \
sim:/singleCycleTop_tb/DUT/PCTarget \
sim:/singleCycleTop_tb/DUT/RD2 \
sim:/singleCycleTop_tb/DUT/ReadData \
sim:/singleCycleTop_tb/DUT/RegWrite \
sim:/singleCycleTop_tb/DUT/result \
sim:/singleCycleTop_tb/DUT/ResultSrc \
sim:/singleCycleTop_tb/DUT/SrcA \
sim:/singleCycleTop_tb/DUT/SrcB \
sim:/singleCycleTop_tb/DUT/Zero
# Can't move the Now cursor.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.singleCycleTop_tb(fast)
# Loading work.singleCycleTop(fast)
# Loading work.instruction_memory(fast)
# Loading work.control_unit(fast)
# Loading work.main_decoder(fast)
# Loading work.alu_decoder(fast)
# Loading work.extend(fast)
# Loading work.register_file(fast)
# Loading work.ALU(fast)
# Loading work.data_memory(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'PCSrc'. The port definition is at: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /singleCycleTop_tb/DUT/CU File: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ResultSrc'. The port definition is at: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/control_unit.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /singleCycleTop_tb/DUT/CU File: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (25) for port 'extend_in'. The port definition is at: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/extend.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /singleCycleTop_tb/DUT/EXT File: D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop.v Line: 49
run -all
# instr_mem[0] = 00500293
# instr_mem[1] = 00a00313
# instr_mem[2] = 00628533
# PC = 00000000, Instr = xxxxxxxx
# PC = 00000004, Instr = 00500293
# PC = 00000008, Instr = 00a00313
# PC = 0000000c, Instr = 00628533
# PC = 00000010, Instr = xxxxxxxx
# PC = 00000014, Instr = xxxxxxxx
# PC = 00000018, Instr = xxxxxxxx
# PC = 0000001c, Instr = xxxxxxxx
# PC = 00000020, Instr = xxxxxxxx
# PC = 00000024, Instr = xxxxxxxx
# PC = 00000028, Instr = xxxxxxxx
# PC = 0000002c, Instr = xxxxxxxx
# PC = 00000030, Instr = xxxxxxxx
# PC = 00000034, Instr = xxxxxxxx
# PC = 00000038, Instr = xxxxxxxx
# PC = 0000003c, Instr = xxxxxxxx
# PC = 00000040, Instr = xxxxxxxx
# PC = 00000044, Instr = xxxxxxxx
# PC = 00000048, Instr = xxxxxxxx
# PC = 0000004c, Instr = xxxxxxxx
# PC = 00000050, Instr = xxxxxxxx
# PC = 00000054, Instr = xxxxxxxx
# PC = 00000058, Instr = xxxxxxxx
# PC = 0000005c, Instr = xxxxxxxx
# PC = 00000060, Instr = xxxxxxxx
# PC = 00000064, Instr = xxxxxxxx
# PC = 00000068, Instr = xxxxxxxx
# PC = 0000006c, Instr = xxxxxxxx
# PC = 00000070, Instr = xxxxxxxx
# PC = 00000074, Instr = xxxxxxxx
# PC = 00000078, Instr = xxxxxxxx
# PC = 0000007c, Instr = xxxxxxxx
# PC = 00000080, Instr = xxxxxxxx
# PC = 00000084, Instr = xxxxxxxx
# PC = 00000088, Instr = xxxxxxxx
# PC = 0000008c, Instr = xxxxxxxx
# PC = 00000090, Instr = xxxxxxxx
# PC = 00000094, Instr = xxxxxxxx
# PC = 00000098, Instr = xxxxxxxx
# PC = 0000009c, Instr = xxxxxxxx
# PC = 000000a0, Instr = xxxxxxxx
# PC = 000000a4, Instr = xxxxxxxx
# PC = 000000a8, Instr = xxxxxxxx
# PC = 000000ac, Instr = xxxxxxxx
# PC = 000000b0, Instr = xxxxxxxx
# PC = 000000b4, Instr = xxxxxxxx
# PC = 000000b8, Instr = xxxxxxxx
# PC = 000000bc, Instr = xxxxxxxx
# PC = 000000c0, Instr = xxxxxxxx
# PC = 000000c4, Instr = xxxxxxxx
# PC = 000000c8, Instr = xxxxxxxx
# PC = 000000cc, Instr = xxxxxxxx
# PC = 000000d0, Instr = xxxxxxxx
# PC = 000000d4, Instr = xxxxxxxx
# PC = 000000d8, Instr = xxxxxxxx
# PC = 000000dc, Instr = xxxxxxxx
# PC = 000000e0, Instr = xxxxxxxx
# PC = 000000e4, Instr = xxxxxxxx
# PC = 000000e8, Instr = xxxxxxxx
# PC = 000000ec, Instr = xxxxxxxx
# PC = 000000f0, Instr = xxxxxxxx
# PC = 000000f4, Instr = xxxxxxxx
# PC = 000000f8, Instr = xxxxxxxx
# PC = 000000fc, Instr = xxxxxxxx
# PC = 00000100, Instr = xxxxxxxx
# PC = 00000104, Instr = xxxxxxxx
# PC = 00000108, Instr = xxxxxxxx
# PC = 0000010c, Instr = xxxxxxxx
# PC = 00000110, Instr = xxxxxxxx
# PC = 00000114, Instr = xxxxxxxx
# PC = 00000118, Instr = xxxxxxxx
# PC = 0000011c, Instr = xxxxxxxx
# PC = 00000120, Instr = xxxxxxxx
# PC = 00000124, Instr = xxxxxxxx
# PC = 00000128, Instr = xxxxxxxx
# PC = 0000012c, Instr = xxxxxxxx
# PC = 00000130, Instr = xxxxxxxx
# PC = 00000134, Instr = xxxxxxxx
# PC = 00000138, Instr = xxxxxxxx
# PC = 0000013c, Instr = xxxxxxxx
# PC = 00000140, Instr = xxxxxxxx
# PC = 00000144, Instr = xxxxxxxx
# PC = 00000148, Instr = xxxxxxxx
# PC = 0000014c, Instr = xxxxxxxx
# PC = 00000150, Instr = xxxxxxxx
# PC = 00000154, Instr = xxxxxxxx
# PC = 00000158, Instr = xxxxxxxx
# PC = 0000015c, Instr = xxxxxxxx
# PC = 00000160, Instr = xxxxxxxx
# PC = 00000164, Instr = xxxxxxxx
# PC = 00000168, Instr = xxxxxxxx
# PC = 0000016c, Instr = xxxxxxxx
# PC = 00000170, Instr = xxxxxxxx
# PC = 00000174, Instr = xxxxxxxx
# PC = 00000178, Instr = xxxxxxxx
# PC = 0000017c, Instr = xxxxxxxx
# PC = 00000180, Instr = xxxxxxxx
# PC = 00000184, Instr = xxxxxxxx
# PC = 00000188, Instr = xxxxxxxx
# PC = 0000018c, Instr = xxxxxxxx
# PC = 00000190, Instr = xxxxxxxx
# PC = 00000194, Instr = xxxxxxxx
# PC = 00000198, Instr = xxxxxxxx
# PC = 0000019c, Instr = xxxxxxxx
# PC = 000001a0, Instr = xxxxxxxx
# PC = 000001a4, Instr = xxxxxxxx
# PC = 000001a8, Instr = xxxxxxxx
# PC = 000001ac, Instr = xxxxxxxx
# PC = 000001b0, Instr = xxxxxxxx
# PC = 000001b4, Instr = xxxxxxxx
# PC = 000001b8, Instr = xxxxxxxx
# PC = 000001bc, Instr = xxxxxxxx
# PC = 000001c0, Instr = xxxxxxxx
# PC = 000001c4, Instr = xxxxxxxx
# PC = 000001c8, Instr = xxxxxxxx
# PC = 000001cc, Instr = xxxxxxxx
# PC = 000001d0, Instr = xxxxxxxx
# PC = 000001d4, Instr = xxxxxxxx
# PC = 000001d8, Instr = xxxxxxxx
# PC = 000001dc, Instr = xxxxxxxx
# PC = 000001e0, Instr = xxxxxxxx
# PC = 000001e4, Instr = xxxxxxxx
# PC = 000001e8, Instr = xxxxxxxx
# PC = 000001ec, Instr = xxxxxxxx
# PC = 000001f0, Instr = xxxxxxxx
# PC = 000001f4, Instr = xxxxxxxx
# PC = 000001f8, Instr = xxxxxxxx
# PC = 000001fc, Instr = xxxxxxxx
# PC = 00000200, Instr = xxxxxxxx
# PC = 00000204, Instr = xxxxxxxx
# PC = 00000208, Instr = xxxxxxxx
# PC = 0000020c, Instr = xxxxxxxx
# PC = 00000210, Instr = xxxxxxxx
# PC = 00000214, Instr = xxxxxxxx
# PC = 00000218, Instr = xxxxxxxx
# PC = 0000021c, Instr = xxxxxxxx
# PC = 00000220, Instr = xxxxxxxx
# PC = 00000224, Instr = xxxxxxxx
# PC = 00000228, Instr = xxxxxxxx
# PC = 0000022c, Instr = xxxxxxxx
# PC = 00000230, Instr = xxxxxxxx
# PC = 00000234, Instr = xxxxxxxx
# PC = 00000238, Instr = xxxxxxxx
# PC = 0000023c, Instr = xxxxxxxx
# PC = 00000240, Instr = xxxxxxxx
# PC = 00000244, Instr = xxxxxxxx
# PC = 00000248, Instr = xxxxxxxx
# PC = 0000024c, Instr = xxxxxxxx
# PC = 00000250, Instr = xxxxxxxx
# PC = 00000254, Instr = xxxxxxxx
# PC = 00000258, Instr = xxxxxxxx
# PC = 0000025c, Instr = xxxxxxxx
# PC = 00000260, Instr = xxxxxxxx
# PC = 00000264, Instr = xxxxxxxx
# PC = 00000268, Instr = xxxxxxxx
# PC = 0000026c, Instr = xxxxxxxx
# PC = 00000270, Instr = xxxxxxxx
# PC = 00000274, Instr = xxxxxxxx
# PC = 00000278, Instr = xxxxxxxx
# PC = 0000027c, Instr = xxxxxxxx
# PC = 00000280, Instr = xxxxxxxx
# PC = 00000284, Instr = xxxxxxxx
# PC = 00000288, Instr = xxxxxxxx
# PC = 0000028c, Instr = xxxxxxxx
# PC = 00000290, Instr = xxxxxxxx
# PC = 00000294, Instr = xxxxxxxx
# PC = 00000298, Instr = xxxxxxxx
# PC = 0000029c, Instr = xxxxxxxx
# PC = 000002a0, Instr = xxxxxxxx
# PC = 000002a4, Instr = xxxxxxxx
# PC = 000002a8, Instr = xxxxxxxx
# PC = 000002ac, Instr = xxxxxxxx
# PC = 000002b0, Instr = xxxxxxxx
# PC = 000002b4, Instr = xxxxxxxx
# PC = 000002b8, Instr = xxxxxxxx
# PC = 000002bc, Instr = xxxxxxxx
# PC = 000002c0, Instr = xxxxxxxx
# PC = 000002c4, Instr = xxxxxxxx
# PC = 000002c8, Instr = xxxxxxxx
# PC = 000002cc, Instr = xxxxxxxx
# PC = 000002d0, Instr = xxxxxxxx
# PC = 000002d4, Instr = xxxxxxxx
# PC = 000002d8, Instr = xxxxxxxx
# PC = 000002dc, Instr = xxxxxxxx
# PC = 000002e0, Instr = xxxxxxxx
# PC = 000002e4, Instr = xxxxxxxx
# PC = 000002e8, Instr = xxxxxxxx
# PC = 000002ec, Instr = xxxxxxxx
# PC = 000002f0, Instr = xxxxxxxx
# PC = 000002f4, Instr = xxxxxxxx
# PC = 000002f8, Instr = xxxxxxxx
# PC = 000002fc, Instr = xxxxxxxx
# PC = 00000300, Instr = xxxxxxxx
# PC = 00000304, Instr = xxxxxxxx
# PC = 00000308, Instr = xxxxxxxx
# PC = 0000030c, Instr = xxxxxxxx
# PC = 00000310, Instr = xxxxxxxx
# PC = 00000314, Instr = xxxxxxxx
# PC = 00000318, Instr = xxxxxxxx
# PC = 0000031c, Instr = xxxxxxxx
# PC = 00000320, Instr = xxxxxxxx
# PC = 00000324, Instr = xxxxxxxx
# PC = 00000328, Instr = xxxxxxxx
# PC = 0000032c, Instr = xxxxxxxx
# PC = 00000330, Instr = xxxxxxxx
# PC = 00000334, Instr = xxxxxxxx
# PC = 00000338, Instr = xxxxxxxx
# PC = 0000033c, Instr = xxxxxxxx
# PC = 00000340, Instr = xxxxxxxx
# PC = 00000344, Instr = xxxxxxxx
# PC = 00000348, Instr = xxxxxxxx
# PC = 0000034c, Instr = xxxxxxxx
# PC = 00000350, Instr = xxxxxxxx
# PC = 00000354, Instr = xxxxxxxx
# PC = 00000358, Instr = xxxxxxxx
# PC = 0000035c, Instr = xxxxxxxx
# PC = 00000360, Instr = xxxxxxxx
# PC = 00000364, Instr = xxxxxxxx
# PC = 00000368, Instr = xxxxxxxx
# PC = 0000036c, Instr = xxxxxxxx
# PC = 00000370, Instr = xxxxxxxx
# PC = 00000374, Instr = xxxxxxxx
# PC = 00000378, Instr = xxxxxxxx
# PC = 0000037c, Instr = xxxxxxxx
# PC = 00000380, Instr = xxxxxxxx
# PC = 00000384, Instr = xxxxxxxx
# PC = 00000388, Instr = xxxxxxxx
# PC = 0000038c, Instr = xxxxxxxx
# PC = 00000390, Instr = xxxxxxxx
# PC = 00000394, Instr = xxxxxxxx
# PC = 00000398, Instr = xxxxxxxx
# PC = 0000039c, Instr = xxxxxxxx
# PC = 000003a0, Instr = xxxxxxxx
# PC = 000003a4, Instr = xxxxxxxx
# PC = 000003a8, Instr = xxxxxxxx
# PC = 000003ac, Instr = xxxxxxxx
# PC = 000003b0, Instr = xxxxxxxx
# PC = 000003b4, Instr = xxxxxxxx
# PC = 000003b8, Instr = xxxxxxxx
# PC = 000003bc, Instr = xxxxxxxx
# PC = 000003c0, Instr = xxxxxxxx
# PC = 000003c4, Instr = xxxxxxxx
# PC = 000003c8, Instr = xxxxxxxx
# PC = 000003cc, Instr = xxxxxxxx
# PC = 000003d0, Instr = xxxxxxxx
# PC = 000003d4, Instr = xxxxxxxx
# PC = 000003d8, Instr = xxxxxxxx
# PC = 000003dc, Instr = xxxxxxxx
# PC = 000003e0, Instr = xxxxxxxx
# PC = 000003e4, Instr = xxxxxxxx
# ** Note: $stop    : D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop_tb.sv(21)
#    Time: 500 ns  Iteration: 0  Instance: /singleCycleTop_tb
# Break in Module singleCycleTop_tb at D:/Documents/Tec/Profesional/4to Semestre/TE2003B Diseno de sistemas en chip/Ex RISC-V/RISC-V_SingleCycle/singleCycleTop_tb.sv line 21
# End time: 20:47:26 on May 25,2025, Elapsed time: 0:02:13
# Errors: 0, Warnings: 4
