"use strict";(self.webpackChunkmy_docs=self.webpackChunkmy_docs||[]).push([[5776],{3905:(e,t,r)=>{r.d(t,{Zo:()=>m,kt:()=>d});var i=r(7294);function n(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function a(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);t&&(i=i.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,i)}return r}function o(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?a(Object(r),!0).forEach((function(t){n(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):a(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function s(e,t){if(null==e)return{};var r,i,n=function(e,t){if(null==e)return{};var r,i,n={},a=Object.keys(e);for(i=0;i<a.length;i++)r=a[i],t.indexOf(r)>=0||(n[r]=e[r]);return n}(e,t);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);for(i=0;i<a.length;i++)r=a[i],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(n[r]=e[r])}return n}var c=i.createContext({}),l=function(e){var t=i.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):o(o({},t),e)),r},m=function(e){var t=l(e.components);return i.createElement(c.Provider,{value:t},e.children)},h="mdxType",f={inlineCode:"code",wrapper:function(e){var t=e.children;return i.createElement(i.Fragment,{},t)}},_=i.forwardRef((function(e,t){var r=e.components,n=e.mdxType,a=e.originalType,c=e.parentName,m=s(e,["components","mdxType","originalType","parentName"]),h=l(r),_=n,d=h["".concat(c,".").concat(_)]||h[_]||f[_]||a;return r?i.createElement(d,o(o({ref:t},m),{},{components:r})):i.createElement(d,o({ref:t},m))}));function d(e,t){var r=arguments,n=t&&t.mdxType;if("string"==typeof e||n){var a=r.length,o=new Array(a);o[0]=_;var s={};for(var c in t)hasOwnProperty.call(t,c)&&(s[c]=t[c]);s.originalType=e,s[h]="string"==typeof e?e:n,o[1]=s;for(var l=2;l<a;l++)o[l]=r[l];return i.createElement.apply(null,o)}return i.createElement.apply(null,r)}_.displayName="MDXCreateElement"},7823:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>c,contentTitle:()=>o,default:()=>f,frontMatter:()=>a,metadata:()=>s,toc:()=>l});var i=r(7462),n=(r(7294),r(3905));const a={},o="verification_mini_core",s={unversionedId:"rvc/core_verification/verification_mini_core",id:"rvc/core_verification/verification_mini_core",title:"verification_mini_core",description:"Strategy",source:"@site/docs/rvc/core_verification/verification_mini_core.md",sourceDirName:"rvc/core_verification",slug:"/rvc/core_verification/verification_mini_core",permalink:"/fpga_mafia_wiki/docs/rvc/core_verification/verification_mini_core",draft:!1,editUrl:"https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/rvc/core_verification/verification_mini_core.md",tags:[],version:"current",frontMatter:{},sidebar:"RISCV_Cores",previous:{title:"checker_tasks",permalink:"/fpga_mafia_wiki/docs/rvc/core_verification/checker_tasks"},next:{title:"sw_libraries",permalink:"/fpga_mafia_wiki/docs/rvc/sw_libraries"}},c={},l=[{value:"Strategy",id:"strategy",level:2},{value:"RM",id:"rm",level:2},{value:"mini_core_tb",id:"mini_core_tb",level:2},{value:"Trackers",id:"trackers",level:2}],m={toc:l},h="wrapper";function f(e){let{components:t,...r}=e;return(0,n.kt)(h,(0,i.Z)({},m,r,{components:t,mdxType:"MDXLayout"}),(0,n.kt)("h1",{id:"verification_mini_core"},"verification_mini_core"),(0,n.kt)("h2",{id:"strategy"},"Strategy"),(0,n.kt)("p",null,"The mini core is a bit more compicated IP due to its versatility. we cannot use a simple method of checking inputs and outputs only, we need to add a reference model(RM).\nafter that the RM is added we can activate a DI checker that will check any differences between the RM result and the real result.\nNote - we do not have UVM the we created the RM like an SV module i.e it is a module that we instansiate inside the TB (in UVM we are using pure software to the RM and we send through a portal called TLM)."),(0,n.kt)("h2",{id:"rm"},"RM"),(0,n.kt)("p",null,"The RM is a module that build as a massive switch case that its output is the expected result from the mini core.\nfor example:"),(0,n.kt)("pre",null,(0,n.kt)("code",{parentName:"pre",className:"language-systemverilog"},"...\nassign U_ImmediateQ101H = {     instruction[31:12], 12'b0 } ;             \n...                                                // U_Immediate\nassign rd               = instruction[11:7];\n...\ncasez (instruction)\n    //=======================================================\n    // LUI\n    //=======================================================\n    32'b????????????????????_?????_0110111: begin\n        instr_type       = LUI;\n        next_regfile[rd] = U_ImmediateQ101H;\n        reg_wr_en        = 1'b1;\n    end\n...\n    endcase\n")),(0,n.kt)("p",null,"in this case the command is LUI (load upper immediate) so we load the next_regfile","[rd]"," with the relevant data (straight forward from the RISC-V spec).\nThis is done to all the commands so at the end we have all the expected results from any input."),(0,n.kt)("h2",{id:"mini_core_tb"},"mini_core_tb"),(0,n.kt)("p",null,"The next part is to combine the real 5-stage pipe line mini core and the RM in one TB and to activate a checker that will compare the results.\nThe first part of the TB is to load the IMEM and DMEM that were created by the linker after the compiliation of the C file."),(0,n.kt)("pre",null,(0,n.kt)("code",{parentName:"pre",className:"language-systemverilog"},'    ...\n    $readmemh({"../../../target/mini_core/tests/",test_name,"/gcc_files/inst_mem.sv"} , IMem);\n    force mini_core_top.mini_mem_wrap.i_mem.mem = IMem; //backdoor to actual memory\n    force rv32i_ref.imem                        = IMem; //backdoor to reference model memory\n    file = $fopen({"../../../target/mini_core/tests/",test_name,"/gcc_files/data_mem.sv"}, "r");\n    if (file) begin\n        $fclose(file);\n        $readmemh({"../../../target/mini_core/tests/",test_name,"/gcc_files/data_mem.sv"} , DMem);\n        force mini_core_top.mini_mem_wrap.d_mem.mem = DMem; //backdoor to actual memory\n        force rv32i_ref.dmem                        = DMem; //backdoor to reference mode\n        release rv32i_ref.dmem;\n    end\n    ...\n')),(0,n.kt)("p",null,"as we can see we are loading the same memory to the RM and to the real mini core."),(0,n.kt)("p",null,"The next part is to collect the data of the RM and the real mini core and after the end of the test we will activate the DI checker.\nthis is done like this:"),(0,n.kt)("pre",null,(0,n.kt)("code",{parentName:"pre",className:"language-systemverilog"},'  fork\n    get_rf_write(); // real mini core\n    get_ref_rf_write(); // RM\n    begin wait(mini_core_top.mini_core.mini_core_ctrl.ebreak_was_calledQ101H == 1\'b1);\n        eot(.msg("ebreak was called"));\n    end\n  join\n')),(0,n.kt)("p",null,"In this code we activate the collectors of the real mini core and the RM at the same time (using fork join). When the test is over (i.e ebreak is called) then we are activating the DI checker (inside the eot function)."),(0,n.kt)("p",null,"The two collectors works in the same way:"),(0,n.kt)("pre",null,(0,n.kt)("code",{parentName:"pre",className:"language-systemverilog"},"task get_ref_rf_write();\nfork forever begin \n    @(posedge Clk) begin\n        if (rv32i_ref.reg_wr_en) begin\n            ref_rf_cur_write.RegDst = rv32i_ref.rd;\n            ref_rf_cur_write.Data   = rv32i_ref.next_regfile[rv32i_ref.rd];\n            ref_rf_cur_write.Pc     = rv32i_ref.pc;\n            ref_rf_cur_write.cur_time   = $time;\n            if (rv32i_ref.rd != 5'b0) begin\n                ref_rf_write_history.push_back(ref_rf_cur_write);\n            end\n        end\n    end\nend\njoin_none\nendtask\n")),(0,n.kt)("p",null,"They are both processes that are run in the background (using fork - join_none), each one of them is collecting the data in to an SV queue, in this case ref_rf_write_history, and at the end both queues will be compared."),(0,n.kt)("p",null,"The DI checker is activated after the ebreak, at this point the mini core end the flow end arrive to the ebreak which is the last command of the IMem."),(0,n.kt)("pre",null,(0,n.kt)("code",{parentName:"pre",className:"language-systemverilog"},'string msg = "Data integrity test passed"; // default\ntask di_register_write();\nforeach(rf_write_history[i])begin\n    if ((ref_rf_write_history[i].RegDst == rf_write_history[i].RegDst ) && \n        (ref_rf_write_history[i].Data   == rf_write_history[i].Data   ) )\n    begin\n        $display(" >> rf_write_history[%0d] Match: time: %0d, PC: %8h, RegDsd: %d, Data: %h", i, rf_write_history[i].cur_time,\n                                                                                                 rf_write_history[i].Pc,\n                                                                                                 rf_write_history[i].RegDst,\n                                                                                                 rf_write_history[i].Data);\n    end else begin\n        $display(" >> rf_write_history[%0d] Mismatch!!", i);\n        $error("ERROR: rf_write_history mismatch");\n        $display("      ref_rf_write_history[%0d] =   {time: %0d, Pc: %8h, RegDst: %d, Data: %h}", i, ref_rf_write_history[i].cur_time, ref_rf_write_history[i].Pc, ref_rf_write_history[i].RegDst, ref_rf_write_history[i].Data);\n        $display("      rf_write_history    [%0d] =   {time: %0d, Pc: %8h, RegDst: %d, Data: %h}", i, rf_write_history[i].cur_time    , rf_write_history[i].Pc    , rf_write_history[i].RegDst    , rf_write_history[i].Data    );\n        msg = "Data integrity test failed - rf_write_history mismatch";\n    end\nend\n\nif(ref_rf_write_history.size() != rf_write_history.size()) begin\n    $error("ERROR: rf_write_history size mismatch");\n    msg = "Data integrity test failed - rf_write_history size mismatch";\nend else begin\n    $display("rf_write_history size match");\nend\n$display("Data Integrity final status: %s", msg);\n$display("===============================\\n");\nendtask\n')),(0,n.kt)("p",null,"This DI checker is comparing all the data from the collectors and reports which if there is a mismatch. There are several issues that can occur, the first one is that the output data from a specific input is different between the RM and the real mini core. The second error is a case when the mini core has to many or to few transactions inside of his collector, this can point that the mini core got stuck in some point or that it is creating transactions with no control."),(0,n.kt)("h2",{id:"trackers"},"Trackers"),(0,n.kt)("p",null,"The trackers are a complemantary debug tool that can help us find the exact problem in the exact time that it occurs. The process of the debug is that the DI checker point to a problem in a specific transaction, but since it is a post process it cannot tell us the time to debug it in the waves, so in the tracker we search for the relevant transaction and it will show us the time that the event occured."))}f.isMDXComponent=!0}}]);