#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 16 22:59:05 2023
# Process ID: 29500
# Current directory: D:/workspace-verilog/cs202-cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35200 D:\workspace-verilog\cs202-cpu\cpu\cpu.xpr
# Log file: D:/workspace-verilog/cs202-cpu/cpu/vivado.log
# Journal file: D:/workspace-verilog/cs202-cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/workspace-verilog/cs202-cpu/cpu/cpu.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
export_ip_user_files -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
export_ip_user_files -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sim.tcl
close_sim
