
####################################################
# Sites
sites - DSP48_X0Y16 DSP48_X0Y17 DSP48_X0Y18 DSP48_X0Y19 DSP48_X0Y20 DSP48_X0Y21 RAMB18_X0Y16 RAMB18_X0Y17 RAMB18_X0Y18 RAMB18_X0Y19 RAMB18_X0Y20 RAMB18_X0Y21 RAMB36_X0Y10 RAMB36_X0Y8 RAMB36_X0Y9 SLICE_X10Y36 SLICE_X10Y37 SLICE_X10Y38 SLICE_X10Y39 SLICE_X10Y40 SLICE_X10Y41 SLICE_X10Y42 SLICE_X10Y43 SLICE_X10Y44 SLICE_X10Y45 SLICE_X10Y46 SLICE_X10Y47 SLICE_X10Y48 SLICE_X10Y49 SLICE_X10Y50 SLICE_X10Y51 SLICE_X10Y52 SLICE_X10Y53 SLICE_X10Y54 SLICE_X11Y36 SLICE_X11Y37 SLICE_X11Y38 SLICE_X11Y39 SLICE_X11Y40 SLICE_X11Y41 SLICE_X11Y42 SLICE_X11Y43 SLICE_X11Y44 SLICE_X11Y45 SLICE_X11Y46 SLICE_X11Y47 SLICE_X11Y48 SLICE_X11Y49 SLICE_X11Y50 SLICE_X11Y51 SLICE_X11Y52 SLICE_X11Y53 SLICE_X11Y54 SLICE_X12Y36 SLICE_X12Y37 SLICE_X12Y38 SLICE_X12Y39 SLICE_X12Y40 SLICE_X12Y41 SLICE_X12Y42 SLICE_X12Y43 SLICE_X12Y44 SLICE_X12Y45 SLICE_X12Y46 SLICE_X12Y47 SLICE_X12Y48 SLICE_X12Y49 SLICE_X12Y50 SLICE_X12Y51 SLICE_X12Y52 SLICE_X12Y53 SLICE_X12Y54 SLICE_X13Y36 SLICE_X13Y37 SLICE_X13Y38 SLICE_X13Y39 SLICE_X13Y40 SLICE_X13Y41 SLICE_X13Y42 SLICE_X13Y43 SLICE_X13Y44 SLICE_X13Y45 SLICE_X13Y46 SLICE_X13Y47 SLICE_X13Y48 SLICE_X13Y49 SLICE_X13Y50 SLICE_X13Y51 SLICE_X13Y52 SLICE_X13Y53 SLICE_X13Y54 SLICE_X14Y36 SLICE_X14Y37 SLICE_X14Y38 SLICE_X14Y39 SLICE_X14Y40 SLICE_X14Y41 SLICE_X14Y42 SLICE_X14Y43 SLICE_X14Y44 SLICE_X14Y45 SLICE_X14Y46 SLICE_X14Y47 SLICE_X14Y48 SLICE_X14Y49 SLICE_X14Y50 SLICE_X14Y51 SLICE_X14Y52 SLICE_X14Y53 SLICE_X14Y54 SLICE_X15Y36 SLICE_X15Y37 SLICE_X15Y38 SLICE_X15Y39 SLICE_X15Y40 SLICE_X15Y41 SLICE_X15Y42 SLICE_X15Y43 SLICE_X15Y44 SLICE_X15Y45 SLICE_X15Y46 SLICE_X15Y47 SLICE_X15Y48 SLICE_X15Y49 SLICE_X15Y50 SLICE_X15Y51 SLICE_X15Y52 SLICE_X15Y53 SLICE_X15Y54 SLICE_X2Y36 SLICE_X2Y37 SLICE_X2Y38 SLICE_X2Y39 SLICE_X2Y40 SLICE_X2Y41 SLICE_X2Y42 SLICE_X2Y43 SLICE_X2Y44 SLICE_X2Y45 SLICE_X2Y46 SLICE_X2Y47 SLICE_X2Y48 SLICE_X2Y49 SLICE_X2Y50 SLICE_X2Y51 SLICE_X2Y52 SLICE_X2Y53 SLICE_X2Y54 SLICE_X3Y36 SLICE_X3Y37 SLICE_X3Y38 SLICE_X3Y39 SLICE_X3Y40 SLICE_X3Y41 SLICE_X3Y42 SLICE_X3Y43 SLICE_X3Y44 SLICE_X3Y45 SLICE_X3Y46 SLICE_X3Y47 SLICE_X3Y48 SLICE_X3Y49 SLICE_X3Y50 SLICE_X3Y51 SLICE_X3Y52 SLICE_X3Y53 SLICE_X3Y54 SLICE_X4Y36 SLICE_X4Y37 SLICE_X4Y38 SLICE_X4Y39 SLICE_X4Y40 SLICE_X4Y41 SLICE_X4Y42 SLICE_X4Y43 SLICE_X4Y44 SLICE_X4Y45 SLICE_X4Y46 SLICE_X4Y47 SLICE_X4Y48 SLICE_X4Y49 SLICE_X4Y50 SLICE_X4Y51 SLICE_X4Y52 SLICE_X4Y53 SLICE_X4Y54 SLICE_X5Y36 SLICE_X5Y37 SLICE_X5Y38 SLICE_X5Y39 SLICE_X5Y40 SLICE_X5Y41 SLICE_X5Y42 SLICE_X5Y43 SLICE_X5Y44 SLICE_X5Y45 SLICE_X5Y46 SLICE_X5Y47 SLICE_X5Y48 SLICE_X5Y49 SLICE_X5Y50 SLICE_X5Y51 SLICE_X5Y52 SLICE_X5Y53 SLICE_X5Y54 SLICE_X6Y36 SLICE_X6Y37 SLICE_X6Y38 SLICE_X6Y39 SLICE_X6Y40 SLICE_X6Y41 SLICE_X6Y42 SLICE_X6Y43 SLICE_X6Y44 SLICE_X6Y45 SLICE_X6Y46 SLICE_X6Y47 SLICE_X6Y48 SLICE_X6Y49 SLICE_X6Y50 SLICE_X6Y51 SLICE_X6Y52 SLICE_X6Y53 SLICE_X6Y54 SLICE_X7Y36 SLICE_X7Y37 SLICE_X7Y38 SLICE_X7Y39 SLICE_X7Y40 SLICE_X7Y41 SLICE_X7Y42 SLICE_X7Y43 SLICE_X7Y44 SLICE_X7Y45 SLICE_X7Y46 SLICE_X7Y47 SLICE_X7Y48 SLICE_X7Y49 SLICE_X7Y50 SLICE_X7Y51 SLICE_X7Y52 SLICE_X7Y53 SLICE_X7Y54 SLICE_X8Y36 SLICE_X8Y37 SLICE_X8Y38 SLICE_X8Y39 SLICE_X8Y40 SLICE_X8Y41 SLICE_X8Y42 SLICE_X8Y43 SLICE_X8Y44 SLICE_X8Y45 SLICE_X8Y46 SLICE_X8Y47 SLICE_X8Y48 SLICE_X8Y49 SLICE_X8Y50 SLICE_X8Y51 SLICE_X8Y52 SLICE_X8Y53 SLICE_X8Y54 SLICE_X9Y36 SLICE_X9Y37 SLICE_X9Y38 SLICE_X9Y39 SLICE_X9Y40 SLICE_X9Y41 SLICE_X9Y42 SLICE_X9Y43 SLICE_X9Y44 SLICE_X9Y45 SLICE_X9Y46 SLICE_X9Y47 SLICE_X9Y48 SLICE_X9Y49 SLICE_X9Y50 SLICE_X9Y51 SLICE_X9Y52 SLICE_X9Y53 SLICE_X9Y54

####################################################
# Cells
DataBus[0]_INST_0 - 
nets: {DataBus[0] DataBus[0]_INST_0/O}, {DataBus_retimed_reg_n_0_[0] DataBus[0]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[0]_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[1]_INST_0 - 
nets: {DataBus[1] DataBus[1]_INST_0/O}, {DataBus_retimed_reg_n_0_[1] DataBus[1]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[1]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[2]_INST_0 - 
nets: {DataBus[2] DataBus[2]_INST_0/O}, {DataBus_retimed_reg_n_0_[2] DataBus[2]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[2]_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[3]_INST_0 - 
nets: {DataBus[3] DataBus[3]_INST_0/O}, {DataBus_retimed_reg_n_0_[4] DataBus[3]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[3]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[4]_INST_0 - 
nets: {DataBus[4] DataBus[4]_INST_0/O}, {DataBus_retimed_reg_n_0_[4] DataBus[4]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[4]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[5]_INST_0 - 
nets: {DataBus[5] DataBus[5]_INST_0/O}, {<const0> DataBus[5]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[5]_INST_0/I1}, {<const0> DataBus[5]_INST_0/I2}, {<const0> DataBus[5]_INST_0/I3}, {<const0> DataBus[5]_INST_0/I4}, {<const0> DataBus[5]_INST_0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X8Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

DataBus[6]_INST_0 - 
nets: {DataBus[6] DataBus[6]_INST_0/O}, {DataBus_retimed_reg_n_0_[6] DataBus[6]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[6]_INST_0/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[7]_INST_0 - 
nets: {DataBus[7] DataBus[7]_INST_0/O}, {DataBus_retimed_reg_n_0_[7] DataBus[7]_INST_0/I0}, {DataBus[7]_INST_0_i_1_n_0 DataBus[7]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[7]_INST_0_i_1 - 
nets: {DataBus[7]_INST_0_i_1_n_0 DataBus[7]_INST_0_i_1/Q}, {CLK_I DataBus[7]_INST_0_i_1/C}, {DataBus_retimed[7]_i_1_n_0 DataBus[7]_INST_0_i_1/CE}, {DataBus[7]_INST_0_i_2_n_0 DataBus[7]_INST_0_i_1/D}, {<const0> DataBus[7]_INST_0_i_1/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X10Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

DataBus[7]_INST_0_i_2 - 
nets: {DataBus[7]_INST_0_i_2_n_0 DataBus[7]_INST_0_i_2/O}, {flag_reg_n_0 DataBus[7]_INST_0_i_2/I0}, {INTA_I DataBus[7]_INST_0_i_2/I1}, {flag1_reg_n_0 DataBus[7]_INST_0_i_2/I2}, {DataBus[7]_INST_0_i_3_n_0 DataBus[7]_INST_0_i_2/I3}, {DataBus[7]_INST_0_i_4_n_0 DataBus[7]_INST_0_i_2/I4}, {RST_I DataBus[7]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000045000000, 
LOC: SLICE_X10Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

DataBus[7]_INST_0_i_3 - 
nets: {DataBus[7]_INST_0_i_3_n_0 DataBus[7]_INST_0_i_3/O}, {next_s[1] DataBus[7]_INST_0_i_3/I0}, {next_s[0] DataBus[7]_INST_0_i_3/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X10Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus[7]_INST_0_i_4 - 
nets: {DataBus[7]_INST_0_i_4_n_0 DataBus[7]_INST_0_i_4/O}, {next_s[3] DataBus[7]_INST_0_i_4/I0}, {next_s[2] DataBus[7]_INST_0_i_4/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X9Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus_retimed[0]_i_1 - 
nets: {DataBus_retimed[0]_i_1_n_0 DataBus_retimed[0]_i_1/O}, {next_s[2] DataBus_retimed[0]_i_1/I0}, {int_pt_reg_n_0_[0] DataBus_retimed[0]_i_1/I1}, {next_s[3] DataBus_retimed[0]_i_1/I2}, {next_s[1] DataBus_retimed[0]_i_1/I3}, {int_index_reg_n_0_[0] DataBus_retimed[0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0044004F, 
LOC: SLICE_X8Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

DataBus_retimed[1]_i_1 - 
nets: {DataBus_retimed[1]_i_1_n_0 DataBus_retimed[1]_i_1/O}, {next_s[2] DataBus_retimed[1]_i_1/I0}, {int_pt_reg_n_0_[1] DataBus_retimed[1]_i_1/I1}, {next_s[3] DataBus_retimed[1]_i_1/I2}, {next_s[1] DataBus_retimed[1]_i_1/I3}, {int_index_reg_n_0_[0] DataBus_retimed[1]_i_1/I4}, {int_index_reg_n_0_[1] DataBus_retimed[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h004F00440044004F, 
LOC: SLICE_X10Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

DataBus_retimed[2]_i_1 - 
nets: {DataBus_retimed[2]_i_1_n_0 DataBus_retimed[2]_i_1/O}, {DataBus_retimed[2]_i_2_n_0 DataBus_retimed[2]_i_1/I0}, {int_pt_reg_n_0_[2] DataBus_retimed[2]_i_1/I1}, {DataBus_retimed[2]_i_3_n_0 DataBus_retimed[2]_i_1/I2}, {int_index_reg_n_0_[1] DataBus_retimed[2]_i_1/I3}, {int_index_reg_n_0_[0] DataBus_retimed[2]_i_1/I4}, {int_index_reg_n_0_[2] DataBus_retimed[2]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h4F4F4F444444444F, 
LOC: SLICE_X8Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

DataBus_retimed[2]_i_2 - 
nets: {DataBus_retimed[2]_i_2_n_0 DataBus_retimed[2]_i_2/O}, {next_s[2] DataBus_retimed[2]_i_2/I0}, {next_s[1] DataBus_retimed[2]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X8Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus_retimed[2]_i_3 - 
nets: {DataBus_retimed[2]_i_3_n_0 DataBus_retimed[2]_i_3/O}, {next_s[3] DataBus_retimed[2]_i_3/I0}, {next_s[1] DataBus_retimed[2]_i_3/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X8Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus_retimed[4]_i_1 - 
nets: {DataBus_retimed[4]_i_1_n_0 DataBus_retimed[4]_i_1/O}, {next_s[1] DataBus_retimed[4]_i_1/I0}, {next_s[2] DataBus_retimed[4]_i_1/I1}, {next_s[3] DataBus_retimed[4]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X11Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DataBus_retimed[6]_i_1 - 
nets: {DataBus_retimed[6]_i_1_n_0 DataBus_retimed[6]_i_1/O}, {next_s[3] DataBus_retimed[6]_i_1/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X11Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

DataBus_retimed[7]_i_1 - 
nets: {DataBus_retimed[7]_i_1_n_0 DataBus_retimed[7]_i_1/O}, {DataBus_retimed[7]_i_3_n_0 DataBus_retimed[7]_i_1/I0}, {RST_I DataBus_retimed[7]_i_1/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus_retimed[7]_i_2 - 
nets: {DataBus_retimed[7]_i_2_n_0 DataBus_retimed[7]_i_2/O}, {next_s[1] DataBus_retimed[7]_i_2/I0}, {next_s[2] DataBus_retimed[7]_i_2/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X10Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DataBus_retimed[7]_i_3 - 
nets: {DataBus_retimed[7]_i_3_n_0 DataBus_retimed[7]_i_3/O}, {DataBus_retimed[7]_i_4_n_0 DataBus_retimed[7]_i_3/I0}, {next_s[0] DataBus_retimed[7]_i_3/I1}, {next_s[2] DataBus_retimed[7]_i_3/I2}, {next_s[3] DataBus_retimed[7]_i_3/I3}, {INTA_I DataBus_retimed[7]_i_3/I4}, {next_s[1] DataBus_retimed[7]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h22EF22EF22222EE2, 
LOC: SLICE_X10Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

DataBus_retimed[7]_i_4 - 
nets: {DataBus_retimed[7]_i_4_n_0 DataBus_retimed[7]_i_4/O}, {next_s[1] DataBus_retimed[7]_i_4/I0}, {next_s[3] DataBus_retimed[7]_i_4/I1}, {next_s[2] DataBus_retimed[7]_i_4/I2}, {flag_reg_n_0 DataBus_retimed[7]_i_4/I3}, {flag1_reg_n_0 DataBus_retimed[7]_i_4/I4}, {INTA_I DataBus_retimed[7]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0115011515150115, 
LOC: SLICE_X10Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

DataBus_retimed_reg[0] - 
nets: {DataBus_retimed_reg_n_0_[0] DataBus_retimed_reg[0]/Q}, {CLK_I DataBus_retimed_reg[0]/C}, {DataBus_retimed[7]_i_1_n_0 DataBus_retimed_reg[0]/CE}, {DataBus_retimed[0]_i_1_n_0 DataBus_retimed_reg[0]/D}, {<const0> DataBus_retimed_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

DataBus_retimed_reg[1] - 
nets: {DataBus_retimed_reg_n_0_[1] DataBus_retimed_reg[1]/Q}, {CLK_I DataBus_retimed_reg[1]/C}, {DataBus_retimed[7]_i_1_n_0 DataBus_retimed_reg[1]/CE}, {DataBus_retimed[1]_i_1_n_0 DataBus_retimed_reg[1]/D}, {<const0> DataBus_retimed_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

DataBus_retimed_reg[2] - 
nets: {DataBus_retimed_reg_n_0_[2] DataBus_retimed_reg[2]/Q}, {CLK_I DataBus_retimed_reg[2]/C}, {DataBus_retimed[7]_i_1_n_0 DataBus_retimed_reg[2]/CE}, {DataBus_retimed[2]_i_1_n_0 DataBus_retimed_reg[2]/D}, {<const0> DataBus_retimed_reg[2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

DataBus_retimed_reg[4] - 
nets: {DataBus_retimed_reg_n_0_[4] DataBus_retimed_reg[4]/Q}, {CLK_I DataBus_retimed_reg[4]/C}, {DataBus_retimed[7]_i_1_n_0 DataBus_retimed_reg[4]/CE}, {DataBus_retimed[4]_i_1_n_0 DataBus_retimed_reg[4]/D}, {<const0> DataBus_retimed_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

DataBus_retimed_reg[6] - 
nets: {DataBus_retimed_reg_n_0_[6] DataBus_retimed_reg[6]/Q}, {CLK_I DataBus_retimed_reg[6]/C}, {DataBus_retimed[7]_i_1_n_0 DataBus_retimed_reg[6]/CE}, {DataBus_retimed[6]_i_1_n_0 DataBus_retimed_reg[6]/D}, {<const0> DataBus_retimed_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

DataBus_retimed_reg[7] - 
nets: {DataBus_retimed_reg_n_0_[7] DataBus_retimed_reg[7]/Q}, {CLK_I DataBus_retimed_reg[7]/C}, {DataBus_retimed[7]_i_1_n_0 DataBus_retimed_reg[7]/CE}, {DataBus_retimed[7]_i_2_n_0 DataBus_retimed_reg[7]/D}, {<const0> DataBus_retimed_reg[7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

FSM_sequential_next_s[0]_i_1 - 
nets: {FSM_sequential_next_s[0]_i_1_n_0 FSM_sequential_next_s[0]_i_1/O}, {next_s[0] FSM_sequential_next_s[0]_i_1/I0}, {next_s14_out FSM_sequential_next_s[0]_i_1/I1}, {FSM_sequential_next_s[0]_i_2_n_0 FSM_sequential_next_s[0]_i_1/I2}, {next_s[2] FSM_sequential_next_s[0]_i_1/I3}, {FSM_sequential_next_s[3]_i_5_n_0 FSM_sequential_next_s[0]_i_1/I4}, {FSM_sequential_next_s[0]_i_3_n_0 FSM_sequential_next_s[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF4450FF50, 
LOC: SLICE_X9Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[0]_i_2 - 
nets: {FSM_sequential_next_s[0]_i_2_n_0 FSM_sequential_next_s[0]_i_2/O}, {next_s1 FSM_sequential_next_s[0]_i_2/I0}, {next_s[3] FSM_sequential_next_s[0]_i_2/I1}, {int_type_reg_n_0_[1] FSM_sequential_next_s[0]_i_2/I2}, {int_type_reg_n_0_[0] FSM_sequential_next_s[0]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8BB8, 
LOC: SLICE_X9Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_next_s[0]_i_3 - 
nets: {FSM_sequential_next_s[0]_i_3_n_0 FSM_sequential_next_s[0]_i_3/O}, {FSM_sequential_next_s[1]_i_8_n_0 FSM_sequential_next_s[0]_i_3/I0}, {pt[0][2]_i_3_n_0 FSM_sequential_next_s[0]_i_3/I1}, {next_s[2] FSM_sequential_next_s[0]_i_3/I2}, {next_s[1] FSM_sequential_next_s[0]_i_3/I3}, {next_s[0] FSM_sequential_next_s[0]_i_3/I4}, {next_s[3] FSM_sequential_next_s[0]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h000000FF000200FF, 
LOC: SLICE_X8Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[1]_i_1 - 
nets: {FSM_sequential_next_s[1]_i_1_n_0 FSM_sequential_next_s[1]_i_1/O}, {FSM_sequential_next_s[1]_i_2_n_0 FSM_sequential_next_s[1]_i_1/I0}, {FSM_sequential_next_s[1]_i_3_n_0 FSM_sequential_next_s[1]_i_1/I1}, {FSM_sequential_next_s[1]_i_4_n_0 FSM_sequential_next_s[1]_i_1/I2}, {FSM_sequential_next_s[1]_i_5_n_0 FSM_sequential_next_s[1]_i_1/I3}, {next_s[2] FSM_sequential_next_s[1]_i_1/I4}, {FSM_sequential_next_s[1]_i_6_n_0 FSM_sequential_next_s[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAAABAAAAABABABAB, 
LOC: SLICE_X8Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[1]_i_2 - 
nets: {FSM_sequential_next_s[1]_i_2_n_0 FSM_sequential_next_s[1]_i_2/O}, {next_s[3] FSM_sequential_next_s[1]_i_2/I0}, {next_s[0] FSM_sequential_next_s[1]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[1]_i_3 - 
nets: {FSM_sequential_next_s[1]_i_3_n_0 FSM_sequential_next_s[1]_i_3/O}, {FSM_sequential_next_s[3]_i_11_n_0 FSM_sequential_next_s[1]_i_3/I0}, {FSM_sequential_next_s[1]_i_7_n_0 FSM_sequential_next_s[1]_i_3/I1}, {int_type_reg_n_0_[0] FSM_sequential_next_s[1]_i_3/I2}, {int_type_reg_n_0_[1] FSM_sequential_next_s[1]_i_3/I3}, {next_s[3] FSM_sequential_next_s[1]_i_3/I4}, {next_s1 FSM_sequential_next_s[1]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000C00C8888C00C, 
LOC: SLICE_X9Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[1]_i_4 - 
nets: {FSM_sequential_next_s[1]_i_4_n_0 FSM_sequential_next_s[1]_i_4/O}, {next_s[0] FSM_sequential_next_s[1]_i_4/I0}, {next_s[1] FSM_sequential_next_s[1]_i_4/I1}, {next_s[2] FSM_sequential_next_s[1]_i_4/I2}, {pt[0][2]_i_3_n_0 FSM_sequential_next_s[1]_i_4/I3}, {FSM_sequential_next_s[1]_i_8_n_0 FSM_sequential_next_s[1]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h11131111, 
LOC: SLICE_X8Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_next_s[1]_i_5 - 
nets: {FSM_sequential_next_s[1]_i_5_n_0 FSM_sequential_next_s[1]_i_5/O}, {INTR_O_i_8_n_0 FSM_sequential_next_s[1]_i_5/I0}, {INTR_O_i_10_n_0 FSM_sequential_next_s[1]_i_5/I1}, {FSM_sequential_next_s[3]_i_10_n_0 FSM_sequential_next_s[1]_i_5/I2}, {INTR_O_i_9_n_0 FSM_sequential_next_s[1]_i_5/I3}, {FSM_sequential_next_s[3]_i_9_n_0 FSM_sequential_next_s[1]_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X10Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_next_s[1]_i_6 - 
nets: {FSM_sequential_next_s[1]_i_6_n_0 FSM_sequential_next_s[1]_i_6/O}, {next_s[1] FSM_sequential_next_s[1]_i_6/I0}, {next_s[0] FSM_sequential_next_s[1]_i_6/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[1]_i_7 - 
nets: {FSM_sequential_next_s[1]_i_7_n_0 FSM_sequential_next_s[1]_i_7/O}, {next_s[1] FSM_sequential_next_s[1]_i_7/I0}, {next_s[2] FSM_sequential_next_s[1]_i_7/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[1]_i_8 - 
nets: {FSM_sequential_next_s[1]_i_8_n_0 FSM_sequential_next_s[1]_i_8/O}, {int_type29_in FSM_sequential_next_s[1]_i_8/I0}, {int_type25_in FSM_sequential_next_s[1]_i_8/I1}, {int_type1 FSM_sequential_next_s[1]_i_8/I2}, {int_type2 FSM_sequential_next_s[1]_i_8/I3}, {int_type27_in FSM_sequential_next_s[1]_i_8/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'hFFFFEFFF, 
LOC: SLICE_X8Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_next_s[2]_i_1 - 
nets: {FSM_sequential_next_s[2]_i_1_n_0 FSM_sequential_next_s[2]_i_1/O}, {FSM_sequential_next_s[3]_i_5_n_0 FSM_sequential_next_s[2]_i_1/I0}, {next_s[2] FSM_sequential_next_s[2]_i_1/I1}, {next_s[1] FSM_sequential_next_s[2]_i_1/I2}, {FSM_sequential_next_s[2]_i_2_n_0 FSM_sequential_next_s[2]_i_1/I3}, {next_s14_out FSM_sequential_next_s[2]_i_1/I4}, {next_s[0] FSM_sequential_next_s[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7D5D7D5D7D5DFDDD, 
LOC: SLICE_X9Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[2]_i_2 - 
nets: {FSM_sequential_next_s[2]_i_2_n_0 FSM_sequential_next_s[2]_i_2/O}, {next_s1 FSM_sequential_next_s[2]_i_2/I0}, {next_s[3] FSM_sequential_next_s[2]_i_2/I1}, {next_s[0] FSM_sequential_next_s[2]_i_2/I2}, {int_type_reg_n_0_[0] FSM_sequential_next_s[2]_i_2/I3}, {int_type_reg_n_0_[1] FSM_sequential_next_s[2]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB8B8, 
LOC: SLICE_X9Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_next_s[2]_i_3 - 
nets: {next_s14_out FSM_sequential_next_s[2]_i_3/O}, {FSM_sequential_next_s[2]_i_4_n_0 FSM_sequential_next_s[2]_i_3/I0}, {DataBus[3] FSM_sequential_next_s[2]_i_3/I1}, {DataBus[4] FSM_sequential_next_s[2]_i_3/I2}, {DataBus[6] FSM_sequential_next_s[2]_i_3/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0002, 
LOC: SLICE_X10Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_next_s[2]_i_4 - 
nets: {FSM_sequential_next_s[2]_i_4_n_0 FSM_sequential_next_s[2]_i_4/O}, {INTA_I FSM_sequential_next_s[2]_i_4/I0}, {FSM_sequential_next_s[2]_i_5_n_0 FSM_sequential_next_s[2]_i_4/I1}, {FSM_sequential_next_s[2]_i_6_n_0 FSM_sequential_next_s[2]_i_4/I2}, {FSM_sequential_next_s[2]_i_7_n_0 FSM_sequential_next_s[2]_i_4/I3}, {DataBus[5] FSM_sequential_next_s[2]_i_4/I4}, {DataBus[7] FSM_sequential_next_s[2]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4000000000000000, 
LOC: SLICE_X9Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[2]_i_5 - 
nets: {FSM_sequential_next_s[2]_i_5_n_0 FSM_sequential_next_s[2]_i_5/O}, {int_index_reg_n_0_[0] FSM_sequential_next_s[2]_i_5/I0}, {int_index_reg_n_0_[1] FSM_sequential_next_s[2]_i_5/I1}, {DataBus[1] FSM_sequential_next_s[2]_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X9Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_next_s[2]_i_6 - 
nets: {FSM_sequential_next_s[2]_i_6_n_0 FSM_sequential_next_s[2]_i_6/O}, {int_index_reg_n_0_[1] FSM_sequential_next_s[2]_i_6/I0}, {int_index_reg_n_0_[0] FSM_sequential_next_s[2]_i_6/I1}, {int_index_reg_n_0_[2] FSM_sequential_next_s[2]_i_6/I2}, {DataBus[2] FSM_sequential_next_s[2]_i_6/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hE11E, 
LOC: SLICE_X8Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_next_s[2]_i_7 - 
nets: {FSM_sequential_next_s[2]_i_7_n_0 FSM_sequential_next_s[2]_i_7/O}, {int_index_reg_n_0_[0] FSM_sequential_next_s[2]_i_7/I0}, {DataBus[0] FSM_sequential_next_s[2]_i_7/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X9Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[3]_i_1 - 
nets: {FSM_sequential_next_s[3]_i_1_n_0 FSM_sequential_next_s[3]_i_1/O}, {next_s[1] FSM_sequential_next_s[3]_i_1/I0}, {FSM_sequential_next_s[3]_i_3_n_0 FSM_sequential_next_s[3]_i_1/I1}, {FSM_sequential_next_s[3]_i_4_n_0 FSM_sequential_next_s[3]_i_1/I2}, {next_s[2] FSM_sequential_next_s[3]_i_1/I3}, {next_s[3] FSM_sequential_next_s[3]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00F0FAFD, 
LOC: SLICE_X11Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_next_s[3]_i_10 - 
nets: {FSM_sequential_next_s[3]_i_10_n_0 FSM_sequential_next_s[3]_i_10/O}, {FSM_sequential_next_s[3]_i_13_n_0 FSM_sequential_next_s[3]_i_10/I0}, {FSM_sequential_next_s[3]_i_14_n_0 FSM_sequential_next_s[3]_i_10/I1}, {pt_reg_n_0_[3][2] FSM_sequential_next_s[3]_i_10/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X10Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_next_s[3]_i_11 - 
nets: {FSM_sequential_next_s[3]_i_11_n_0 FSM_sequential_next_s[3]_i_11/O}, {FSM_sequential_next_s[3]_i_15_n_0 FSM_sequential_next_s[3]_i_11/I0}, {DataBus[4] FSM_sequential_next_s[3]_i_11/I1}, {FSM_sequential_next_s[3]_i_16_n_0 FSM_sequential_next_s[3]_i_11/I2}, {FSM_sequential_next_s[3]_i_17_n_0 FSM_sequential_next_s[3]_i_11/I3}, {FSM_sequential_next_s[3]_i_18_n_0 FSM_sequential_next_s[3]_i_11/I4}, {DataBus[7] FSM_sequential_next_s[3]_i_11/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFD, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_12 - 
nets: {next_s1 FSM_sequential_next_s[3]_i_12/O}, {FSM_sequential_next_s[3]_i_19_n_0 FSM_sequential_next_s[3]_i_12/I0}, {DataBus[3] FSM_sequential_next_s[3]_i_12/I1}, {DataBus[4] FSM_sequential_next_s[3]_i_12/I2}, {DataBus[7] FSM_sequential_next_s[3]_i_12/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0002, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_next_s[3]_i_13 - 
nets: {FSM_sequential_next_s[3]_i_13_n_0 FSM_sequential_next_s[3]_i_13/O}, {IR[7] FSM_sequential_next_s[3]_i_13/I0}, {IR[6] FSM_sequential_next_s[3]_i_13/I1}, {pt_reg_n_0_[3][1] FSM_sequential_next_s[3]_i_13/I2}, {IR[5] FSM_sequential_next_s[3]_i_13/I3}, {pt_reg_n_0_[3][0] FSM_sequential_next_s[3]_i_13/I4}, {IR[4] FSM_sequential_next_s[3]_i_13/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X10Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_14 - 
nets: {FSM_sequential_next_s[3]_i_14_n_0 FSM_sequential_next_s[3]_i_14/O}, {IR[3] FSM_sequential_next_s[3]_i_14/I0}, {IR[2] FSM_sequential_next_s[3]_i_14/I1}, {pt_reg_n_0_[3][1] FSM_sequential_next_s[3]_i_14/I2}, {IR[1] FSM_sequential_next_s[3]_i_14/I3}, {pt_reg_n_0_[3][0] FSM_sequential_next_s[3]_i_14/I4}, {IR[0] FSM_sequential_next_s[3]_i_14/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X10Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_15 - 
nets: {FSM_sequential_next_s[3]_i_15_n_0 FSM_sequential_next_s[3]_i_15/O}, {DataBus[5] FSM_sequential_next_s[3]_i_15/I0}, {DataBus[6] FSM_sequential_next_s[3]_i_15/I1}, {DataBus[3] FSM_sequential_next_s[3]_i_15/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X8Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_next_s[3]_i_16 - 
nets: {FSM_sequential_next_s[3]_i_16_n_0 FSM_sequential_next_s[3]_i_16/O}, {int_pt_reg_n_0_[1] FSM_sequential_next_s[3]_i_16/I0}, {DataBus[1] FSM_sequential_next_s[3]_i_16/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X9Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[3]_i_17 - 
nets: {FSM_sequential_next_s[3]_i_17_n_0 FSM_sequential_next_s[3]_i_17/O}, {int_pt_reg_n_0_[2] FSM_sequential_next_s[3]_i_17/I0}, {DataBus[2] FSM_sequential_next_s[3]_i_17/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X8Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[3]_i_18 - 
nets: {FSM_sequential_next_s[3]_i_18_n_0 FSM_sequential_next_s[3]_i_18/O}, {int_pt_reg_n_0_[0] FSM_sequential_next_s[3]_i_18/I0}, {DataBus[0] FSM_sequential_next_s[3]_i_18/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X8Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[3]_i_19 - 
nets: {FSM_sequential_next_s[3]_i_19_n_0 FSM_sequential_next_s[3]_i_19/O}, {INTA_I FSM_sequential_next_s[3]_i_19/I0}, {FSM_sequential_next_s[3]_i_18_n_0 FSM_sequential_next_s[3]_i_19/I1}, {FSM_sequential_next_s[3]_i_17_n_0 FSM_sequential_next_s[3]_i_19/I2}, {FSM_sequential_next_s[3]_i_16_n_0 FSM_sequential_next_s[3]_i_19/I3}, {DataBus[5] FSM_sequential_next_s[3]_i_19/I4}, {DataBus[6] FSM_sequential_next_s[3]_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0001000000000000, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_2 - 
nets: {FSM_sequential_next_s[3]_i_2_n_0 FSM_sequential_next_s[3]_i_2/O}, {FSM_sequential_next_s[3]_i_5_n_0 FSM_sequential_next_s[3]_i_2/I0}, {FSM_sequential_next_s[3]_i_6_n_0 FSM_sequential_next_s[3]_i_2/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

FSM_sequential_next_s[3]_i_3 - 
nets: {FSM_sequential_next_s[3]_i_3_n_0 FSM_sequential_next_s[3]_i_3/O}, {FSM_sequential_next_s[3]_i_7_n_0 FSM_sequential_next_s[3]_i_3/I0}, {int_index_reg_n_0_[2] FSM_sequential_next_s[3]_i_3/I1}, {FSM_sequential_next_s[3]_i_8_n_0 FSM_sequential_next_s[3]_i_3/I2}, {int_index_reg_n_0_[3] FSM_sequential_next_s[3]_i_3/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X7Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_next_s[3]_i_4 - 
nets: {FSM_sequential_next_s[3]_i_4_n_0 FSM_sequential_next_s[3]_i_4/O}, {flag1_reg_n_0 FSM_sequential_next_s[3]_i_4/I0}, {next_s[0] FSM_sequential_next_s[3]_i_4/I1}, {next_s[1] FSM_sequential_next_s[3]_i_4/I2}, {INTA_I FSM_sequential_next_s[3]_i_4/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h323E, 
LOC: SLICE_X11Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_next_s[3]_i_5 - 
nets: {FSM_sequential_next_s[3]_i_5_n_0 FSM_sequential_next_s[3]_i_5/O}, {FSM_sequential_next_s[3]_i_9_n_0 FSM_sequential_next_s[3]_i_5/I0}, {INTR_O_i_9_n_0 FSM_sequential_next_s[3]_i_5/I1}, {FSM_sequential_next_s[3]_i_10_n_0 FSM_sequential_next_s[3]_i_5/I2}, {INTR_O_i_10_n_0 FSM_sequential_next_s[3]_i_5/I3}, {INTR_O_i_8_n_0 FSM_sequential_next_s[3]_i_5/I4}, {FSM_sequential_next_s[1]_i_6_n_0 FSM_sequential_next_s[3]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFEFFFFFFFF, 
LOC: SLICE_X10Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_6 - 
nets: {FSM_sequential_next_s[3]_i_6_n_0 FSM_sequential_next_s[3]_i_6/O}, {next_s[3] FSM_sequential_next_s[3]_i_6/I0}, {next_s[0] FSM_sequential_next_s[3]_i_6/I1}, {next_s[1] FSM_sequential_next_s[3]_i_6/I2}, {next_s[2] FSM_sequential_next_s[3]_i_6/I3}, {FSM_sequential_next_s[3]_i_11_n_0 FSM_sequential_next_s[3]_i_6/I4}, {next_s1 FSM_sequential_next_s[3]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h3F753F753F753F55, 
LOC: SLICE_X10Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_7 - 
nets: {FSM_sequential_next_s[3]_i_7_n_0 FSM_sequential_next_s[3]_i_7/O}, {IR[3] FSM_sequential_next_s[3]_i_7/I0}, {IR[2] FSM_sequential_next_s[3]_i_7/I1}, {int_index_reg_n_0_[1] FSM_sequential_next_s[3]_i_7/I2}, {IR[1] FSM_sequential_next_s[3]_i_7/I3}, {int_index_reg_n_0_[0] FSM_sequential_next_s[3]_i_7/I4}, {IR[0] FSM_sequential_next_s[3]_i_7/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X8Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_8 - 
nets: {FSM_sequential_next_s[3]_i_8_n_0 FSM_sequential_next_s[3]_i_8/O}, {IR[7] FSM_sequential_next_s[3]_i_8/I0}, {IR[6] FSM_sequential_next_s[3]_i_8/I1}, {int_index_reg_n_0_[1] FSM_sequential_next_s[3]_i_8/I2}, {IR[5] FSM_sequential_next_s[3]_i_8/I3}, {int_index_reg_n_0_[0] FSM_sequential_next_s[3]_i_8/I4}, {IR[4] FSM_sequential_next_s[3]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X8Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_next_s[3]_i_9 - 
nets: {FSM_sequential_next_s[3]_i_9_n_0 FSM_sequential_next_s[3]_i_9/O}, {INTR_O_i_12_n_0 FSM_sequential_next_s[3]_i_9/I0}, {INTR_O_i_14_n_0 FSM_sequential_next_s[3]_i_9/I1}, {INTR_O_i_13_n_0 FSM_sequential_next_s[3]_i_9/I2}, {INTR_O_i_7_n_0 FSM_sequential_next_s[3]_i_9/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X10Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_next_s_reg[0] - 
nets: {next_s[0] FSM_sequential_next_s_reg[0]/Q}, {CLK_I FSM_sequential_next_s_reg[0]/C}, {FSM_sequential_next_s[3]_i_1_n_0 FSM_sequential_next_s_reg[0]/CE}, {RST_I FSM_sequential_next_s_reg[0]/CLR}, {FSM_sequential_next_s[0]_i_1_n_0 FSM_sequential_next_s_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X9Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

FSM_sequential_next_s_reg[1] - 
nets: {next_s[1] FSM_sequential_next_s_reg[1]/Q}, {CLK_I FSM_sequential_next_s_reg[1]/C}, {FSM_sequential_next_s[3]_i_1_n_0 FSM_sequential_next_s_reg[1]/CE}, {RST_I FSM_sequential_next_s_reg[1]/CLR}, {FSM_sequential_next_s[1]_i_1_n_0 FSM_sequential_next_s_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X8Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

FSM_sequential_next_s_reg[2] - 
nets: {next_s[2] FSM_sequential_next_s_reg[2]/Q}, {CLK_I FSM_sequential_next_s_reg[2]/C}, {FSM_sequential_next_s[3]_i_1_n_0 FSM_sequential_next_s_reg[2]/CE}, {RST_I FSM_sequential_next_s_reg[2]/CLR}, {FSM_sequential_next_s[2]_i_1_n_0 FSM_sequential_next_s_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X9Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

FSM_sequential_next_s_reg[3] - 
nets: {next_s[3] FSM_sequential_next_s_reg[3]/Q}, {CLK_I FSM_sequential_next_s_reg[3]/C}, {FSM_sequential_next_s[3]_i_1_n_0 FSM_sequential_next_s_reg[3]/CE}, {RST_I FSM_sequential_next_s_reg[3]/CLR}, {FSM_sequential_next_s[3]_i_2_n_0 FSM_sequential_next_s_reg[3]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X10Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

INTR_O_i_1 - 
nets: {INTR_O_i_1_n_0 INTR_O_i_1/O}, {INTR_O_i_2_n_0 INTR_O_i_1/I0}, {INTR_O_i_3_n_0 INTR_O_i_1/I1}, {INTR_O_i_4_n_0 INTR_O_i_1/I2}, {INTR_O_i_5_n_0 INTR_O_i_1/I3}, {RST_I INTR_O_i_1/I4}, {INTR_O INTR_O_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFB8FF0000B800, 
LOC: SLICE_X10Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_10 - 
nets: {INTR_O_i_10_n_0 INTR_O_i_10/O}, {INTR_O_i_21_n_0 INTR_O_i_10/I0}, {INTR_O_i_22_n_0 INTR_O_i_10/I1}, {pt_reg_n_0_[1][2] INTR_O_i_10/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X8Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_i_11 - 
nets: {INTR_O_i_11_n_0 INTR_O_i_11/O}, {INTR_O_i_10_n_0 INTR_O_i_11/I0}, {INTR_O_i_9_n_0 INTR_O_i_11/I1}, {INTR_O_i_23_n_0 INTR_O_i_11/I2}, {INTR_O_i_14_n_0 INTR_O_i_11/I3}, {INTR_O_i_13_n_0 INTR_O_i_11/I4}, {INTR_O_i_24_n_0 INTR_O_i_11/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X10Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_12 - 
nets: {INTR_O_i_12_n_0 INTR_O_i_12/O}, {INTR_O_i_25_n_0 INTR_O_i_12/I0}, {INTR_O_i_26_n_0 INTR_O_i_12/I1}, {pt_reg_n_0_[4][2] INTR_O_i_12/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X11Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_i_13 - 
nets: {INTR_O_i_13_n_0 INTR_O_i_13/O}, {INTR_O_i_27_n_0 INTR_O_i_13/I0}, {INTR_O_i_28_n_0 INTR_O_i_13/I1}, {pt_reg_n_0_[6][2] INTR_O_i_13/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X9Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_i_14 - 
nets: {INTR_O_i_14_n_0 INTR_O_i_14/O}, {INTR_O_i_29_n_0 INTR_O_i_14/I0}, {INTR_O_i_30_n_0 INTR_O_i_14/I1}, {pt_reg_n_0_[5][2] INTR_O_i_14/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X9Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_i_15 - 
nets: {INTR_O_i_15_n_0 INTR_O_i_15/O}, {IR[7] INTR_O_i_15/I0}, {IR[6] INTR_O_i_15/I1}, {pt_reg_n_0_[7][1] INTR_O_i_15/I2}, {IR[5] INTR_O_i_15/I3}, {pt_reg_n_0_[7][0] INTR_O_i_15/I4}, {IR[4] INTR_O_i_15/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_16 - 
nets: {INTR_O_i_16_n_0 INTR_O_i_16/O}, {IR[3] INTR_O_i_16/I0}, {IR[2] INTR_O_i_16/I1}, {pt_reg_n_0_[7][1] INTR_O_i_16/I2}, {IR[1] INTR_O_i_16/I3}, {pt_reg_n_0_[7][0] INTR_O_i_16/I4}, {IR[0] INTR_O_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_17 - 
nets: {INTR_O_i_17_n_0 INTR_O_i_17/O}, {IR[7] INTR_O_i_17/I0}, {IR[6] INTR_O_i_17/I1}, {pt_reg_n_0_[0][1] INTR_O_i_17/I2}, {IR[5] INTR_O_i_17/I3}, {pt_reg_n_0_[0][0] INTR_O_i_17/I4}, {IR[4] INTR_O_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X11Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_18 - 
nets: {INTR_O_i_18_n_0 INTR_O_i_18/O}, {IR[3] INTR_O_i_18/I0}, {IR[2] INTR_O_i_18/I1}, {pt_reg_n_0_[0][1] INTR_O_i_18/I2}, {IR[1] INTR_O_i_18/I3}, {pt_reg_n_0_[0][0] INTR_O_i_18/I4}, {IR[0] INTR_O_i_18/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X11Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_19 - 
nets: {INTR_O_i_19_n_0 INTR_O_i_19/O}, {IR[7] INTR_O_i_19/I0}, {IR[6] INTR_O_i_19/I1}, {pt_reg_n_0_[2][1] INTR_O_i_19/I2}, {IR[5] INTR_O_i_19/I3}, {pt_reg_n_0_[2][0] INTR_O_i_19/I4}, {IR[4] INTR_O_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X8Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_2 - 
nets: {INTR_O_i_2_n_0 INTR_O_i_2/O}, {INTR_O_i_6_n_0 INTR_O_i_2/I0}, {INTR_O_i_7_n_0 INTR_O_i_2/I1}, {INTR_O_i_8_n_0 INTR_O_i_2/I2}, {INTR_O_i_9_n_0 INTR_O_i_2/I3}, {INTR_O_i_10_n_0 INTR_O_i_2/I4}, {next_s[3] INTR_O_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFFFFE, 
LOC: SLICE_X10Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_20 - 
nets: {INTR_O_i_20_n_0 INTR_O_i_20/O}, {IR[3] INTR_O_i_20/I0}, {IR[2] INTR_O_i_20/I1}, {pt_reg_n_0_[2][1] INTR_O_i_20/I2}, {IR[1] INTR_O_i_20/I3}, {pt_reg_n_0_[2][0] INTR_O_i_20/I4}, {IR[0] INTR_O_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_21 - 
nets: {INTR_O_i_21_n_0 INTR_O_i_21/O}, {IR[7] INTR_O_i_21/I0}, {IR[6] INTR_O_i_21/I1}, {pt_reg_n_0_[1][1] INTR_O_i_21/I2}, {IR[5] INTR_O_i_21/I3}, {pt_reg_n_0_[1][0] INTR_O_i_21/I4}, {IR[4] INTR_O_i_21/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_22 - 
nets: {INTR_O_i_22_n_0 INTR_O_i_22/O}, {IR[3] INTR_O_i_22/I0}, {IR[2] INTR_O_i_22/I1}, {pt_reg_n_0_[1][1] INTR_O_i_22/I2}, {IR[1] INTR_O_i_22/I3}, {pt_reg_n_0_[1][0] INTR_O_i_22/I4}, {IR[0] INTR_O_i_22/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_23 - 
nets: {INTR_O_i_23_n_0 INTR_O_i_23/O}, {pt_reg_n_0_[0][2] INTR_O_i_23/I0}, {INTR_O_i_18_n_0 INTR_O_i_23/I1}, {INTR_O_i_17_n_0 INTR_O_i_23/I2}, {pt_reg_n_0_[7][2] INTR_O_i_23/I3}, {INTR_O_i_16_n_0 INTR_O_i_23/I4}, {INTR_O_i_15_n_0 INTR_O_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFE4E4FFE4E4, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_24 - 
nets: {INTR_O_i_24_n_0 INTR_O_i_24/O}, {pt_reg_n_0_[3][2] INTR_O_i_24/I0}, {FSM_sequential_next_s[3]_i_14_n_0 INTR_O_i_24/I1}, {FSM_sequential_next_s[3]_i_13_n_0 INTR_O_i_24/I2}, {pt_reg_n_0_[4][2] INTR_O_i_24/I3}, {INTR_O_i_26_n_0 INTR_O_i_24/I4}, {INTR_O_i_25_n_0 INTR_O_i_24/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFE4E4FFE4E4, 
LOC: SLICE_X10Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_25 - 
nets: {INTR_O_i_25_n_0 INTR_O_i_25/O}, {IR[7] INTR_O_i_25/I0}, {IR[6] INTR_O_i_25/I1}, {pt_reg_n_0_[4][1] INTR_O_i_25/I2}, {IR[5] INTR_O_i_25/I3}, {pt_reg_n_0_[4][0] INTR_O_i_25/I4}, {IR[4] INTR_O_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X11Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_26 - 
nets: {INTR_O_i_26_n_0 INTR_O_i_26/O}, {IR[3] INTR_O_i_26/I0}, {IR[2] INTR_O_i_26/I1}, {pt_reg_n_0_[4][1] INTR_O_i_26/I2}, {IR[1] INTR_O_i_26/I3}, {pt_reg_n_0_[4][0] INTR_O_i_26/I4}, {IR[0] INTR_O_i_26/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X11Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_27 - 
nets: {INTR_O_i_27_n_0 INTR_O_i_27/O}, {IR[7] INTR_O_i_27/I0}, {IR[6] INTR_O_i_27/I1}, {pt_reg_n_0_[6][1] INTR_O_i_27/I2}, {IR[5] INTR_O_i_27/I3}, {pt_reg_n_0_[6][0] INTR_O_i_27/I4}, {IR[4] INTR_O_i_27/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X9Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_28 - 
nets: {INTR_O_i_28_n_0 INTR_O_i_28/O}, {IR[3] INTR_O_i_28/I0}, {IR[2] INTR_O_i_28/I1}, {pt_reg_n_0_[6][1] INTR_O_i_28/I2}, {IR[1] INTR_O_i_28/I3}, {pt_reg_n_0_[6][0] INTR_O_i_28/I4}, {IR[0] INTR_O_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X9Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_29 - 
nets: {INTR_O_i_29_n_0 INTR_O_i_29/O}, {IR[7] INTR_O_i_29/I0}, {IR[6] INTR_O_i_29/I1}, {pt_reg_n_0_[5][1] INTR_O_i_29/I2}, {IR[5] INTR_O_i_29/I3}, {pt_reg_n_0_[5][0] INTR_O_i_29/I4}, {IR[4] INTR_O_i_29/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X8Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_3 - 
nets: {INTR_O_i_3_n_0 INTR_O_i_3/O}, {next_s[1] INTR_O_i_3/I0}, {next_s[3] INTR_O_i_3/I1}, {next_s[2] INTR_O_i_3/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hE0, 
LOC: SLICE_X10Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_i_30 - 
nets: {INTR_O_i_30_n_0 INTR_O_i_30/O}, {IR[3] INTR_O_i_30/I0}, {IR[2] INTR_O_i_30/I1}, {pt_reg_n_0_[5][1] INTR_O_i_30/I2}, {IR[1] INTR_O_i_30/I3}, {pt_reg_n_0_[5][0] INTR_O_i_30/I4}, {IR[0] INTR_O_i_30/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X9Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_4 - 
nets: {INTR_O_i_4_n_0 INTR_O_i_4/O}, {FSM_sequential_next_s[3]_i_3_n_0 INTR_O_i_4/I0}, {next_s[3] INTR_O_i_4/I1}, {next_s[1] INTR_O_i_4/I2}, {INTA_I INTR_O_i_4/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X10Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

INTR_O_i_5 - 
nets: {INTR_O_i_5_n_0 INTR_O_i_5/O}, {INTR_O_i_11_n_0 INTR_O_i_5/I0}, {next_s[0] INTR_O_i_5/I1}, {next_s[2] INTR_O_i_5/I2}, {next_s[3] INTR_O_i_5/I3}, {INTA_I INTR_O_i_5/I4}, {next_s[1] INTR_O_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h008C008C00000330, 
LOC: SLICE_X10Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

INTR_O_i_6 - 
nets: {INTR_O_i_6_n_0 INTR_O_i_6/O}, {INTR_O_i_12_n_0 INTR_O_i_6/I0}, {FSM_sequential_next_s[3]_i_10_n_0 INTR_O_i_6/I1}, {INTR_O_i_13_n_0 INTR_O_i_6/I2}, {INTR_O_i_14_n_0 INTR_O_i_6/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X10Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

INTR_O_i_7 - 
nets: {INTR_O_i_7_n_0 INTR_O_i_7/O}, {INTR_O_i_15_n_0 INTR_O_i_7/I0}, {INTR_O_i_16_n_0 INTR_O_i_7/I1}, {pt_reg_n_0_[7][2] INTR_O_i_7/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_i_8 - 
nets: {INTR_O_i_8_n_0 INTR_O_i_8/O}, {INTR_O_i_17_n_0 INTR_O_i_8/I0}, {INTR_O_i_18_n_0 INTR_O_i_8/I1}, {pt_reg_n_0_[0][2] INTR_O_i_8/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X11Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_i_9 - 
nets: {INTR_O_i_9_n_0 INTR_O_i_9/O}, {INTR_O_i_19_n_0 INTR_O_i_9/I0}, {INTR_O_i_20_n_0 INTR_O_i_9/I1}, {pt_reg_n_0_[2][2] INTR_O_i_9/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

INTR_O_reg - 
nets: {INTR_O INTR_O_reg/Q}, {CLK_I INTR_O_reg/C}, {<const1> INTR_O_reg/CE}, {INTR_O_i_1_n_0 INTR_O_reg/D}, {<const0> INTR_O_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd[0]_i_1 - 
nets: {count_cmd[0]_i_1_n_0 count_cmd[0]_i_1/O}, {count_cmd_reg_n_0_[0] count_cmd[0]_i_1/I0}, {int_type27_in count_cmd[0]_i_1/I1}, {int_type2 count_cmd[0]_i_1/I2}, {int_type29_in count_cmd[0]_i_1/I3}, {int_type25_in count_cmd[0]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h50505040, 
LOC: SLICE_X5Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[10]_i_1 - 
nets: {count_cmd[10]_i_1_n_0 count_cmd[10]_i_1/O}, {count_cmd_reg[12]_i_2_n_6 count_cmd[10]_i_1/I0}, {int_type27_in count_cmd[10]_i_1/I1}, {int_type2 count_cmd[10]_i_1/I2}, {int_type29_in count_cmd[10]_i_1/I3}, {int_type25_in count_cmd[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[11]_i_1 - 
nets: {count_cmd[11]_i_1_n_0 count_cmd[11]_i_1/O}, {count_cmd_reg[12]_i_2_n_5 count_cmd[11]_i_1/I0}, {int_type27_in count_cmd[11]_i_1/I1}, {int_type2 count_cmd[11]_i_1/I2}, {int_type29_in count_cmd[11]_i_1/I3}, {int_type25_in count_cmd[11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X5Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[12]_i_1 - 
nets: {count_cmd[12]_i_1_n_0 count_cmd[12]_i_1/O}, {count_cmd_reg[12]_i_2_n_4 count_cmd[12]_i_1/I0}, {int_type27_in count_cmd[12]_i_1/I1}, {int_type2 count_cmd[12]_i_1/I2}, {int_type29_in count_cmd[12]_i_1/I3}, {int_type25_in count_cmd[12]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[13]_i_1 - 
nets: {count_cmd[13]_i_1_n_0 count_cmd[13]_i_1/O}, {count_cmd_reg[16]_i_2_n_7 count_cmd[13]_i_1/I0}, {int_type27_in count_cmd[13]_i_1/I1}, {int_type2 count_cmd[13]_i_1/I2}, {int_type29_in count_cmd[13]_i_1/I3}, {int_type25_in count_cmd[13]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[14]_i_1 - 
nets: {count_cmd[14]_i_1_n_0 count_cmd[14]_i_1/O}, {count_cmd_reg[16]_i_2_n_6 count_cmd[14]_i_1/I0}, {int_type27_in count_cmd[14]_i_1/I1}, {int_type2 count_cmd[14]_i_1/I2}, {int_type29_in count_cmd[14]_i_1/I3}, {int_type25_in count_cmd[14]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[15]_i_1 - 
nets: {count_cmd[15]_i_1_n_0 count_cmd[15]_i_1/O}, {count_cmd_reg[16]_i_2_n_5 count_cmd[15]_i_1/I0}, {int_type27_in count_cmd[15]_i_1/I1}, {int_type2 count_cmd[15]_i_1/I2}, {int_type29_in count_cmd[15]_i_1/I3}, {int_type25_in count_cmd[15]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X5Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[16]_i_1 - 
nets: {count_cmd[16]_i_1_n_0 count_cmd[16]_i_1/O}, {count_cmd_reg[16]_i_2_n_4 count_cmd[16]_i_1/I0}, {int_type27_in count_cmd[16]_i_1/I1}, {int_type2 count_cmd[16]_i_1/I2}, {int_type29_in count_cmd[16]_i_1/I3}, {int_type25_in count_cmd[16]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[17]_i_1 - 
nets: {count_cmd[17]_i_1_n_0 count_cmd[17]_i_1/O}, {count_cmd_reg[20]_i_2_n_7 count_cmd[17]_i_1/I0}, {int_type27_in count_cmd[17]_i_1/I1}, {int_type2 count_cmd[17]_i_1/I2}, {int_type29_in count_cmd[17]_i_1/I3}, {int_type25_in count_cmd[17]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[18]_i_1 - 
nets: {count_cmd[18]_i_1_n_0 count_cmd[18]_i_1/O}, {count_cmd_reg[20]_i_2_n_6 count_cmd[18]_i_1/I0}, {int_type27_in count_cmd[18]_i_1/I1}, {int_type2 count_cmd[18]_i_1/I2}, {int_type29_in count_cmd[18]_i_1/I3}, {int_type25_in count_cmd[18]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[19]_i_1 - 
nets: {count_cmd[19]_i_1_n_0 count_cmd[19]_i_1/O}, {count_cmd_reg[20]_i_2_n_5 count_cmd[19]_i_1/I0}, {int_type27_in count_cmd[19]_i_1/I1}, {int_type2 count_cmd[19]_i_1/I2}, {int_type29_in count_cmd[19]_i_1/I3}, {int_type25_in count_cmd[19]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X5Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[1]_i_1 - 
nets: {count_cmd[1]_i_1_n_0 count_cmd[1]_i_1/O}, {count_cmd_reg[4]_i_2_n_7 count_cmd[1]_i_1/I0}, {int_type27_in count_cmd[1]_i_1/I1}, {int_type2 count_cmd[1]_i_1/I2}, {int_type29_in count_cmd[1]_i_1/I3}, {int_type25_in count_cmd[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X5Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[20]_i_1 - 
nets: {count_cmd[20]_i_1_n_0 count_cmd[20]_i_1/O}, {count_cmd_reg[20]_i_2_n_4 count_cmd[20]_i_1/I0}, {int_type27_in count_cmd[20]_i_1/I1}, {int_type2 count_cmd[20]_i_1/I2}, {int_type29_in count_cmd[20]_i_1/I3}, {int_type25_in count_cmd[20]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X5Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[21]_i_1 - 
nets: {count_cmd[21]_i_1_n_0 count_cmd[21]_i_1/O}, {count_cmd_reg[24]_i_2_n_7 count_cmd[21]_i_1/I0}, {int_type27_in count_cmd[21]_i_1/I1}, {int_type2 count_cmd[21]_i_1/I2}, {int_type29_in count_cmd[21]_i_1/I3}, {int_type25_in count_cmd[21]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[22]_i_1 - 
nets: {count_cmd[22]_i_1_n_0 count_cmd[22]_i_1/O}, {count_cmd_reg[24]_i_2_n_6 count_cmd[22]_i_1/I0}, {int_type27_in count_cmd[22]_i_1/I1}, {int_type2 count_cmd[22]_i_1/I2}, {int_type29_in count_cmd[22]_i_1/I3}, {int_type25_in count_cmd[22]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X8Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[23]_i_1 - 
nets: {count_cmd[23]_i_1_n_0 count_cmd[23]_i_1/O}, {count_cmd_reg[24]_i_2_n_5 count_cmd[23]_i_1/I0}, {int_type27_in count_cmd[23]_i_1/I1}, {int_type2 count_cmd[23]_i_1/I2}, {int_type29_in count_cmd[23]_i_1/I3}, {int_type25_in count_cmd[23]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X8Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[24]_i_1 - 
nets: {count_cmd[24]_i_1_n_0 count_cmd[24]_i_1/O}, {count_cmd_reg[24]_i_2_n_4 count_cmd[24]_i_1/I0}, {int_type27_in count_cmd[24]_i_1/I1}, {int_type2 count_cmd[24]_i_1/I2}, {int_type29_in count_cmd[24]_i_1/I3}, {int_type25_in count_cmd[24]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[25]_i_1 - 
nets: {count_cmd[25]_i_1_n_0 count_cmd[25]_i_1/O}, {count_cmd_reg[28]_i_2_n_7 count_cmd[25]_i_1/I0}, {int_type27_in count_cmd[25]_i_1/I1}, {int_type2 count_cmd[25]_i_1/I2}, {int_type29_in count_cmd[25]_i_1/I3}, {int_type25_in count_cmd[25]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[26]_i_1 - 
nets: {count_cmd[26]_i_1_n_0 count_cmd[26]_i_1/O}, {count_cmd_reg[28]_i_2_n_6 count_cmd[26]_i_1/I0}, {int_type27_in count_cmd[26]_i_1/I1}, {int_type2 count_cmd[26]_i_1/I2}, {int_type29_in count_cmd[26]_i_1/I3}, {int_type25_in count_cmd[26]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X8Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[27]_i_1 - 
nets: {count_cmd[27]_i_1_n_0 count_cmd[27]_i_1/O}, {count_cmd_reg[28]_i_2_n_5 count_cmd[27]_i_1/I0}, {int_type27_in count_cmd[27]_i_1/I1}, {int_type2 count_cmd[27]_i_1/I2}, {int_type29_in count_cmd[27]_i_1/I3}, {int_type25_in count_cmd[27]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[28]_i_1 - 
nets: {count_cmd[28]_i_1_n_0 count_cmd[28]_i_1/O}, {count_cmd_reg[28]_i_2_n_4 count_cmd[28]_i_1/I0}, {int_type27_in count_cmd[28]_i_1/I1}, {int_type2 count_cmd[28]_i_1/I2}, {int_type29_in count_cmd[28]_i_1/I3}, {int_type25_in count_cmd[28]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[29]_i_1 - 
nets: {count_cmd[29]_i_1_n_0 count_cmd[29]_i_1/O}, {count_cmd_reg[31]_i_5_n_7 count_cmd[29]_i_1/I0}, {int_type27_in count_cmd[29]_i_1/I1}, {int_type2 count_cmd[29]_i_1/I2}, {int_type29_in count_cmd[29]_i_1/I3}, {int_type25_in count_cmd[29]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X8Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[2]_i_1 - 
nets: {count_cmd[2]_i_1_n_0 count_cmd[2]_i_1/O}, {count_cmd_reg[4]_i_2_n_6 count_cmd[2]_i_1/I0}, {int_type27_in count_cmd[2]_i_1/I1}, {int_type2 count_cmd[2]_i_1/I2}, {int_type29_in count_cmd[2]_i_1/I3}, {int_type25_in count_cmd[2]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[30]_i_1 - 
nets: {count_cmd[30]_i_1_n_0 count_cmd[30]_i_1/O}, {count_cmd_reg[31]_i_5_n_6 count_cmd[30]_i_1/I0}, {int_type27_in count_cmd[30]_i_1/I1}, {int_type2 count_cmd[30]_i_1/I2}, {int_type29_in count_cmd[30]_i_1/I3}, {int_type25_in count_cmd[30]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X8Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[31]_i_1 - 
nets: {count_cmd[31]_i_1_n_0 count_cmd[31]_i_1/O}, {next_s[3] count_cmd[31]_i_1/I0}, {next_s[2] count_cmd[31]_i_1/I1}, {next_s[0] count_cmd[31]_i_1/I2}, {RST_I count_cmd[31]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X6Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

count_cmd[31]_i_15 - 
nets: {count_cmd[31]_i_15_n_0 count_cmd[31]_i_15/O}, {count_cmd_reg_n_0_[30] count_cmd[31]_i_15/I0}, {count_cmd_reg_n_0_[31] count_cmd[31]_i_15/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X3Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

count_cmd[31]_i_16 - 
nets: {count_cmd[31]_i_16_n_0 count_cmd[31]_i_16/O}, {count_cmd_reg_n_0_[29] count_cmd[31]_i_16/I0}, {count_cmd_reg_n_0_[28] count_cmd[31]_i_16/I1}, {count_cmd_reg_n_0_[27] count_cmd[31]_i_16/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_17 - 
nets: {count_cmd[31]_i_17_n_0 count_cmd[31]_i_17/O}, {count_cmd_reg_n_0_[26] count_cmd[31]_i_17/I0}, {count_cmd_reg_n_0_[25] count_cmd[31]_i_17/I1}, {count_cmd_reg_n_0_[24] count_cmd[31]_i_17/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_19 - 
nets: {count_cmd[31]_i_19_n_0 count_cmd[31]_i_19/O}, {count_cmd_reg_n_0_[30] count_cmd[31]_i_19/I0}, {count_cmd_reg_n_0_[31] count_cmd[31]_i_19/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X4Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

count_cmd[31]_i_2 - 
nets: {count_cmd[31]_i_2_n_0 count_cmd[31]_i_2/O}, {count_cmd[31]_i_4_n_0 count_cmd[31]_i_2/I0}, {next_s[1] count_cmd[31]_i_2/I1}, {next_s[3] count_cmd[31]_i_2/I2}, {next_s[2] count_cmd[31]_i_2/I3}, {next_s[0] count_cmd[31]_i_2/I4}, {RST_I count_cmd[31]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000000002000F, 
LOC: SLICE_X7Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

count_cmd[31]_i_20 - 
nets: {count_cmd[31]_i_20_n_0 count_cmd[31]_i_20/O}, {count_cmd_reg_n_0_[29] count_cmd[31]_i_20/I0}, {count_cmd_reg_n_0_[28] count_cmd[31]_i_20/I1}, {count_cmd_reg_n_0_[27] count_cmd[31]_i_20/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_21 - 
nets: {count_cmd[31]_i_21_n_0 count_cmd[31]_i_21/O}, {count_cmd_reg_n_0_[26] count_cmd[31]_i_21/I0}, {count_cmd_reg_n_0_[25] count_cmd[31]_i_21/I1}, {count_cmd_reg_n_0_[24] count_cmd[31]_i_21/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_23 - 
nets: {count_cmd[31]_i_23_n_0 count_cmd[31]_i_23/O}, {count_cmd_reg_n_0_[30] count_cmd[31]_i_23/I0}, {count_cmd_reg_n_0_[31] count_cmd[31]_i_23/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X7Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

count_cmd[31]_i_24 - 
nets: {count_cmd[31]_i_24_n_0 count_cmd[31]_i_24/O}, {count_cmd_reg_n_0_[29] count_cmd[31]_i_24/I0}, {count_cmd_reg_n_0_[28] count_cmd[31]_i_24/I1}, {count_cmd_reg_n_0_[27] count_cmd[31]_i_24/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_25 - 
nets: {count_cmd[31]_i_25_n_0 count_cmd[31]_i_25/O}, {count_cmd_reg_n_0_[26] count_cmd[31]_i_25/I0}, {count_cmd_reg_n_0_[25] count_cmd[31]_i_25/I1}, {count_cmd_reg_n_0_[24] count_cmd[31]_i_25/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_27 - 
nets: {count_cmd[31]_i_27_n_0 count_cmd[31]_i_27/O}, {count_cmd_reg_n_0_[30] count_cmd[31]_i_27/I0}, {count_cmd_reg_n_0_[31] count_cmd[31]_i_27/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X5Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

count_cmd[31]_i_28 - 
nets: {count_cmd[31]_i_28_n_0 count_cmd[31]_i_28/O}, {count_cmd_reg_n_0_[29] count_cmd[31]_i_28/I0}, {count_cmd_reg_n_0_[28] count_cmd[31]_i_28/I1}, {count_cmd_reg_n_0_[27] count_cmd[31]_i_28/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_29 - 
nets: {count_cmd[31]_i_29_n_0 count_cmd[31]_i_29/O}, {count_cmd_reg_n_0_[26] count_cmd[31]_i_29/I0}, {count_cmd_reg_n_0_[25] count_cmd[31]_i_29/I1}, {count_cmd_reg_n_0_[24] count_cmd[31]_i_29/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_3 - 
nets: {count_cmd[31]_i_3_n_0 count_cmd[31]_i_3/O}, {count_cmd_reg[31]_i_5_n_5 count_cmd[31]_i_3/I0}, {int_type27_in count_cmd[31]_i_3/I1}, {int_type2 count_cmd[31]_i_3/I2}, {int_type29_in count_cmd[31]_i_3/I3}, {int_type25_in count_cmd[31]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[31]_i_31 - 
nets: {count_cmd[31]_i_31_n_0 count_cmd[31]_i_31/O}, {count_cmd_reg_n_0_[23] count_cmd[31]_i_31/I0}, {count_cmd_reg_n_0_[22] count_cmd[31]_i_31/I1}, {count_cmd_reg_n_0_[21] count_cmd[31]_i_31/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_32 - 
nets: {count_cmd[31]_i_32_n_0 count_cmd[31]_i_32/O}, {count_cmd_reg_n_0_[20] count_cmd[31]_i_32/I0}, {count_cmd_reg_n_0_[19] count_cmd[31]_i_32/I1}, {count_cmd_reg_n_0_[18] count_cmd[31]_i_32/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_33 - 
nets: {count_cmd[31]_i_33_n_0 count_cmd[31]_i_33/O}, {count_cmd_reg_n_0_[17] count_cmd[31]_i_33/I0}, {count_cmd_reg_n_0_[16] count_cmd[31]_i_33/I1}, {count_cmd_reg_n_0_[15] count_cmd[31]_i_33/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_34 - 
nets: {count_cmd[31]_i_34_n_0 count_cmd[31]_i_34/O}, {count_cmd_reg_n_0_[14] count_cmd[31]_i_34/I0}, {count_cmd_reg_n_0_[13] count_cmd[31]_i_34/I1}, {count_cmd_reg_n_0_[12] count_cmd[31]_i_34/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_36 - 
nets: {count_cmd[31]_i_36_n_0 count_cmd[31]_i_36/O}, {count_cmd_reg_n_0_[23] count_cmd[31]_i_36/I0}, {count_cmd_reg_n_0_[22] count_cmd[31]_i_36/I1}, {count_cmd_reg_n_0_[21] count_cmd[31]_i_36/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_37 - 
nets: {count_cmd[31]_i_37_n_0 count_cmd[31]_i_37/O}, {count_cmd_reg_n_0_[20] count_cmd[31]_i_37/I0}, {count_cmd_reg_n_0_[19] count_cmd[31]_i_37/I1}, {count_cmd_reg_n_0_[18] count_cmd[31]_i_37/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_38 - 
nets: {count_cmd[31]_i_38_n_0 count_cmd[31]_i_38/O}, {count_cmd_reg_n_0_[17] count_cmd[31]_i_38/I0}, {count_cmd_reg_n_0_[16] count_cmd[31]_i_38/I1}, {count_cmd_reg_n_0_[15] count_cmd[31]_i_38/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_39 - 
nets: {count_cmd[31]_i_39_n_0 count_cmd[31]_i_39/O}, {count_cmd_reg_n_0_[14] count_cmd[31]_i_39/I0}, {count_cmd_reg_n_0_[13] count_cmd[31]_i_39/I1}, {count_cmd_reg_n_0_[12] count_cmd[31]_i_39/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_4 - 
nets: {count_cmd[31]_i_4_n_0 count_cmd[31]_i_4/O}, {int_type29_in count_cmd[31]_i_4/I0}, {int_type27_in count_cmd[31]_i_4/I1}, {int_type2 count_cmd[31]_i_4/I2}, {int_type1 count_cmd[31]_i_4/I3}, {int_type25_in count_cmd[31]_i_4/I4}, {pt[0][2]_i_3_n_0 count_cmd[31]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000F0F0F0E0, 
LOC: SLICE_X7Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

count_cmd[31]_i_41 - 
nets: {count_cmd[31]_i_41_n_0 count_cmd[31]_i_41/O}, {count_cmd_reg_n_0_[23] count_cmd[31]_i_41/I0}, {count_cmd_reg_n_0_[22] count_cmd[31]_i_41/I1}, {count_cmd_reg_n_0_[21] count_cmd[31]_i_41/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_42 - 
nets: {count_cmd[31]_i_42_n_0 count_cmd[31]_i_42/O}, {count_cmd_reg_n_0_[20] count_cmd[31]_i_42/I0}, {count_cmd_reg_n_0_[19] count_cmd[31]_i_42/I1}, {count_cmd_reg_n_0_[18] count_cmd[31]_i_42/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_43 - 
nets: {count_cmd[31]_i_43_n_0 count_cmd[31]_i_43/O}, {count_cmd_reg_n_0_[17] count_cmd[31]_i_43/I0}, {count_cmd_reg_n_0_[16] count_cmd[31]_i_43/I1}, {count_cmd_reg_n_0_[15] count_cmd[31]_i_43/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_44 - 
nets: {count_cmd[31]_i_44_n_0 count_cmd[31]_i_44/O}, {count_cmd_reg_n_0_[14] count_cmd[31]_i_44/I0}, {count_cmd_reg_n_0_[13] count_cmd[31]_i_44/I1}, {count_cmd_reg_n_0_[12] count_cmd[31]_i_44/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_46 - 
nets: {count_cmd[31]_i_46_n_0 count_cmd[31]_i_46/O}, {count_cmd_reg_n_0_[23] count_cmd[31]_i_46/I0}, {count_cmd_reg_n_0_[22] count_cmd[31]_i_46/I1}, {count_cmd_reg_n_0_[21] count_cmd[31]_i_46/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_47 - 
nets: {count_cmd[31]_i_47_n_0 count_cmd[31]_i_47/O}, {count_cmd_reg_n_0_[20] count_cmd[31]_i_47/I0}, {count_cmd_reg_n_0_[19] count_cmd[31]_i_47/I1}, {count_cmd_reg_n_0_[18] count_cmd[31]_i_47/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_48 - 
nets: {count_cmd[31]_i_48_n_0 count_cmd[31]_i_48/O}, {count_cmd_reg_n_0_[17] count_cmd[31]_i_48/I0}, {count_cmd_reg_n_0_[16] count_cmd[31]_i_48/I1}, {count_cmd_reg_n_0_[15] count_cmd[31]_i_48/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_49 - 
nets: {count_cmd[31]_i_49_n_0 count_cmd[31]_i_49/O}, {count_cmd_reg_n_0_[14] count_cmd[31]_i_49/I0}, {count_cmd_reg_n_0_[13] count_cmd[31]_i_49/I1}, {count_cmd_reg_n_0_[12] count_cmd[31]_i_49/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_50 - 
nets: {count_cmd[31]_i_50_n_0 count_cmd[31]_i_50/O}, {count_cmd_reg_n_0_[11] count_cmd[31]_i_50/I0}, {count_cmd_reg_n_0_[10] count_cmd[31]_i_50/I1}, {count_cmd_reg_n_0_[9] count_cmd[31]_i_50/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_51 - 
nets: {count_cmd[31]_i_51_n_0 count_cmd[31]_i_51/O}, {count_cmd_reg_n_0_[8] count_cmd[31]_i_51/I0}, {count_cmd_reg_n_0_[7] count_cmd[31]_i_51/I1}, {count_cmd_reg_n_0_[6] count_cmd[31]_i_51/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_52 - 
nets: {count_cmd[31]_i_52_n_0 count_cmd[31]_i_52/O}, {count_cmd_reg_n_0_[5] count_cmd[31]_i_52/I0}, {count_cmd_reg_n_0_[4] count_cmd[31]_i_52/I1}, {count_cmd_reg_n_0_[3] count_cmd[31]_i_52/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X3Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_53 - 
nets: {count_cmd[31]_i_53_n_0 count_cmd[31]_i_53/O}, {count_cmd_reg_n_0_[0] count_cmd[31]_i_53/I0}, {count_cmd_reg_n_0_[2] count_cmd[31]_i_53/I1}, {count_cmd_reg_n_0_[1] count_cmd[31]_i_53/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X3Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_54 - 
nets: {count_cmd[31]_i_54_n_0 count_cmd[31]_i_54/O}, {count_cmd_reg_n_0_[11] count_cmd[31]_i_54/I0}, {count_cmd_reg_n_0_[10] count_cmd[31]_i_54/I1}, {count_cmd_reg_n_0_[9] count_cmd[31]_i_54/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_55 - 
nets: {count_cmd[31]_i_55_n_0 count_cmd[31]_i_55/O}, {count_cmd_reg_n_0_[8] count_cmd[31]_i_55/I0}, {count_cmd_reg_n_0_[7] count_cmd[31]_i_55/I1}, {count_cmd_reg_n_0_[6] count_cmd[31]_i_55/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_56 - 
nets: {count_cmd[31]_i_56_n_0 count_cmd[31]_i_56/O}, {count_cmd_reg_n_0_[5] count_cmd[31]_i_56/I0}, {count_cmd_reg_n_0_[4] count_cmd[31]_i_56/I1}, {count_cmd_reg_n_0_[3] count_cmd[31]_i_56/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_57 - 
nets: {count_cmd[31]_i_57_n_0 count_cmd[31]_i_57/O}, {count_cmd_reg_n_0_[2] count_cmd[31]_i_57/I0}, {count_cmd_reg_n_0_[1] count_cmd[31]_i_57/I1}, {count_cmd_reg_n_0_[0] count_cmd[31]_i_57/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X4Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_58 - 
nets: {count_cmd[31]_i_58_n_0 count_cmd[31]_i_58/O}, {count_cmd_reg_n_0_[11] count_cmd[31]_i_58/I0}, {count_cmd_reg_n_0_[10] count_cmd[31]_i_58/I1}, {count_cmd_reg_n_0_[9] count_cmd[31]_i_58/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_59 - 
nets: {count_cmd[31]_i_59_n_0 count_cmd[31]_i_59/O}, {count_cmd_reg_n_0_[8] count_cmd[31]_i_59/I0}, {count_cmd_reg_n_0_[7] count_cmd[31]_i_59/I1}, {count_cmd_reg_n_0_[6] count_cmd[31]_i_59/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_60 - 
nets: {count_cmd[31]_i_60_n_0 count_cmd[31]_i_60/O}, {count_cmd_reg_n_0_[5] count_cmd[31]_i_60/I0}, {count_cmd_reg_n_0_[4] count_cmd[31]_i_60/I1}, {count_cmd_reg_n_0_[3] count_cmd[31]_i_60/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X7Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_61 - 
nets: {count_cmd[31]_i_61_n_0 count_cmd[31]_i_61/O}, {count_cmd_reg_n_0_[2] count_cmd[31]_i_61/I0}, {count_cmd_reg_n_0_[1] count_cmd[31]_i_61/I1}, {count_cmd_reg_n_0_[0] count_cmd[31]_i_61/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X7Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_62 - 
nets: {count_cmd[31]_i_62_n_0 count_cmd[31]_i_62/O}, {count_cmd_reg_n_0_[11] count_cmd[31]_i_62/I0}, {count_cmd_reg_n_0_[10] count_cmd[31]_i_62/I1}, {count_cmd_reg_n_0_[9] count_cmd[31]_i_62/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_63 - 
nets: {count_cmd[31]_i_63_n_0 count_cmd[31]_i_63/O}, {count_cmd_reg_n_0_[8] count_cmd[31]_i_63/I0}, {count_cmd_reg_n_0_[7] count_cmd[31]_i_63/I1}, {count_cmd_reg_n_0_[6] count_cmd[31]_i_63/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_64 - 
nets: {count_cmd[31]_i_64_n_0 count_cmd[31]_i_64/O}, {count_cmd_reg_n_0_[5] count_cmd[31]_i_64/I0}, {count_cmd_reg_n_0_[4] count_cmd[31]_i_64/I1}, {count_cmd_reg_n_0_[3] count_cmd[31]_i_64/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X5Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_65 - 
nets: {count_cmd[31]_i_65_n_0 count_cmd[31]_i_65/O}, {count_cmd_reg_n_0_[0] count_cmd[31]_i_65/I0}, {count_cmd_reg_n_0_[2] count_cmd[31]_i_65/I1}, {count_cmd_reg_n_0_[1] count_cmd[31]_i_65/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X5Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_cmd[31]_i_7 - 
nets: {int_type2 count_cmd[31]_i_7/O}, {DataBus[1] count_cmd[31]_i_7/I0}, {DataBus[0] count_cmd[31]_i_7/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

count_cmd[3]_i_1 - 
nets: {count_cmd[3]_i_1_n_0 count_cmd[3]_i_1/O}, {count_cmd_reg[4]_i_2_n_5 count_cmd[3]_i_1/I0}, {int_type27_in count_cmd[3]_i_1/I1}, {int_type2 count_cmd[3]_i_1/I2}, {int_type29_in count_cmd[3]_i_1/I3}, {int_type25_in count_cmd[3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[4]_i_1 - 
nets: {count_cmd[4]_i_1_n_0 count_cmd[4]_i_1/O}, {count_cmd_reg[4]_i_2_n_4 count_cmd[4]_i_1/I0}, {int_type27_in count_cmd[4]_i_1/I1}, {int_type2 count_cmd[4]_i_1/I2}, {int_type29_in count_cmd[4]_i_1/I3}, {int_type25_in count_cmd[4]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[5]_i_1 - 
nets: {count_cmd[5]_i_1_n_0 count_cmd[5]_i_1/O}, {count_cmd_reg[8]_i_2_n_7 count_cmd[5]_i_1/I0}, {int_type27_in count_cmd[5]_i_1/I1}, {int_type2 count_cmd[5]_i_1/I2}, {int_type29_in count_cmd[5]_i_1/I3}, {int_type25_in count_cmd[5]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[6]_i_1 - 
nets: {count_cmd[6]_i_1_n_0 count_cmd[6]_i_1/O}, {count_cmd_reg[8]_i_2_n_6 count_cmd[6]_i_1/I0}, {int_type27_in count_cmd[6]_i_1/I1}, {int_type2 count_cmd[6]_i_1/I2}, {int_type29_in count_cmd[6]_i_1/I3}, {int_type25_in count_cmd[6]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[7]_i_1 - 
nets: {count_cmd[7]_i_1_n_0 count_cmd[7]_i_1/O}, {count_cmd_reg[8]_i_2_n_5 count_cmd[7]_i_1/I0}, {int_type27_in count_cmd[7]_i_1/I1}, {int_type2 count_cmd[7]_i_1/I2}, {int_type29_in count_cmd[7]_i_1/I3}, {int_type25_in count_cmd[7]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[8]_i_1 - 
nets: {count_cmd[8]_i_1_n_0 count_cmd[8]_i_1/O}, {count_cmd_reg[8]_i_2_n_4 count_cmd[8]_i_1/I0}, {int_type27_in count_cmd[8]_i_1/I1}, {int_type2 count_cmd[8]_i_1/I2}, {int_type29_in count_cmd[8]_i_1/I3}, {int_type25_in count_cmd[8]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X5Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd[9]_i_1 - 
nets: {count_cmd[9]_i_1_n_0 count_cmd[9]_i_1/O}, {count_cmd_reg[12]_i_2_n_7 count_cmd[9]_i_1/I0}, {int_type27_in count_cmd[9]_i_1/I1}, {int_type2 count_cmd[9]_i_1/I2}, {int_type29_in count_cmd[9]_i_1/I3}, {int_type25_in count_cmd[9]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hA0A0A080, 
LOC: SLICE_X7Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

count_cmd_reg[0] - 
nets: {count_cmd_reg_n_0_[0] count_cmd_reg[0]/Q}, {CLK_I count_cmd_reg[0]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[0]/CE}, {count_cmd[0]_i_1_n_0 count_cmd_reg[0]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[10] - 
nets: {count_cmd_reg_n_0_[10] count_cmd_reg[10]/Q}, {CLK_I count_cmd_reg[10]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[10]/CE}, {count_cmd[10]_i_1_n_0 count_cmd_reg[10]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[11] - 
nets: {count_cmd_reg_n_0_[11] count_cmd_reg[11]/Q}, {CLK_I count_cmd_reg[11]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[11]/CE}, {count_cmd[11]_i_1_n_0 count_cmd_reg[11]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[12] - 
nets: {count_cmd_reg_n_0_[12] count_cmd_reg[12]/Q}, {CLK_I count_cmd_reg[12]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[12]/CE}, {count_cmd[12]_i_1_n_0 count_cmd_reg[12]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[12]_i_2 - 
nets: {count_cmd_reg[12]_i_2_n_0 count_cmd_reg[12]_i_2/CO[3]}, { count_cmd_reg[12]_i_2/CO[2]}, { count_cmd_reg[12]_i_2/CO[1]}, { count_cmd_reg[12]_i_2/CO[0]}, {count_cmd_reg[12]_i_2_n_4 count_cmd_reg[12]_i_2/O[3]}, {count_cmd_reg[12]_i_2_n_5 count_cmd_reg[12]_i_2/O[2]}, {count_cmd_reg[12]_i_2_n_6 count_cmd_reg[12]_i_2/O[1]}, {count_cmd_reg[12]_i_2_n_7 count_cmd_reg[12]_i_2/O[0]}, {count_cmd_reg[8]_i_2_n_0 count_cmd_reg[12]_i_2/CI}, {<const0> count_cmd_reg[12]_i_2/CYINIT}, {<const0> count_cmd_reg[12]_i_2/DI[3]}, {<const0> count_cmd_reg[12]_i_2/DI[2]}, {<const0> count_cmd_reg[12]_i_2/DI[1]}, {<const0> count_cmd_reg[12]_i_2/DI[0]}, {count_cmd_reg_n_0_[12] count_cmd_reg[12]_i_2/S[3]}, {count_cmd_reg_n_0_[11] count_cmd_reg[12]_i_2/S[2]}, {count_cmd_reg_n_0_[10] count_cmd_reg[12]_i_2/S[1]}, {count_cmd_reg_n_0_[9] count_cmd_reg[12]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[13] - 
nets: {count_cmd_reg_n_0_[13] count_cmd_reg[13]/Q}, {CLK_I count_cmd_reg[13]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[13]/CE}, {count_cmd[13]_i_1_n_0 count_cmd_reg[13]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[14] - 
nets: {count_cmd_reg_n_0_[14] count_cmd_reg[14]/Q}, {CLK_I count_cmd_reg[14]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[14]/CE}, {count_cmd[14]_i_1_n_0 count_cmd_reg[14]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[15] - 
nets: {count_cmd_reg_n_0_[15] count_cmd_reg[15]/Q}, {CLK_I count_cmd_reg[15]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[15]/CE}, {count_cmd[15]_i_1_n_0 count_cmd_reg[15]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[16] - 
nets: {count_cmd_reg_n_0_[16] count_cmd_reg[16]/Q}, {CLK_I count_cmd_reg[16]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[16]/CE}, {count_cmd[16]_i_1_n_0 count_cmd_reg[16]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[16]_i_2 - 
nets: {count_cmd_reg[16]_i_2_n_0 count_cmd_reg[16]_i_2/CO[3]}, { count_cmd_reg[16]_i_2/CO[2]}, { count_cmd_reg[16]_i_2/CO[1]}, { count_cmd_reg[16]_i_2/CO[0]}, {count_cmd_reg[16]_i_2_n_4 count_cmd_reg[16]_i_2/O[3]}, {count_cmd_reg[16]_i_2_n_5 count_cmd_reg[16]_i_2/O[2]}, {count_cmd_reg[16]_i_2_n_6 count_cmd_reg[16]_i_2/O[1]}, {count_cmd_reg[16]_i_2_n_7 count_cmd_reg[16]_i_2/O[0]}, {count_cmd_reg[12]_i_2_n_0 count_cmd_reg[16]_i_2/CI}, {<const0> count_cmd_reg[16]_i_2/CYINIT}, {<const0> count_cmd_reg[16]_i_2/DI[3]}, {<const0> count_cmd_reg[16]_i_2/DI[2]}, {<const0> count_cmd_reg[16]_i_2/DI[1]}, {<const0> count_cmd_reg[16]_i_2/DI[0]}, {count_cmd_reg_n_0_[16] count_cmd_reg[16]_i_2/S[3]}, {count_cmd_reg_n_0_[15] count_cmd_reg[16]_i_2/S[2]}, {count_cmd_reg_n_0_[14] count_cmd_reg[16]_i_2/S[1]}, {count_cmd_reg_n_0_[13] count_cmd_reg[16]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[17] - 
nets: {count_cmd_reg_n_0_[17] count_cmd_reg[17]/Q}, {CLK_I count_cmd_reg[17]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[17]/CE}, {count_cmd[17]_i_1_n_0 count_cmd_reg[17]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[18] - 
nets: {count_cmd_reg_n_0_[18] count_cmd_reg[18]/Q}, {CLK_I count_cmd_reg[18]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[18]/CE}, {count_cmd[18]_i_1_n_0 count_cmd_reg[18]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[19] - 
nets: {count_cmd_reg_n_0_[19] count_cmd_reg[19]/Q}, {CLK_I count_cmd_reg[19]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[19]/CE}, {count_cmd[19]_i_1_n_0 count_cmd_reg[19]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[1] - 
nets: {count_cmd_reg_n_0_[1] count_cmd_reg[1]/Q}, {CLK_I count_cmd_reg[1]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[1]/CE}, {count_cmd[1]_i_1_n_0 count_cmd_reg[1]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[20] - 
nets: {count_cmd_reg_n_0_[20] count_cmd_reg[20]/Q}, {CLK_I count_cmd_reg[20]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[20]/CE}, {count_cmd[20]_i_1_n_0 count_cmd_reg[20]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[20]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[20]_i_2 - 
nets: {count_cmd_reg[20]_i_2_n_0 count_cmd_reg[20]_i_2/CO[3]}, { count_cmd_reg[20]_i_2/CO[2]}, { count_cmd_reg[20]_i_2/CO[1]}, { count_cmd_reg[20]_i_2/CO[0]}, {count_cmd_reg[20]_i_2_n_4 count_cmd_reg[20]_i_2/O[3]}, {count_cmd_reg[20]_i_2_n_5 count_cmd_reg[20]_i_2/O[2]}, {count_cmd_reg[20]_i_2_n_6 count_cmd_reg[20]_i_2/O[1]}, {count_cmd_reg[20]_i_2_n_7 count_cmd_reg[20]_i_2/O[0]}, {count_cmd_reg[16]_i_2_n_0 count_cmd_reg[20]_i_2/CI}, {<const0> count_cmd_reg[20]_i_2/CYINIT}, {<const0> count_cmd_reg[20]_i_2/DI[3]}, {<const0> count_cmd_reg[20]_i_2/DI[2]}, {<const0> count_cmd_reg[20]_i_2/DI[1]}, {<const0> count_cmd_reg[20]_i_2/DI[0]}, {count_cmd_reg_n_0_[20] count_cmd_reg[20]_i_2/S[3]}, {count_cmd_reg_n_0_[19] count_cmd_reg[20]_i_2/S[2]}, {count_cmd_reg_n_0_[18] count_cmd_reg[20]_i_2/S[1]}, {count_cmd_reg_n_0_[17] count_cmd_reg[20]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[21] - 
nets: {count_cmd_reg_n_0_[21] count_cmd_reg[21]/Q}, {CLK_I count_cmd_reg[21]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[21]/CE}, {count_cmd[21]_i_1_n_0 count_cmd_reg[21]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[22] - 
nets: {count_cmd_reg_n_0_[22] count_cmd_reg[22]/Q}, {CLK_I count_cmd_reg[22]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[22]/CE}, {count_cmd[22]_i_1_n_0 count_cmd_reg[22]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[22]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[23] - 
nets: {count_cmd_reg_n_0_[23] count_cmd_reg[23]/Q}, {CLK_I count_cmd_reg[23]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[23]/CE}, {count_cmd[23]_i_1_n_0 count_cmd_reg[23]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[23]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[24] - 
nets: {count_cmd_reg_n_0_[24] count_cmd_reg[24]/Q}, {CLK_I count_cmd_reg[24]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[24]/CE}, {count_cmd[24]_i_1_n_0 count_cmd_reg[24]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[24]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[24]_i_2 - 
nets: {count_cmd_reg[24]_i_2_n_0 count_cmd_reg[24]_i_2/CO[3]}, { count_cmd_reg[24]_i_2/CO[2]}, { count_cmd_reg[24]_i_2/CO[1]}, { count_cmd_reg[24]_i_2/CO[0]}, {count_cmd_reg[24]_i_2_n_4 count_cmd_reg[24]_i_2/O[3]}, {count_cmd_reg[24]_i_2_n_5 count_cmd_reg[24]_i_2/O[2]}, {count_cmd_reg[24]_i_2_n_6 count_cmd_reg[24]_i_2/O[1]}, {count_cmd_reg[24]_i_2_n_7 count_cmd_reg[24]_i_2/O[0]}, {count_cmd_reg[20]_i_2_n_0 count_cmd_reg[24]_i_2/CI}, {<const0> count_cmd_reg[24]_i_2/CYINIT}, {<const0> count_cmd_reg[24]_i_2/DI[3]}, {<const0> count_cmd_reg[24]_i_2/DI[2]}, {<const0> count_cmd_reg[24]_i_2/DI[1]}, {<const0> count_cmd_reg[24]_i_2/DI[0]}, {count_cmd_reg_n_0_[24] count_cmd_reg[24]_i_2/S[3]}, {count_cmd_reg_n_0_[23] count_cmd_reg[24]_i_2/S[2]}, {count_cmd_reg_n_0_[22] count_cmd_reg[24]_i_2/S[1]}, {count_cmd_reg_n_0_[21] count_cmd_reg[24]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[25] - 
nets: {count_cmd_reg_n_0_[25] count_cmd_reg[25]/Q}, {CLK_I count_cmd_reg[25]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[25]/CE}, {count_cmd[25]_i_1_n_0 count_cmd_reg[25]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[26] - 
nets: {count_cmd_reg_n_0_[26] count_cmd_reg[26]/Q}, {CLK_I count_cmd_reg[26]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[26]/CE}, {count_cmd[26]_i_1_n_0 count_cmd_reg[26]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[26]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[27] - 
nets: {count_cmd_reg_n_0_[27] count_cmd_reg[27]/Q}, {CLK_I count_cmd_reg[27]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[27]/CE}, {count_cmd[27]_i_1_n_0 count_cmd_reg[27]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[28] - 
nets: {count_cmd_reg_n_0_[28] count_cmd_reg[28]/Q}, {CLK_I count_cmd_reg[28]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[28]/CE}, {count_cmd[28]_i_1_n_0 count_cmd_reg[28]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[28]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[28]_i_2 - 
nets: {count_cmd_reg[28]_i_2_n_0 count_cmd_reg[28]_i_2/CO[3]}, { count_cmd_reg[28]_i_2/CO[2]}, { count_cmd_reg[28]_i_2/CO[1]}, { count_cmd_reg[28]_i_2/CO[0]}, {count_cmd_reg[28]_i_2_n_4 count_cmd_reg[28]_i_2/O[3]}, {count_cmd_reg[28]_i_2_n_5 count_cmd_reg[28]_i_2/O[2]}, {count_cmd_reg[28]_i_2_n_6 count_cmd_reg[28]_i_2/O[1]}, {count_cmd_reg[28]_i_2_n_7 count_cmd_reg[28]_i_2/O[0]}, {count_cmd_reg[24]_i_2_n_0 count_cmd_reg[28]_i_2/CI}, {<const0> count_cmd_reg[28]_i_2/CYINIT}, {<const0> count_cmd_reg[28]_i_2/DI[3]}, {<const0> count_cmd_reg[28]_i_2/DI[2]}, {<const0> count_cmd_reg[28]_i_2/DI[1]}, {<const0> count_cmd_reg[28]_i_2/DI[0]}, {count_cmd_reg_n_0_[28] count_cmd_reg[28]_i_2/S[3]}, {count_cmd_reg_n_0_[27] count_cmd_reg[28]_i_2/S[2]}, {count_cmd_reg_n_0_[26] count_cmd_reg[28]_i_2/S[1]}, {count_cmd_reg_n_0_[25] count_cmd_reg[28]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[29] - 
nets: {count_cmd_reg_n_0_[29] count_cmd_reg[29]/Q}, {CLK_I count_cmd_reg[29]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[29]/CE}, {count_cmd[29]_i_1_n_0 count_cmd_reg[29]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[29]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[2] - 
nets: {count_cmd_reg_n_0_[2] count_cmd_reg[2]/Q}, {CLK_I count_cmd_reg[2]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[2]/CE}, {count_cmd[2]_i_1_n_0 count_cmd_reg[2]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[30] - 
nets: {count_cmd_reg_n_0_[30] count_cmd_reg[30]/Q}, {CLK_I count_cmd_reg[30]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[30]/CE}, {count_cmd[30]_i_1_n_0 count_cmd_reg[30]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[30]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[31] - 
nets: {count_cmd_reg_n_0_[31] count_cmd_reg[31]/Q}, {CLK_I count_cmd_reg[31]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[31]/CE}, {count_cmd[31]_i_3_n_0 count_cmd_reg[31]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[31]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[31]_i_10 - 
nets: { count_cmd_reg[31]_i_10/CO[3]}, {int_type1 count_cmd_reg[31]_i_10/CO[2]}, { count_cmd_reg[31]_i_10/CO[1]}, { count_cmd_reg[31]_i_10/CO[0]}, { count_cmd_reg[31]_i_10/O[3]}, { count_cmd_reg[31]_i_10/O[2]}, { count_cmd_reg[31]_i_10/O[1]}, { count_cmd_reg[31]_i_10/O[0]}, {count_cmd_reg[31]_i_26_n_0 count_cmd_reg[31]_i_10/CI}, {<const0> count_cmd_reg[31]_i_10/CYINIT}, {<const0> count_cmd_reg[31]_i_10/DI[3]}, {<const0> count_cmd_reg[31]_i_10/DI[2]}, {<const0> count_cmd_reg[31]_i_10/DI[1]}, {<const0> count_cmd_reg[31]_i_10/DI[0]}, {<const0> count_cmd_reg[31]_i_10/S[3]}, {count_cmd[31]_i_27_n_0 count_cmd_reg[31]_i_10/S[2]}, {count_cmd[31]_i_28_n_0 count_cmd_reg[31]_i_10/S[1]}, {count_cmd[31]_i_29_n_0 count_cmd_reg[31]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_14 - 
nets: {count_cmd_reg[31]_i_14_n_0 count_cmd_reg[31]_i_14/CO[3]}, { count_cmd_reg[31]_i_14/CO[2]}, { count_cmd_reg[31]_i_14/CO[1]}, { count_cmd_reg[31]_i_14/CO[0]}, { count_cmd_reg[31]_i_14/O[3]}, { count_cmd_reg[31]_i_14/O[2]}, { count_cmd_reg[31]_i_14/O[1]}, { count_cmd_reg[31]_i_14/O[0]}, {count_cmd_reg[31]_i_30_n_0 count_cmd_reg[31]_i_14/CI}, {<const0> count_cmd_reg[31]_i_14/CYINIT}, {<const0> count_cmd_reg[31]_i_14/DI[3]}, {<const0> count_cmd_reg[31]_i_14/DI[2]}, {<const0> count_cmd_reg[31]_i_14/DI[1]}, {<const0> count_cmd_reg[31]_i_14/DI[0]}, {count_cmd[31]_i_31_n_0 count_cmd_reg[31]_i_14/S[3]}, {count_cmd[31]_i_32_n_0 count_cmd_reg[31]_i_14/S[2]}, {count_cmd[31]_i_33_n_0 count_cmd_reg[31]_i_14/S[1]}, {count_cmd[31]_i_34_n_0 count_cmd_reg[31]_i_14/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X3Y42, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_18 - 
nets: {count_cmd_reg[31]_i_18_n_0 count_cmd_reg[31]_i_18/CO[3]}, { count_cmd_reg[31]_i_18/CO[2]}, { count_cmd_reg[31]_i_18/CO[1]}, { count_cmd_reg[31]_i_18/CO[0]}, { count_cmd_reg[31]_i_18/O[3]}, { count_cmd_reg[31]_i_18/O[2]}, { count_cmd_reg[31]_i_18/O[1]}, { count_cmd_reg[31]_i_18/O[0]}, {count_cmd_reg[31]_i_35_n_0 count_cmd_reg[31]_i_18/CI}, {<const0> count_cmd_reg[31]_i_18/CYINIT}, {<const0> count_cmd_reg[31]_i_18/DI[3]}, {<const0> count_cmd_reg[31]_i_18/DI[2]}, {<const0> count_cmd_reg[31]_i_18/DI[1]}, {<const0> count_cmd_reg[31]_i_18/DI[0]}, {count_cmd[31]_i_36_n_0 count_cmd_reg[31]_i_18/S[3]}, {count_cmd[31]_i_37_n_0 count_cmd_reg[31]_i_18/S[2]}, {count_cmd[31]_i_38_n_0 count_cmd_reg[31]_i_18/S[1]}, {count_cmd[31]_i_39_n_0 count_cmd_reg[31]_i_18/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X4Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_22 - 
nets: {count_cmd_reg[31]_i_22_n_0 count_cmd_reg[31]_i_22/CO[3]}, { count_cmd_reg[31]_i_22/CO[2]}, { count_cmd_reg[31]_i_22/CO[1]}, { count_cmd_reg[31]_i_22/CO[0]}, { count_cmd_reg[31]_i_22/O[3]}, { count_cmd_reg[31]_i_22/O[2]}, { count_cmd_reg[31]_i_22/O[1]}, { count_cmd_reg[31]_i_22/O[0]}, {count_cmd_reg[31]_i_40_n_0 count_cmd_reg[31]_i_22/CI}, {<const0> count_cmd_reg[31]_i_22/CYINIT}, {<const0> count_cmd_reg[31]_i_22/DI[3]}, {<const0> count_cmd_reg[31]_i_22/DI[2]}, {<const0> count_cmd_reg[31]_i_22/DI[1]}, {<const0> count_cmd_reg[31]_i_22/DI[0]}, {count_cmd[31]_i_41_n_0 count_cmd_reg[31]_i_22/S[3]}, {count_cmd[31]_i_42_n_0 count_cmd_reg[31]_i_22/S[2]}, {count_cmd[31]_i_43_n_0 count_cmd_reg[31]_i_22/S[1]}, {count_cmd[31]_i_44_n_0 count_cmd_reg[31]_i_22/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_26 - 
nets: {count_cmd_reg[31]_i_26_n_0 count_cmd_reg[31]_i_26/CO[3]}, { count_cmd_reg[31]_i_26/CO[2]}, { count_cmd_reg[31]_i_26/CO[1]}, { count_cmd_reg[31]_i_26/CO[0]}, { count_cmd_reg[31]_i_26/O[3]}, { count_cmd_reg[31]_i_26/O[2]}, { count_cmd_reg[31]_i_26/O[1]}, { count_cmd_reg[31]_i_26/O[0]}, {count_cmd_reg[31]_i_45_n_0 count_cmd_reg[31]_i_26/CI}, {<const0> count_cmd_reg[31]_i_26/CYINIT}, {<const0> count_cmd_reg[31]_i_26/DI[3]}, {<const0> count_cmd_reg[31]_i_26/DI[2]}, {<const0> count_cmd_reg[31]_i_26/DI[1]}, {<const0> count_cmd_reg[31]_i_26/DI[0]}, {count_cmd[31]_i_46_n_0 count_cmd_reg[31]_i_26/S[3]}, {count_cmd[31]_i_47_n_0 count_cmd_reg[31]_i_26/S[2]}, {count_cmd[31]_i_48_n_0 count_cmd_reg[31]_i_26/S[1]}, {count_cmd[31]_i_49_n_0 count_cmd_reg[31]_i_26/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y44, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_30 - 
nets: {count_cmd_reg[31]_i_30_n_0 count_cmd_reg[31]_i_30/CO[3]}, { count_cmd_reg[31]_i_30/CO[2]}, { count_cmd_reg[31]_i_30/CO[1]}, { count_cmd_reg[31]_i_30/CO[0]}, { count_cmd_reg[31]_i_30/O[3]}, { count_cmd_reg[31]_i_30/O[2]}, { count_cmd_reg[31]_i_30/O[1]}, { count_cmd_reg[31]_i_30/O[0]}, {<const0> count_cmd_reg[31]_i_30/CI}, {<const1> count_cmd_reg[31]_i_30/CYINIT}, {<const0> count_cmd_reg[31]_i_30/DI[3]}, {<const0> count_cmd_reg[31]_i_30/DI[2]}, {<const0> count_cmd_reg[31]_i_30/DI[1]}, {<const0> count_cmd_reg[31]_i_30/DI[0]}, {count_cmd[31]_i_50_n_0 count_cmd_reg[31]_i_30/S[3]}, {count_cmd[31]_i_51_n_0 count_cmd_reg[31]_i_30/S[2]}, {count_cmd[31]_i_52_n_0 count_cmd_reg[31]_i_30/S[1]}, {count_cmd[31]_i_53_n_0 count_cmd_reg[31]_i_30/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X3Y41, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_35 - 
nets: {count_cmd_reg[31]_i_35_n_0 count_cmd_reg[31]_i_35/CO[3]}, { count_cmd_reg[31]_i_35/CO[2]}, { count_cmd_reg[31]_i_35/CO[1]}, { count_cmd_reg[31]_i_35/CO[0]}, { count_cmd_reg[31]_i_35/O[3]}, { count_cmd_reg[31]_i_35/O[2]}, { count_cmd_reg[31]_i_35/O[1]}, { count_cmd_reg[31]_i_35/O[0]}, {<const0> count_cmd_reg[31]_i_35/CI}, {<const1> count_cmd_reg[31]_i_35/CYINIT}, {<const0> count_cmd_reg[31]_i_35/DI[3]}, {<const0> count_cmd_reg[31]_i_35/DI[2]}, {<const0> count_cmd_reg[31]_i_35/DI[1]}, {<const0> count_cmd_reg[31]_i_35/DI[0]}, {count_cmd[31]_i_54_n_0 count_cmd_reg[31]_i_35/S[3]}, {count_cmd[31]_i_55_n_0 count_cmd_reg[31]_i_35/S[2]}, {count_cmd[31]_i_56_n_0 count_cmd_reg[31]_i_35/S[1]}, {count_cmd[31]_i_57_n_0 count_cmd_reg[31]_i_35/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X4Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_40 - 
nets: {count_cmd_reg[31]_i_40_n_0 count_cmd_reg[31]_i_40/CO[3]}, { count_cmd_reg[31]_i_40/CO[2]}, { count_cmd_reg[31]_i_40/CO[1]}, { count_cmd_reg[31]_i_40/CO[0]}, { count_cmd_reg[31]_i_40/O[3]}, { count_cmd_reg[31]_i_40/O[2]}, { count_cmd_reg[31]_i_40/O[1]}, { count_cmd_reg[31]_i_40/O[0]}, {<const0> count_cmd_reg[31]_i_40/CI}, {<const1> count_cmd_reg[31]_i_40/CYINIT}, {<const0> count_cmd_reg[31]_i_40/DI[3]}, {<const0> count_cmd_reg[31]_i_40/DI[2]}, {<const0> count_cmd_reg[31]_i_40/DI[1]}, {<const0> count_cmd_reg[31]_i_40/DI[0]}, {count_cmd[31]_i_58_n_0 count_cmd_reg[31]_i_40/S[3]}, {count_cmd[31]_i_59_n_0 count_cmd_reg[31]_i_40/S[2]}, {count_cmd[31]_i_60_n_0 count_cmd_reg[31]_i_40/S[1]}, {count_cmd[31]_i_61_n_0 count_cmd_reg[31]_i_40/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_45 - 
nets: {count_cmd_reg[31]_i_45_n_0 count_cmd_reg[31]_i_45/CO[3]}, { count_cmd_reg[31]_i_45/CO[2]}, { count_cmd_reg[31]_i_45/CO[1]}, { count_cmd_reg[31]_i_45/CO[0]}, { count_cmd_reg[31]_i_45/O[3]}, { count_cmd_reg[31]_i_45/O[2]}, { count_cmd_reg[31]_i_45/O[1]}, { count_cmd_reg[31]_i_45/O[0]}, {<const0> count_cmd_reg[31]_i_45/CI}, {<const1> count_cmd_reg[31]_i_45/CYINIT}, {<const0> count_cmd_reg[31]_i_45/DI[3]}, {<const0> count_cmd_reg[31]_i_45/DI[2]}, {<const0> count_cmd_reg[31]_i_45/DI[1]}, {<const0> count_cmd_reg[31]_i_45/DI[0]}, {count_cmd[31]_i_62_n_0 count_cmd_reg[31]_i_45/S[3]}, {count_cmd[31]_i_63_n_0 count_cmd_reg[31]_i_45/S[2]}, {count_cmd[31]_i_64_n_0 count_cmd_reg[31]_i_45/S[1]}, {count_cmd[31]_i_65_n_0 count_cmd_reg[31]_i_45/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_5 - 
nets: { count_cmd_reg[31]_i_5/CO[3]}, { count_cmd_reg[31]_i_5/CO[2]}, { count_cmd_reg[31]_i_5/CO[1]}, { count_cmd_reg[31]_i_5/CO[0]}, { count_cmd_reg[31]_i_5/O[3]}, {count_cmd_reg[31]_i_5_n_5 count_cmd_reg[31]_i_5/O[2]}, {count_cmd_reg[31]_i_5_n_6 count_cmd_reg[31]_i_5/O[1]}, {count_cmd_reg[31]_i_5_n_7 count_cmd_reg[31]_i_5/O[0]}, {count_cmd_reg[28]_i_2_n_0 count_cmd_reg[31]_i_5/CI}, {<const0> count_cmd_reg[31]_i_5/CYINIT}, {<const0> count_cmd_reg[31]_i_5/DI[3]}, {<const0> count_cmd_reg[31]_i_5/DI[2]}, {<const0> count_cmd_reg[31]_i_5/DI[1]}, {<const0> count_cmd_reg[31]_i_5/DI[0]}, {<const0> count_cmd_reg[31]_i_5/S[3]}, {count_cmd_reg_n_0_[31] count_cmd_reg[31]_i_5/S[2]}, {count_cmd_reg_n_0_[30] count_cmd_reg[31]_i_5/S[1]}, {count_cmd_reg_n_0_[29] count_cmd_reg[31]_i_5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_6 - 
nets: { count_cmd_reg[31]_i_6/CO[3]}, {int_type27_in count_cmd_reg[31]_i_6/CO[2]}, { count_cmd_reg[31]_i_6/CO[1]}, { count_cmd_reg[31]_i_6/CO[0]}, { count_cmd_reg[31]_i_6/O[3]}, { count_cmd_reg[31]_i_6/O[2]}, { count_cmd_reg[31]_i_6/O[1]}, { count_cmd_reg[31]_i_6/O[0]}, {count_cmd_reg[31]_i_14_n_0 count_cmd_reg[31]_i_6/CI}, {<const0> count_cmd_reg[31]_i_6/CYINIT}, {<const0> count_cmd_reg[31]_i_6/DI[3]}, {<const0> count_cmd_reg[31]_i_6/DI[2]}, {<const0> count_cmd_reg[31]_i_6/DI[1]}, {<const0> count_cmd_reg[31]_i_6/DI[0]}, {<const0> count_cmd_reg[31]_i_6/S[3]}, {count_cmd[31]_i_15_n_0 count_cmd_reg[31]_i_6/S[2]}, {count_cmd[31]_i_16_n_0 count_cmd_reg[31]_i_6/S[1]}, {count_cmd[31]_i_17_n_0 count_cmd_reg[31]_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X3Y43, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_8 - 
nets: { count_cmd_reg[31]_i_8/CO[3]}, {int_type29_in count_cmd_reg[31]_i_8/CO[2]}, { count_cmd_reg[31]_i_8/CO[1]}, { count_cmd_reg[31]_i_8/CO[0]}, { count_cmd_reg[31]_i_8/O[3]}, { count_cmd_reg[31]_i_8/O[2]}, { count_cmd_reg[31]_i_8/O[1]}, { count_cmd_reg[31]_i_8/O[0]}, {count_cmd_reg[31]_i_18_n_0 count_cmd_reg[31]_i_8/CI}, {<const0> count_cmd_reg[31]_i_8/CYINIT}, {<const0> count_cmd_reg[31]_i_8/DI[3]}, {<const0> count_cmd_reg[31]_i_8/DI[2]}, {<const0> count_cmd_reg[31]_i_8/DI[1]}, {<const0> count_cmd_reg[31]_i_8/DI[0]}, {<const0> count_cmd_reg[31]_i_8/S[3]}, {count_cmd[31]_i_19_n_0 count_cmd_reg[31]_i_8/S[2]}, {count_cmd[31]_i_20_n_0 count_cmd_reg[31]_i_8/S[1]}, {count_cmd[31]_i_21_n_0 count_cmd_reg[31]_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X4Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[31]_i_9 - 
nets: { count_cmd_reg[31]_i_9/CO[3]}, {int_type25_in count_cmd_reg[31]_i_9/CO[2]}, { count_cmd_reg[31]_i_9/CO[1]}, { count_cmd_reg[31]_i_9/CO[0]}, { count_cmd_reg[31]_i_9/O[3]}, { count_cmd_reg[31]_i_9/O[2]}, { count_cmd_reg[31]_i_9/O[1]}, { count_cmd_reg[31]_i_9/O[0]}, {count_cmd_reg[31]_i_22_n_0 count_cmd_reg[31]_i_9/CI}, {<const0> count_cmd_reg[31]_i_9/CYINIT}, {<const0> count_cmd_reg[31]_i_9/DI[3]}, {<const0> count_cmd_reg[31]_i_9/DI[2]}, {<const0> count_cmd_reg[31]_i_9/DI[1]}, {<const0> count_cmd_reg[31]_i_9/DI[0]}, {<const0> count_cmd_reg[31]_i_9/S[3]}, {count_cmd[31]_i_23_n_0 count_cmd_reg[31]_i_9/S[2]}, {count_cmd[31]_i_24_n_0 count_cmd_reg[31]_i_9/S[1]}, {count_cmd[31]_i_25_n_0 count_cmd_reg[31]_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[3] - 
nets: {count_cmd_reg_n_0_[3] count_cmd_reg[3]/Q}, {CLK_I count_cmd_reg[3]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[3]/CE}, {count_cmd[3]_i_1_n_0 count_cmd_reg[3]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[4] - 
nets: {count_cmd_reg_n_0_[4] count_cmd_reg[4]/Q}, {CLK_I count_cmd_reg[4]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[4]/CE}, {count_cmd[4]_i_1_n_0 count_cmd_reg[4]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[4]_i_2 - 
nets: {count_cmd_reg[4]_i_2_n_0 count_cmd_reg[4]_i_2/CO[3]}, { count_cmd_reg[4]_i_2/CO[2]}, { count_cmd_reg[4]_i_2/CO[1]}, { count_cmd_reg[4]_i_2/CO[0]}, {count_cmd_reg[4]_i_2_n_4 count_cmd_reg[4]_i_2/O[3]}, {count_cmd_reg[4]_i_2_n_5 count_cmd_reg[4]_i_2/O[2]}, {count_cmd_reg[4]_i_2_n_6 count_cmd_reg[4]_i_2/O[1]}, {count_cmd_reg[4]_i_2_n_7 count_cmd_reg[4]_i_2/O[0]}, {<const0> count_cmd_reg[4]_i_2/CI}, {count_cmd_reg_n_0_[0] count_cmd_reg[4]_i_2/CYINIT}, {<const0> count_cmd_reg[4]_i_2/DI[3]}, {<const0> count_cmd_reg[4]_i_2/DI[2]}, {<const0> count_cmd_reg[4]_i_2/DI[1]}, {<const0> count_cmd_reg[4]_i_2/DI[0]}, {count_cmd_reg_n_0_[4] count_cmd_reg[4]_i_2/S[3]}, {count_cmd_reg_n_0_[3] count_cmd_reg[4]_i_2/S[2]}, {count_cmd_reg_n_0_[2] count_cmd_reg[4]_i_2/S[1]}, {count_cmd_reg_n_0_[1] count_cmd_reg[4]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[5] - 
nets: {count_cmd_reg_n_0_[5] count_cmd_reg[5]/Q}, {CLK_I count_cmd_reg[5]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[5]/CE}, {count_cmd[5]_i_1_n_0 count_cmd_reg[5]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[6] - 
nets: {count_cmd_reg_n_0_[6] count_cmd_reg[6]/Q}, {CLK_I count_cmd_reg[6]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[6]/CE}, {count_cmd[6]_i_1_n_0 count_cmd_reg[6]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[7] - 
nets: {count_cmd_reg_n_0_[7] count_cmd_reg[7]/Q}, {CLK_I count_cmd_reg[7]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[7]/CE}, {count_cmd[7]_i_1_n_0 count_cmd_reg[7]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[8] - 
nets: {count_cmd_reg_n_0_[8] count_cmd_reg[8]/Q}, {CLK_I count_cmd_reg[8]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[8]/CE}, {count_cmd[8]_i_1_n_0 count_cmd_reg[8]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X5Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_cmd_reg[8]_i_2 - 
nets: {count_cmd_reg[8]_i_2_n_0 count_cmd_reg[8]_i_2/CO[3]}, { count_cmd_reg[8]_i_2/CO[2]}, { count_cmd_reg[8]_i_2/CO[1]}, { count_cmd_reg[8]_i_2/CO[0]}, {count_cmd_reg[8]_i_2_n_4 count_cmd_reg[8]_i_2/O[3]}, {count_cmd_reg[8]_i_2_n_5 count_cmd_reg[8]_i_2/O[2]}, {count_cmd_reg[8]_i_2_n_6 count_cmd_reg[8]_i_2/O[1]}, {count_cmd_reg[8]_i_2_n_7 count_cmd_reg[8]_i_2/O[0]}, {count_cmd_reg[4]_i_2_n_0 count_cmd_reg[8]_i_2/CI}, {<const0> count_cmd_reg[8]_i_2/CYINIT}, {<const0> count_cmd_reg[8]_i_2/DI[3]}, {<const0> count_cmd_reg[8]_i_2/DI[2]}, {<const0> count_cmd_reg[8]_i_2/DI[1]}, {<const0> count_cmd_reg[8]_i_2/DI[0]}, {count_cmd_reg_n_0_[8] count_cmd_reg[8]_i_2/S[3]}, {count_cmd_reg_n_0_[7] count_cmd_reg[8]_i_2/S[2]}, {count_cmd_reg_n_0_[6] count_cmd_reg[8]_i_2/S[1]}, {count_cmd_reg_n_0_[5] count_cmd_reg[8]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_cmd_reg[9] - 
nets: {count_cmd_reg_n_0_[9] count_cmd_reg[9]/Q}, {CLK_I count_cmd_reg[9]/C}, {count_cmd[31]_i_2_n_0 count_cmd_reg[9]/CE}, {count_cmd[9]_i_1_n_0 count_cmd_reg[9]/D}, {count_cmd[31]_i_1_n_0 count_cmd_reg[9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

flag1_i_1 - 
nets: {flag1_i_1_n_0 flag1_i_1/O}, {next_s[1] flag1_i_1/I0}, {next_s[3] flag1_i_1/I1}, {next_s[2] flag1_i_1/I2}, {flag_reg_n_0 flag1_i_1/I3}, {flag1_i_2_n_0 flag1_i_1/I4}, {flag1_reg_n_0 flag1_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0014FFFF00140000, 
LOC: SLICE_X11Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

flag1_i_2 - 
nets: {flag1_i_2_n_0 flag1_i_2/O}, {next_s[0] flag1_i_2/I0}, {next_s[1] flag1_i_2/I1}, {next_s[2] flag1_i_2/I2}, {next_s[3] flag1_i_2/I3}, {RST_I flag1_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00000115, 
LOC: SLICE_X11Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

flag1_reg - 
nets: {flag1_reg_n_0 flag1_reg/Q}, {CLK_I flag1_reg/C}, {<const1> flag1_reg/CE}, {flag1_i_1_n_0 flag1_reg/D}, {<const0> flag1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

flag_i_1 - 
nets: {flag_i_1_n_0 flag_i_1/O}, {flag_reg_n_0 flag_i_1/I0}, {RST_I flag_i_1/I1}, {flag flag_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X11Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

flag_i_2 - 
nets: {flag flag_i_2/O}, {next_s[1] flag_i_2/I0}, {next_s[2] flag_i_2/I1}, {next_s[3] flag_i_2/I2}, {next_s[0] flag_i_2/I3}, {INTA_I flag_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h1F3C0000, 
LOC: SLICE_X11Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

flag_reg - 
nets: {flag_reg_n_0 flag_reg/Q}, {CLK_I flag_reg/C}, {<const1> flag_reg/CE}, {flag_i_1_n_0 flag_reg/D}, {<const0> flag_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index[0]_i_1 - 
nets: {int_index[0]_i_1_n_0 int_index[0]_i_1/O}, {int_index[31]_i_4_n_0 int_index[0]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[0]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[0]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[0]_i_1/I3}, {int_index_reg_n_0_[0] int_index[0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000FFFE, 
LOC: SLICE_X6Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[10]_i_1 - 
nets: {int_index[10]_i_1_n_0 int_index[10]_i_1/O}, {int_index[31]_i_4_n_0 int_index[10]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[10]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[10]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[10]_i_1/I3}, {data0[10] int_index[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[11]_i_1 - 
nets: {int_index[11]_i_1_n_0 int_index[11]_i_1/O}, {int_index[31]_i_4_n_0 int_index[11]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[11]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[11]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[11]_i_1/I3}, {data0[11] int_index[11]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[12]_i_1 - 
nets: {int_index[12]_i_1_n_0 int_index[12]_i_1/O}, {int_index[31]_i_4_n_0 int_index[12]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[12]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[12]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[12]_i_1/I3}, {data0[12] int_index[12]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[13]_i_1 - 
nets: {int_index[13]_i_1_n_0 int_index[13]_i_1/O}, {int_index[31]_i_4_n_0 int_index[13]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[13]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[13]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[13]_i_1/I3}, {data0[13] int_index[13]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[14]_i_1 - 
nets: {int_index[14]_i_1_n_0 int_index[14]_i_1/O}, {int_index[31]_i_4_n_0 int_index[14]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[14]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[14]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[14]_i_1/I3}, {data0[14] int_index[14]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[15]_i_1 - 
nets: {int_index[15]_i_1_n_0 int_index[15]_i_1/O}, {int_index[31]_i_4_n_0 int_index[15]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[15]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[15]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[15]_i_1/I3}, {data0[15] int_index[15]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[16]_i_1 - 
nets: {int_index[16]_i_1_n_0 int_index[16]_i_1/O}, {int_index[31]_i_4_n_0 int_index[16]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[16]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[16]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[16]_i_1/I3}, {data0[16] int_index[16]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X3Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[17]_i_1 - 
nets: {int_index[17]_i_1_n_0 int_index[17]_i_1/O}, {int_index[31]_i_4_n_0 int_index[17]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[17]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[17]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[17]_i_1/I3}, {data0[17] int_index[17]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[18]_i_1 - 
nets: {int_index[18]_i_1_n_0 int_index[18]_i_1/O}, {int_index[31]_i_4_n_0 int_index[18]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[18]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[18]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[18]_i_1/I3}, {data0[18] int_index[18]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X3Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[19]_i_1 - 
nets: {int_index[19]_i_1_n_0 int_index[19]_i_1/O}, {int_index[31]_i_4_n_0 int_index[19]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[19]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[19]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[19]_i_1/I3}, {data0[19] int_index[19]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[1]_i_1 - 
nets: {int_index[1]_i_1_n_0 int_index[1]_i_1/O}, {int_index[31]_i_4_n_0 int_index[1]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[1]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[1]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[1]_i_1/I3}, {data0[1] int_index[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[20]_i_1 - 
nets: {int_index[20]_i_1_n_0 int_index[20]_i_1/O}, {int_index[31]_i_4_n_0 int_index[20]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[20]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[20]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[20]_i_1/I3}, {data0[20] int_index[20]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X3Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[21]_i_1 - 
nets: {int_index[21]_i_1_n_0 int_index[21]_i_1/O}, {int_index[31]_i_4_n_0 int_index[21]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[21]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[21]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[21]_i_1/I3}, {data0[21] int_index[21]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[22]_i_1 - 
nets: {int_index[22]_i_1_n_0 int_index[22]_i_1/O}, {int_index[31]_i_4_n_0 int_index[22]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[22]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[22]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[22]_i_1/I3}, {data0[22] int_index[22]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X3Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[23]_i_1 - 
nets: {int_index[23]_i_1_n_0 int_index[23]_i_1/O}, {int_index[31]_i_4_n_0 int_index[23]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[23]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[23]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[23]_i_1/I3}, {data0[23] int_index[23]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X3Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[24]_i_1 - 
nets: {int_index[24]_i_1_n_0 int_index[24]_i_1/O}, {int_index[31]_i_4_n_0 int_index[24]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[24]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[24]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[24]_i_1/I3}, {data0[24] int_index[24]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[25]_i_1 - 
nets: {int_index[25]_i_1_n_0 int_index[25]_i_1/O}, {int_index[31]_i_4_n_0 int_index[25]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[25]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[25]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[25]_i_1/I3}, {data0[25] int_index[25]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[26]_i_1 - 
nets: {int_index[26]_i_1_n_0 int_index[26]_i_1/O}, {int_index[31]_i_4_n_0 int_index[26]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[26]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[26]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[26]_i_1/I3}, {data0[26] int_index[26]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X3Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[27]_i_1 - 
nets: {int_index[27]_i_1_n_0 int_index[27]_i_1/O}, {int_index[31]_i_4_n_0 int_index[27]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[27]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[27]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[27]_i_1/I3}, {data0[27] int_index[27]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[28]_i_1 - 
nets: {int_index[28]_i_1_n_0 int_index[28]_i_1/O}, {int_index[31]_i_4_n_0 int_index[28]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[28]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[28]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[28]_i_1/I3}, {data0[28] int_index[28]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[29]_i_1 - 
nets: {int_index[29]_i_1_n_0 int_index[29]_i_1/O}, {int_index[31]_i_4_n_0 int_index[29]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[29]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[29]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[29]_i_1/I3}, {data0[29] int_index[29]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[2]_i_1 - 
nets: {int_index[2]_i_1_n_0 int_index[2]_i_1/O}, {int_index[31]_i_4_n_0 int_index[2]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[2]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[2]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[2]_i_1/I3}, {data0[2] int_index[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[30]_i_1 - 
nets: {int_index[30]_i_1_n_0 int_index[30]_i_1/O}, {int_index[31]_i_4_n_0 int_index[30]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[30]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[30]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[30]_i_1/I3}, {data0[30] int_index[30]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X6Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[31]_i_1 - 
nets: {int_index[31]_i_1_n_0 int_index[31]_i_1/O}, {RST_I int_index[31]_i_1/I0}, {next_s[0] int_index[31]_i_1/I1}, {next_s[3] int_index[31]_i_1/I2}, {next_s[2] int_index[31]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X6Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_index[31]_i_10 - 
nets: {int_index[31]_i_10_n_0 int_index[31]_i_10/O}, {int_index_reg_n_0_[26] int_index[31]_i_10/I0}, {int_index_reg_n_0_[27] int_index[31]_i_10/I1}, {int_index_reg_n_0_[24] int_index[31]_i_10/I2}, {int_index_reg_n_0_[25] int_index[31]_i_10/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X4Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_index[31]_i_11 - 
nets: {int_index[31]_i_11_n_0 int_index[31]_i_11/O}, {int_index_reg_n_0_[28] int_index[31]_i_11/I0}, {int_index_reg_n_0_[3] int_index[31]_i_11/I1}, {int_index_reg_n_0_[31] int_index[31]_i_11/I2}, {int_index_reg_n_0_[29] int_index[31]_i_11/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X4Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_index[31]_i_12 - 
nets: {int_index[31]_i_12_n_0 int_index[31]_i_12/O}, {int_index_reg_n_0_[10] int_index[31]_i_12/I0}, {int_index_reg_n_0_[11] int_index[31]_i_12/I1}, {int_index_reg_n_0_[8] int_index[31]_i_12/I2}, {int_index_reg_n_0_[9] int_index[31]_i_12/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X4Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_index[31]_i_2 - 
nets: {int_index[31]_i_2_n_0 int_index[31]_i_2/O}, {next_s[2] int_index[31]_i_2/I0}, {next_s[1] int_index[31]_i_2/I1}, {next_s[3] int_index[31]_i_2/I2}, {next_s[0] int_index[31]_i_2/I3}, {RST_I int_index[31]_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000405, 
LOC: SLICE_X6Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[31]_i_3 - 
nets: {int_index[31]_i_3_n_0 int_index[31]_i_3/O}, {int_index[31]_i_4_n_0 int_index[31]_i_3/I0}, {int_index[31]_i_5_n_0 int_index[31]_i_3/I1}, {int_index[31]_i_6_n_0 int_index[31]_i_3/I2}, {int_index[31]_i_7_n_0 int_index[31]_i_3/I3}, {data0[31] int_index[31]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[31]_i_4 - 
nets: {int_index[31]_i_4_n_0 int_index[31]_i_4/O}, {int_index_reg_n_0_[21] int_index[31]_i_4/I0}, {int_index_reg_n_0_[20] int_index[31]_i_4/I1}, {int_index_reg_n_0_[23] int_index[31]_i_4/I2}, {int_index_reg_n_0_[22] int_index[31]_i_4/I3}, {int_index[31]_i_9_n_0 int_index[31]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X4Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[31]_i_5 - 
nets: {int_index[31]_i_5_n_0 int_index[31]_i_5/O}, {int_index_reg_n_0_[30] int_index[31]_i_5/I0}, {int_index_reg_n_0_[1] int_index[31]_i_5/I1}, {int_index_reg_n_0_[2] int_index[31]_i_5/I2}, {int_index_reg_n_0_[0] int_index[31]_i_5/I3}, {int_index[31]_i_10_n_0 int_index[31]_i_5/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFBFFF, 
LOC: SLICE_X6Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[31]_i_6 - 
nets: {int_index[31]_i_6_n_0 int_index[31]_i_6/O}, {int_index_reg_n_0_[5] int_index[31]_i_6/I0}, {int_index_reg_n_0_[4] int_index[31]_i_6/I1}, {int_index_reg_n_0_[7] int_index[31]_i_6/I2}, {int_index_reg_n_0_[6] int_index[31]_i_6/I3}, {int_index[31]_i_11_n_0 int_index[31]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X4Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[31]_i_7 - 
nets: {int_index[31]_i_7_n_0 int_index[31]_i_7/O}, {int_index_reg_n_0_[13] int_index[31]_i_7/I0}, {int_index_reg_n_0_[12] int_index[31]_i_7/I1}, {int_index_reg_n_0_[15] int_index[31]_i_7/I2}, {int_index_reg_n_0_[14] int_index[31]_i_7/I3}, {int_index[31]_i_12_n_0 int_index[31]_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X4Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[31]_i_9 - 
nets: {int_index[31]_i_9_n_0 int_index[31]_i_9/O}, {int_index_reg_n_0_[18] int_index[31]_i_9/I0}, {int_index_reg_n_0_[19] int_index[31]_i_9/I1}, {int_index_reg_n_0_[16] int_index[31]_i_9/I2}, {int_index_reg_n_0_[17] int_index[31]_i_9/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X4Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_index[3]_i_1 - 
nets: {int_index[3]_i_1_n_0 int_index[3]_i_1/O}, {int_index[31]_i_4_n_0 int_index[3]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[3]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[3]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[3]_i_1/I3}, {data0[3] int_index[3]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[4]_i_1 - 
nets: {int_index[4]_i_1_n_0 int_index[4]_i_1/O}, {int_index[31]_i_4_n_0 int_index[4]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[4]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[4]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[4]_i_1/I3}, {data0[4] int_index[4]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[5]_i_1 - 
nets: {int_index[5]_i_1_n_0 int_index[5]_i_1/O}, {int_index[31]_i_4_n_0 int_index[5]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[5]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[5]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[5]_i_1/I3}, {data0[5] int_index[5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[6]_i_1 - 
nets: {int_index[6]_i_1_n_0 int_index[6]_i_1/O}, {int_index[31]_i_4_n_0 int_index[6]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[6]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[6]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[6]_i_1/I3}, {data0[6] int_index[6]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[7]_i_1 - 
nets: {int_index[7]_i_1_n_0 int_index[7]_i_1/O}, {int_index[31]_i_4_n_0 int_index[7]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[7]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[7]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[7]_i_1/I3}, {data0[7] int_index[7]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X3Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[8]_i_1 - 
nets: {int_index[8]_i_1_n_0 int_index[8]_i_1/O}, {int_index[31]_i_4_n_0 int_index[8]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[8]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[8]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[8]_i_1/I3}, {data0[8] int_index[8]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X4Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index[9]_i_1 - 
nets: {int_index[9]_i_1_n_0 int_index[9]_i_1/O}, {int_index[31]_i_4_n_0 int_index[9]_i_1/I0}, {int_index[31]_i_5_n_0 int_index[9]_i_1/I1}, {int_index[31]_i_6_n_0 int_index[9]_i_1/I2}, {int_index[31]_i_7_n_0 int_index[9]_i_1/I3}, {data0[9] int_index[9]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0000, 
LOC: SLICE_X6Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_index_reg[0] - 
nets: {int_index_reg_n_0_[0] int_index_reg[0]/Q}, {CLK_I int_index_reg[0]/C}, {int_index[31]_i_2_n_0 int_index_reg[0]/CE}, {int_index[0]_i_1_n_0 int_index_reg[0]/D}, {int_index[31]_i_1_n_0 int_index_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[10] - 
nets: {int_index_reg_n_0_[10] int_index_reg[10]/Q}, {CLK_I int_index_reg[10]/C}, {int_index[31]_i_2_n_0 int_index_reg[10]/CE}, {int_index[10]_i_1_n_0 int_index_reg[10]/D}, {int_index[31]_i_1_n_0 int_index_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[11] - 
nets: {int_index_reg_n_0_[11] int_index_reg[11]/Q}, {CLK_I int_index_reg[11]/C}, {int_index[31]_i_2_n_0 int_index_reg[11]/CE}, {int_index[11]_i_1_n_0 int_index_reg[11]/D}, {int_index[31]_i_1_n_0 int_index_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[12] - 
nets: {int_index_reg_n_0_[12] int_index_reg[12]/Q}, {CLK_I int_index_reg[12]/C}, {int_index[31]_i_2_n_0 int_index_reg[12]/CE}, {int_index[12]_i_1_n_0 int_index_reg[12]/D}, {int_index[31]_i_1_n_0 int_index_reg[12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[12]_i_2 - 
nets: {int_index_reg[12]_i_2_n_0 int_index_reg[12]_i_2/CO[3]}, { int_index_reg[12]_i_2/CO[2]}, { int_index_reg[12]_i_2/CO[1]}, { int_index_reg[12]_i_2/CO[0]}, {data0[12] int_index_reg[12]_i_2/O[3]}, {data0[11] int_index_reg[12]_i_2/O[2]}, {data0[10] int_index_reg[12]_i_2/O[1]}, {data0[9] int_index_reg[12]_i_2/O[0]}, {int_index_reg[8]_i_2_n_0 int_index_reg[12]_i_2/CI}, {<const0> int_index_reg[12]_i_2/CYINIT}, {<const0> int_index_reg[12]_i_2/DI[3]}, {<const0> int_index_reg[12]_i_2/DI[2]}, {<const0> int_index_reg[12]_i_2/DI[1]}, {<const0> int_index_reg[12]_i_2/DI[0]}, {int_index_reg_n_0_[12] int_index_reg[12]_i_2/S[3]}, {int_index_reg_n_0_[11] int_index_reg[12]_i_2/S[2]}, {int_index_reg_n_0_[10] int_index_reg[12]_i_2/S[1]}, {int_index_reg_n_0_[9] int_index_reg[12]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[13] - 
nets: {int_index_reg_n_0_[13] int_index_reg[13]/Q}, {CLK_I int_index_reg[13]/C}, {int_index[31]_i_2_n_0 int_index_reg[13]/CE}, {int_index[13]_i_1_n_0 int_index_reg[13]/D}, {int_index[31]_i_1_n_0 int_index_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[14] - 
nets: {int_index_reg_n_0_[14] int_index_reg[14]/Q}, {CLK_I int_index_reg[14]/C}, {int_index[31]_i_2_n_0 int_index_reg[14]/CE}, {int_index[14]_i_1_n_0 int_index_reg[14]/D}, {int_index[31]_i_1_n_0 int_index_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[15] - 
nets: {int_index_reg_n_0_[15] int_index_reg[15]/Q}, {CLK_I int_index_reg[15]/C}, {int_index[31]_i_2_n_0 int_index_reg[15]/CE}, {int_index[15]_i_1_n_0 int_index_reg[15]/D}, {int_index[31]_i_1_n_0 int_index_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[16] - 
nets: {int_index_reg_n_0_[16] int_index_reg[16]/Q}, {CLK_I int_index_reg[16]/C}, {int_index[31]_i_2_n_0 int_index_reg[16]/CE}, {int_index[16]_i_1_n_0 int_index_reg[16]/D}, {int_index[31]_i_1_n_0 int_index_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[16]_i_2 - 
nets: {int_index_reg[16]_i_2_n_0 int_index_reg[16]_i_2/CO[3]}, { int_index_reg[16]_i_2/CO[2]}, { int_index_reg[16]_i_2/CO[1]}, { int_index_reg[16]_i_2/CO[0]}, {data0[16] int_index_reg[16]_i_2/O[3]}, {data0[15] int_index_reg[16]_i_2/O[2]}, {data0[14] int_index_reg[16]_i_2/O[1]}, {data0[13] int_index_reg[16]_i_2/O[0]}, {int_index_reg[12]_i_2_n_0 int_index_reg[16]_i_2/CI}, {<const0> int_index_reg[16]_i_2/CYINIT}, {<const0> int_index_reg[16]_i_2/DI[3]}, {<const0> int_index_reg[16]_i_2/DI[2]}, {<const0> int_index_reg[16]_i_2/DI[1]}, {<const0> int_index_reg[16]_i_2/DI[0]}, {int_index_reg_n_0_[16] int_index_reg[16]_i_2/S[3]}, {int_index_reg_n_0_[15] int_index_reg[16]_i_2/S[2]}, {int_index_reg_n_0_[14] int_index_reg[16]_i_2/S[1]}, {int_index_reg_n_0_[13] int_index_reg[16]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[17] - 
nets: {int_index_reg_n_0_[17] int_index_reg[17]/Q}, {CLK_I int_index_reg[17]/C}, {int_index[31]_i_2_n_0 int_index_reg[17]/CE}, {int_index[17]_i_1_n_0 int_index_reg[17]/D}, {int_index[31]_i_1_n_0 int_index_reg[17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[18] - 
nets: {int_index_reg_n_0_[18] int_index_reg[18]/Q}, {CLK_I int_index_reg[18]/C}, {int_index[31]_i_2_n_0 int_index_reg[18]/CE}, {int_index[18]_i_1_n_0 int_index_reg[18]/D}, {int_index[31]_i_1_n_0 int_index_reg[18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[19] - 
nets: {int_index_reg_n_0_[19] int_index_reg[19]/Q}, {CLK_I int_index_reg[19]/C}, {int_index[31]_i_2_n_0 int_index_reg[19]/CE}, {int_index[19]_i_1_n_0 int_index_reg[19]/D}, {int_index[31]_i_1_n_0 int_index_reg[19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[1] - 
nets: {int_index_reg_n_0_[1] int_index_reg[1]/Q}, {CLK_I int_index_reg[1]/C}, {int_index[31]_i_2_n_0 int_index_reg[1]/CE}, {int_index[1]_i_1_n_0 int_index_reg[1]/D}, {int_index[31]_i_1_n_0 int_index_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[20] - 
nets: {int_index_reg_n_0_[20] int_index_reg[20]/Q}, {CLK_I int_index_reg[20]/C}, {int_index[31]_i_2_n_0 int_index_reg[20]/CE}, {int_index[20]_i_1_n_0 int_index_reg[20]/D}, {int_index[31]_i_1_n_0 int_index_reg[20]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[20]_i_2 - 
nets: {int_index_reg[20]_i_2_n_0 int_index_reg[20]_i_2/CO[3]}, { int_index_reg[20]_i_2/CO[2]}, { int_index_reg[20]_i_2/CO[1]}, { int_index_reg[20]_i_2/CO[0]}, {data0[20] int_index_reg[20]_i_2/O[3]}, {data0[19] int_index_reg[20]_i_2/O[2]}, {data0[18] int_index_reg[20]_i_2/O[1]}, {data0[17] int_index_reg[20]_i_2/O[0]}, {int_index_reg[16]_i_2_n_0 int_index_reg[20]_i_2/CI}, {<const0> int_index_reg[20]_i_2/CYINIT}, {<const0> int_index_reg[20]_i_2/DI[3]}, {<const0> int_index_reg[20]_i_2/DI[2]}, {<const0> int_index_reg[20]_i_2/DI[1]}, {<const0> int_index_reg[20]_i_2/DI[0]}, {int_index_reg_n_0_[20] int_index_reg[20]_i_2/S[3]}, {int_index_reg_n_0_[19] int_index_reg[20]_i_2/S[2]}, {int_index_reg_n_0_[18] int_index_reg[20]_i_2/S[1]}, {int_index_reg_n_0_[17] int_index_reg[20]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[21] - 
nets: {int_index_reg_n_0_[21] int_index_reg[21]/Q}, {CLK_I int_index_reg[21]/C}, {int_index[31]_i_2_n_0 int_index_reg[21]/CE}, {int_index[21]_i_1_n_0 int_index_reg[21]/D}, {int_index[31]_i_1_n_0 int_index_reg[21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[22] - 
nets: {int_index_reg_n_0_[22] int_index_reg[22]/Q}, {CLK_I int_index_reg[22]/C}, {int_index[31]_i_2_n_0 int_index_reg[22]/CE}, {int_index[22]_i_1_n_0 int_index_reg[22]/D}, {int_index[31]_i_1_n_0 int_index_reg[22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[23] - 
nets: {int_index_reg_n_0_[23] int_index_reg[23]/Q}, {CLK_I int_index_reg[23]/C}, {int_index[31]_i_2_n_0 int_index_reg[23]/CE}, {int_index[23]_i_1_n_0 int_index_reg[23]/D}, {int_index[31]_i_1_n_0 int_index_reg[23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[24] - 
nets: {int_index_reg_n_0_[24] int_index_reg[24]/Q}, {CLK_I int_index_reg[24]/C}, {int_index[31]_i_2_n_0 int_index_reg[24]/CE}, {int_index[24]_i_1_n_0 int_index_reg[24]/D}, {int_index[31]_i_1_n_0 int_index_reg[24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[24]_i_2 - 
nets: {int_index_reg[24]_i_2_n_0 int_index_reg[24]_i_2/CO[3]}, { int_index_reg[24]_i_2/CO[2]}, { int_index_reg[24]_i_2/CO[1]}, { int_index_reg[24]_i_2/CO[0]}, {data0[24] int_index_reg[24]_i_2/O[3]}, {data0[23] int_index_reg[24]_i_2/O[2]}, {data0[22] int_index_reg[24]_i_2/O[1]}, {data0[21] int_index_reg[24]_i_2/O[0]}, {int_index_reg[20]_i_2_n_0 int_index_reg[24]_i_2/CI}, {<const0> int_index_reg[24]_i_2/CYINIT}, {<const0> int_index_reg[24]_i_2/DI[3]}, {<const0> int_index_reg[24]_i_2/DI[2]}, {<const0> int_index_reg[24]_i_2/DI[1]}, {<const0> int_index_reg[24]_i_2/DI[0]}, {int_index_reg_n_0_[24] int_index_reg[24]_i_2/S[3]}, {int_index_reg_n_0_[23] int_index_reg[24]_i_2/S[2]}, {int_index_reg_n_0_[22] int_index_reg[24]_i_2/S[1]}, {int_index_reg_n_0_[21] int_index_reg[24]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[25] - 
nets: {int_index_reg_n_0_[25] int_index_reg[25]/Q}, {CLK_I int_index_reg[25]/C}, {int_index[31]_i_2_n_0 int_index_reg[25]/CE}, {int_index[25]_i_1_n_0 int_index_reg[25]/D}, {int_index[31]_i_1_n_0 int_index_reg[25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[26] - 
nets: {int_index_reg_n_0_[26] int_index_reg[26]/Q}, {CLK_I int_index_reg[26]/C}, {int_index[31]_i_2_n_0 int_index_reg[26]/CE}, {int_index[26]_i_1_n_0 int_index_reg[26]/D}, {int_index[31]_i_1_n_0 int_index_reg[26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[27] - 
nets: {int_index_reg_n_0_[27] int_index_reg[27]/Q}, {CLK_I int_index_reg[27]/C}, {int_index[31]_i_2_n_0 int_index_reg[27]/CE}, {int_index[27]_i_1_n_0 int_index_reg[27]/D}, {int_index[31]_i_1_n_0 int_index_reg[27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[28] - 
nets: {int_index_reg_n_0_[28] int_index_reg[28]/Q}, {CLK_I int_index_reg[28]/C}, {int_index[31]_i_2_n_0 int_index_reg[28]/CE}, {int_index[28]_i_1_n_0 int_index_reg[28]/D}, {int_index[31]_i_1_n_0 int_index_reg[28]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[28]_i_2 - 
nets: {int_index_reg[28]_i_2_n_0 int_index_reg[28]_i_2/CO[3]}, { int_index_reg[28]_i_2/CO[2]}, { int_index_reg[28]_i_2/CO[1]}, { int_index_reg[28]_i_2/CO[0]}, {data0[28] int_index_reg[28]_i_2/O[3]}, {data0[27] int_index_reg[28]_i_2/O[2]}, {data0[26] int_index_reg[28]_i_2/O[1]}, {data0[25] int_index_reg[28]_i_2/O[0]}, {int_index_reg[24]_i_2_n_0 int_index_reg[28]_i_2/CI}, {<const0> int_index_reg[28]_i_2/CYINIT}, {<const0> int_index_reg[28]_i_2/DI[3]}, {<const0> int_index_reg[28]_i_2/DI[2]}, {<const0> int_index_reg[28]_i_2/DI[1]}, {<const0> int_index_reg[28]_i_2/DI[0]}, {int_index_reg_n_0_[28] int_index_reg[28]_i_2/S[3]}, {int_index_reg_n_0_[27] int_index_reg[28]_i_2/S[2]}, {int_index_reg_n_0_[26] int_index_reg[28]_i_2/S[1]}, {int_index_reg_n_0_[25] int_index_reg[28]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y53, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[29] - 
nets: {int_index_reg_n_0_[29] int_index_reg[29]/Q}, {CLK_I int_index_reg[29]/C}, {int_index[31]_i_2_n_0 int_index_reg[29]/CE}, {int_index[29]_i_1_n_0 int_index_reg[29]/D}, {int_index[31]_i_1_n_0 int_index_reg[29]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[2] - 
nets: {int_index_reg_n_0_[2] int_index_reg[2]/Q}, {CLK_I int_index_reg[2]/C}, {int_index[31]_i_2_n_0 int_index_reg[2]/CE}, {int_index[2]_i_1_n_0 int_index_reg[2]/D}, {int_index[31]_i_1_n_0 int_index_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[30] - 
nets: {int_index_reg_n_0_[30] int_index_reg[30]/Q}, {CLK_I int_index_reg[30]/C}, {int_index[31]_i_2_n_0 int_index_reg[30]/CE}, {int_index[30]_i_1_n_0 int_index_reg[30]/D}, {int_index[31]_i_1_n_0 int_index_reg[30]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[31] - 
nets: {int_index_reg_n_0_[31] int_index_reg[31]/Q}, {CLK_I int_index_reg[31]/C}, {int_index[31]_i_2_n_0 int_index_reg[31]/CE}, {int_index[31]_i_3_n_0 int_index_reg[31]/D}, {int_index[31]_i_1_n_0 int_index_reg[31]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[31]_i_8 - 
nets: { int_index_reg[31]_i_8/CO[3]}, { int_index_reg[31]_i_8/CO[2]}, { int_index_reg[31]_i_8/CO[1]}, { int_index_reg[31]_i_8/CO[0]}, { int_index_reg[31]_i_8/O[3]}, {data0[31] int_index_reg[31]_i_8/O[2]}, {data0[30] int_index_reg[31]_i_8/O[1]}, {data0[29] int_index_reg[31]_i_8/O[0]}, {int_index_reg[28]_i_2_n_0 int_index_reg[31]_i_8/CI}, {<const0> int_index_reg[31]_i_8/CYINIT}, {<const0> int_index_reg[31]_i_8/DI[3]}, {<const0> int_index_reg[31]_i_8/DI[2]}, {<const0> int_index_reg[31]_i_8/DI[1]}, {<const0> int_index_reg[31]_i_8/DI[0]}, {<const0> int_index_reg[31]_i_8/S[3]}, {int_index_reg_n_0_[31] int_index_reg[31]_i_8/S[2]}, {int_index_reg_n_0_[30] int_index_reg[31]_i_8/S[1]}, {int_index_reg_n_0_[29] int_index_reg[31]_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y54, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[3] - 
nets: {int_index_reg_n_0_[3] int_index_reg[3]/Q}, {CLK_I int_index_reg[3]/C}, {int_index[31]_i_2_n_0 int_index_reg[3]/CE}, {int_index[3]_i_1_n_0 int_index_reg[3]/D}, {int_index[31]_i_1_n_0 int_index_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[4] - 
nets: {int_index_reg_n_0_[4] int_index_reg[4]/Q}, {CLK_I int_index_reg[4]/C}, {int_index[31]_i_2_n_0 int_index_reg[4]/CE}, {int_index[4]_i_1_n_0 int_index_reg[4]/D}, {int_index[31]_i_1_n_0 int_index_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[4]_i_2 - 
nets: {int_index_reg[4]_i_2_n_0 int_index_reg[4]_i_2/CO[3]}, { int_index_reg[4]_i_2/CO[2]}, { int_index_reg[4]_i_2/CO[1]}, { int_index_reg[4]_i_2/CO[0]}, {data0[4] int_index_reg[4]_i_2/O[3]}, {data0[3] int_index_reg[4]_i_2/O[2]}, {data0[2] int_index_reg[4]_i_2/O[1]}, {data0[1] int_index_reg[4]_i_2/O[0]}, {<const0> int_index_reg[4]_i_2/CI}, {int_index_reg_n_0_[0] int_index_reg[4]_i_2/CYINIT}, {<const0> int_index_reg[4]_i_2/DI[3]}, {<const0> int_index_reg[4]_i_2/DI[2]}, {<const0> int_index_reg[4]_i_2/DI[1]}, {<const0> int_index_reg[4]_i_2/DI[0]}, {int_index_reg_n_0_[4] int_index_reg[4]_i_2/S[3]}, {int_index_reg_n_0_[3] int_index_reg[4]_i_2/S[2]}, {int_index_reg_n_0_[2] int_index_reg[4]_i_2/S[1]}, {int_index_reg_n_0_[1] int_index_reg[4]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y47, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[5] - 
nets: {int_index_reg_n_0_[5] int_index_reg[5]/Q}, {CLK_I int_index_reg[5]/C}, {int_index[31]_i_2_n_0 int_index_reg[5]/CE}, {int_index[5]_i_1_n_0 int_index_reg[5]/D}, {int_index[31]_i_1_n_0 int_index_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[6] - 
nets: {int_index_reg_n_0_[6] int_index_reg[6]/Q}, {CLK_I int_index_reg[6]/C}, {int_index[31]_i_2_n_0 int_index_reg[6]/CE}, {int_index[6]_i_1_n_0 int_index_reg[6]/D}, {int_index[31]_i_1_n_0 int_index_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[7] - 
nets: {int_index_reg_n_0_[7] int_index_reg[7]/Q}, {CLK_I int_index_reg[7]/C}, {int_index[31]_i_2_n_0 int_index_reg[7]/CE}, {int_index[7]_i_1_n_0 int_index_reg[7]/D}, {int_index[31]_i_1_n_0 int_index_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X3Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[8] - 
nets: {int_index_reg_n_0_[8] int_index_reg[8]/Q}, {CLK_I int_index_reg[8]/C}, {int_index[31]_i_2_n_0 int_index_reg[8]/CE}, {int_index[8]_i_1_n_0 int_index_reg[8]/D}, {int_index[31]_i_1_n_0 int_index_reg[8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X4Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_index_reg[8]_i_2 - 
nets: {int_index_reg[8]_i_2_n_0 int_index_reg[8]_i_2/CO[3]}, { int_index_reg[8]_i_2/CO[2]}, { int_index_reg[8]_i_2/CO[1]}, { int_index_reg[8]_i_2/CO[0]}, {data0[8] int_index_reg[8]_i_2/O[3]}, {data0[7] int_index_reg[8]_i_2/O[2]}, {data0[6] int_index_reg[8]_i_2/O[1]}, {data0[5] int_index_reg[8]_i_2/O[0]}, {int_index_reg[4]_i_2_n_0 int_index_reg[8]_i_2/CI}, {<const0> int_index_reg[8]_i_2/CYINIT}, {<const0> int_index_reg[8]_i_2/DI[3]}, {<const0> int_index_reg[8]_i_2/DI[2]}, {<const0> int_index_reg[8]_i_2/DI[1]}, {<const0> int_index_reg[8]_i_2/DI[0]}, {int_index_reg_n_0_[8] int_index_reg[8]_i_2/S[3]}, {int_index_reg_n_0_[7] int_index_reg[8]_i_2/S[2]}, {int_index_reg_n_0_[6] int_index_reg[8]_i_2/S[1]}, {int_index_reg_n_0_[5] int_index_reg[8]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X5Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

int_index_reg[9] - 
nets: {int_index_reg_n_0_[9] int_index_reg[9]/Q}, {CLK_I int_index_reg[9]/C}, {int_index[31]_i_2_n_0 int_index_reg[9]/CE}, {int_index[9]_i_1_n_0 int_index_reg[9]/D}, {int_index[31]_i_1_n_0 int_index_reg[9]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_pt[0]_i_1 - 
nets: {int_pt[0]_i_1_n_0 int_pt[0]_i_1/O}, {int_pt[0]_i_2_n_0 int_pt[0]_i_1/I0}, {next_s[2] int_pt[0]_i_1/I1}, {next_s[3] int_pt[0]_i_1/I2}, {int_pt[2]_i_3_n_0 int_pt[0]_i_1/I3}, {int_pt_reg_n_0_[0] int_pt[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h08FF0800, 
LOC: SLICE_X11Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_pt[0]_i_2 - 
nets: {int_pt[0]_i_2_n_0 int_pt[0]_i_2/O}, {INTR_O_i_10_n_0 int_pt[0]_i_2/I0}, {INTR_O_i_8_n_0 int_pt[0]_i_2/I1}, {int_pt[0]_i_3_n_0 int_pt[0]_i_2/I2}, {int_pt[2]_i_5_n_0 int_pt[0]_i_2/I3}, {int_pt[0]_i_4_n_0 int_pt[0]_i_2/I4}, {int_pt[0]_i_5_n_0 int_pt[0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF10111010, 
LOC: SLICE_X11Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_pt[0]_i_3 - 
nets: {int_pt[0]_i_3_n_0 int_pt[0]_i_3/O}, {pt_reg_n_0_[2][0] int_pt[0]_i_3/I0}, {pt_reg_n_0_[4][0] int_pt[0]_i_3/I1}, {pt_reg_n_0_[3][0] int_pt[0]_i_3/I2}, {INTR_O_i_9_n_0 int_pt[0]_i_3/I3}, {INTR_O_i_12_n_0 int_pt[0]_i_3/I4}, {FSM_sequential_next_s[3]_i_10_n_0 int_pt[0]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAF0AAF0AACCAA00, 
LOC: SLICE_X11Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_pt[0]_i_4 - 
nets: {int_pt[0]_i_4_n_0 int_pt[0]_i_4/O}, {INTR_O_i_13_n_0 int_pt[0]_i_4/I0}, {pt_reg_n_0_[6][0] int_pt[0]_i_4/I1}, {pt_reg_n_0_[7][0] int_pt[0]_i_4/I2}, {INTR_O_i_14_n_0 int_pt[0]_i_4/I3}, {pt_reg_n_0_[5][0] int_pt[0]_i_4/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFD800D8, 
LOC: SLICE_X10Y52, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_pt[0]_i_5 - 
nets: {int_pt[0]_i_5_n_0 int_pt[0]_i_5/O}, {pt_reg_n_0_[0][0] int_pt[0]_i_5/I0}, {pt_reg_n_0_[1][0] int_pt[0]_i_5/I1}, {INTR_O_i_8_n_0 int_pt[0]_i_5/I2}, {INTR_O_i_10_n_0 int_pt[0]_i_5/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hACA0, 
LOC: SLICE_X11Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_pt[1]_i_1 - 
nets: {int_pt[1]_i_1_n_0 int_pt[1]_i_1/O}, {int_pt[1]_i_2_n_0 int_pt[1]_i_1/I0}, {next_s[2] int_pt[1]_i_1/I1}, {next_s[3] int_pt[1]_i_1/I2}, {int_pt[2]_i_3_n_0 int_pt[1]_i_1/I3}, {int_pt_reg_n_0_[1] int_pt[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h08FF0800, 
LOC: SLICE_X11Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_pt[1]_i_2 - 
nets: {int_pt[1]_i_2_n_0 int_pt[1]_i_2/O}, {INTR_O_i_10_n_0 int_pt[1]_i_2/I0}, {INTR_O_i_8_n_0 int_pt[1]_i_2/I1}, {int_pt[1]_i_3_n_0 int_pt[1]_i_2/I2}, {int_pt[2]_i_5_n_0 int_pt[1]_i_2/I3}, {int_pt[1]_i_4_n_0 int_pt[1]_i_2/I4}, {int_pt[1]_i_5_n_0 int_pt[1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF10111010, 
LOC: SLICE_X9Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_pt[1]_i_3 - 
nets: {int_pt[1]_i_3_n_0 int_pt[1]_i_3/O}, {pt_reg_n_0_[2][1] int_pt[1]_i_3/I0}, {pt_reg_n_0_[4][1] int_pt[1]_i_3/I1}, {pt_reg_n_0_[3][1] int_pt[1]_i_3/I2}, {INTR_O_i_9_n_0 int_pt[1]_i_3/I3}, {INTR_O_i_12_n_0 int_pt[1]_i_3/I4}, {FSM_sequential_next_s[3]_i_10_n_0 int_pt[1]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAF0AAF0AACCAA00, 
LOC: SLICE_X9Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_pt[1]_i_4 - 
nets: {int_pt[1]_i_4_n_0 int_pt[1]_i_4/O}, {INTR_O_i_13_n_0 int_pt[1]_i_4/I0}, {pt_reg_n_0_[6][1] int_pt[1]_i_4/I1}, {pt_reg_n_0_[7][1] int_pt[1]_i_4/I2}, {INTR_O_i_14_n_0 int_pt[1]_i_4/I3}, {pt_reg_n_0_[5][1] int_pt[1]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFD800D8, 
LOC: SLICE_X9Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_pt[1]_i_5 - 
nets: {int_pt[1]_i_5_n_0 int_pt[1]_i_5/O}, {pt_reg_n_0_[0][1] int_pt[1]_i_5/I0}, {pt_reg_n_0_[1][1] int_pt[1]_i_5/I1}, {INTR_O_i_8_n_0 int_pt[1]_i_5/I2}, {INTR_O_i_10_n_0 int_pt[1]_i_5/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hACA0, 
LOC: SLICE_X9Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_pt[2]_i_1 - 
nets: {int_pt[2]_i_1_n_0 int_pt[2]_i_1/O}, {int_pt[2]_i_2_n_0 int_pt[2]_i_1/I0}, {next_s[2] int_pt[2]_i_1/I1}, {next_s[3] int_pt[2]_i_1/I2}, {int_pt[2]_i_3_n_0 int_pt[2]_i_1/I3}, {int_pt_reg_n_0_[2] int_pt[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h08FF0800, 
LOC: SLICE_X11Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_pt[2]_i_2 - 
nets: {int_pt[2]_i_2_n_0 int_pt[2]_i_2/O}, {INTR_O_i_10_n_0 int_pt[2]_i_2/I0}, {INTR_O_i_8_n_0 int_pt[2]_i_2/I1}, {int_pt[2]_i_4_n_0 int_pt[2]_i_2/I2}, {int_pt[2]_i_5_n_0 int_pt[2]_i_2/I3}, {int_pt[2]_i_6_n_0 int_pt[2]_i_2/I4}, {int_pt[2]_i_7_n_0 int_pt[2]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF10111010, 
LOC: SLICE_X9Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_pt[2]_i_3 - 
nets: {int_pt[2]_i_3_n_0 int_pt[2]_i_3/O}, {next_s[2] int_pt[2]_i_3/I0}, {next_s[3] int_pt[2]_i_3/I1}, {next_s[0] int_pt[2]_i_3/I2}, {INTR_O_i_11_n_0 int_pt[2]_i_3/I3}, {next_s[1] int_pt[2]_i_3/I4}, {RST_I int_pt[2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000021010101, 
LOC: SLICE_X11Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_pt[2]_i_4 - 
nets: {int_pt[2]_i_4_n_0 int_pt[2]_i_4/O}, {pt_reg_n_0_[2][2] int_pt[2]_i_4/I0}, {pt_reg_n_0_[4][2] int_pt[2]_i_4/I1}, {pt_reg_n_0_[3][2] int_pt[2]_i_4/I2}, {INTR_O_i_9_n_0 int_pt[2]_i_4/I3}, {INTR_O_i_12_n_0 int_pt[2]_i_4/I4}, {FSM_sequential_next_s[3]_i_10_n_0 int_pt[2]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAF0AAF0AACCAA00, 
LOC: SLICE_X9Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_pt[2]_i_5 - 
nets: {int_pt[2]_i_5_n_0 int_pt[2]_i_5/O}, {FSM_sequential_next_s[3]_i_10_n_0 int_pt[2]_i_5/I0}, {INTR_O_i_12_n_0 int_pt[2]_i_5/I1}, {INTR_O_i_9_n_0 int_pt[2]_i_5/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X11Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

int_pt[2]_i_6 - 
nets: {int_pt[2]_i_6_n_0 int_pt[2]_i_6/O}, {INTR_O_i_13_n_0 int_pt[2]_i_6/I0}, {pt_reg_n_0_[6][2] int_pt[2]_i_6/I1}, {pt_reg_n_0_[7][2] int_pt[2]_i_6/I2}, {INTR_O_i_14_n_0 int_pt[2]_i_6/I3}, {pt_reg_n_0_[5][2] int_pt[2]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFD800D8, 
LOC: SLICE_X9Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_pt[2]_i_7 - 
nets: {int_pt[2]_i_7_n_0 int_pt[2]_i_7/O}, {pt_reg_n_0_[0][2] int_pt[2]_i_7/I0}, {pt_reg_n_0_[1][2] int_pt[2]_i_7/I1}, {INTR_O_i_8_n_0 int_pt[2]_i_7/I2}, {INTR_O_i_10_n_0 int_pt[2]_i_7/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hACA0, 
LOC: SLICE_X9Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_pt_reg[0] - 
nets: {int_pt_reg_n_0_[0] int_pt_reg[0]/Q}, {CLK_I int_pt_reg[0]/C}, {<const1> int_pt_reg[0]/CE}, {int_pt[0]_i_1_n_0 int_pt_reg[0]/D}, {<const0> int_pt_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_pt_reg[1] - 
nets: {int_pt_reg_n_0_[1] int_pt_reg[1]/Q}, {CLK_I int_pt_reg[1]/C}, {<const1> int_pt_reg[1]/CE}, {int_pt[1]_i_1_n_0 int_pt_reg[1]/D}, {<const0> int_pt_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_pt_reg[2] - 
nets: {int_pt_reg_n_0_[2] int_pt_reg[2]/Q}, {CLK_I int_pt_reg[2]/C}, {<const1> int_pt_reg[2]/CE}, {int_pt[2]_i_1_n_0 int_pt_reg[2]/D}, {<const0> int_pt_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_type[0]_i_1 - 
nets: {int_type[0]_i_1_n_0 int_type[0]_i_1/O}, {pt[0][2]_i_3_n_0 int_type[0]_i_1/I0}, {next_s[0] int_type[0]_i_1/I1}, {next_s[3] int_type[0]_i_1/I2}, {int_type[1]_i_2_n_0 int_type[0]_i_1/I3}, {int_type_reg_n_0_[0] int_type[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h08FF0800, 
LOC: SLICE_X9Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_type[1]_i_1 - 
nets: {int_type[1]_i_1_n_0 int_type[1]_i_1/O}, {pt[0][2]_i_3_n_0 int_type[1]_i_1/I0}, {next_s[0] int_type[1]_i_1/I1}, {next_s[3] int_type[1]_i_1/I2}, {int_type[1]_i_2_n_0 int_type[1]_i_1/I3}, {int_type_reg_n_0_[1] int_type[1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X9Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_type[1]_i_2 - 
nets: {int_type[1]_i_2_n_0 int_type[1]_i_2/O}, {next_s[0] int_type[1]_i_2/I0}, {pt[0][2]_i_3_n_0 int_type[1]_i_2/I1}, {pt[6][2]_i_3_n_0 int_type[1]_i_2/I2}, {pt[0][2]_i_4_n_0 int_type[1]_i_2/I3}, {RST_I int_type[1]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000FD00, 
LOC: SLICE_X9Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

int_type_reg[0] - 
nets: {int_type_reg_n_0_[0] int_type_reg[0]/Q}, {CLK_I int_type_reg[0]/C}, {<const1> int_type_reg[0]/CE}, {int_type[0]_i_1_n_0 int_type_reg[0]/D}, {<const0> int_type_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X9Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_type_reg[1] - 
nets: {int_type_reg_n_0_[1] int_type_reg[1]/Q}, {CLK_I int_type_reg[1]/C}, {<const1> int_type_reg[1]/CE}, {int_type[1]_i_1_n_0 int_type_reg[1]/D}, {<const0> int_type_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt[0][2]_i_1 - 
nets: {pt[0][2]_i_1_n_0 pt[0][2]_i_1/O}, {next_s[0] pt[0][2]_i_1/I0}, {next_s[3] pt[0][2]_i_1/I1}, {pt[0][2]_i_2_n_0 pt[0][2]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hD0, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pt[0][2]_i_2 - 
nets: {pt[0][2]_i_2_n_0 pt[0][2]_i_2/O}, {next_s[0] pt[0][2]_i_2/I0}, {pt[0][2]_i_3_n_0 pt[0][2]_i_2/I1}, {int_type29_in pt[0][2]_i_2/I2}, {int_type2 pt[0][2]_i_2/I3}, {pt[0][2]_i_4_n_0 pt[0][2]_i_2/I4}, {RST_I pt[0][2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000075550000, 
LOC: SLICE_X9Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pt[0][2]_i_3 - 
nets: {pt[0][2]_i_3_n_0 pt[0][2]_i_3/O}, {DataBus[0] pt[0][2]_i_3/I0}, {DataBus[1] pt[0][2]_i_3/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pt[0][2]_i_4 - 
nets: {pt[0][2]_i_4_n_0 pt[0][2]_i_4/O}, {next_s[2] pt[0][2]_i_4/I0}, {next_s[3] pt[0][2]_i_4/I1}, {next_s[1] pt[0][2]_i_4/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X8Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pt[2][2]_i_1 - 
nets: {pt[2][2]_i_1_n_0 pt[2][2]_i_1/O}, {next_s[0] pt[2][2]_i_1/I0}, {next_s[3] pt[2][2]_i_1/I1}, {pt[2][2]_i_2_n_0 pt[2][2]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hD0, 
LOC: SLICE_X8Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pt[2][2]_i_2 - 
nets: {pt[2][2]_i_2_n_0 pt[2][2]_i_2/O}, {next_s[0] pt[2][2]_i_2/I0}, {pt[0][2]_i_3_n_0 pt[2][2]_i_2/I1}, {int_type18_out pt[2][2]_i_2/I2}, {int_type110_out pt[2][2]_i_2/I3}, {pt[0][2]_i_4_n_0 pt[2][2]_i_2/I4}, {RST_I pt[2][2]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000055750000, 
LOC: SLICE_X7Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pt[2][2]_i_3 - 
nets: {int_type18_out pt[2][2]_i_3/O}, {int_type27_in pt[2][2]_i_3/I0}, {int_type2 pt[2][2]_i_3/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X7Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pt[2][2]_i_4 - 
nets: {int_type110_out pt[2][2]_i_4/O}, {int_type29_in pt[2][2]_i_4/I0}, {int_type2 pt[2][2]_i_4/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X6Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pt[4][2]_i_1 - 
nets: {pt[4][2]_i_1_n_0 pt[4][2]_i_1/O}, {pt[4][2]_i_3_n_0 pt[4][2]_i_1/I0}, {next_s[2] pt[4][2]_i_1/I1}, {next_s[3] pt[4][2]_i_1/I2}, {next_s[1] pt[4][2]_i_1/I3}, {RST_I pt[4][2]_i_1/I4}, {next_s[0] pt[4][2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X8Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pt[4][2]_i_2 - 
nets: {pt[4][2]_i_2_n_0 pt[4][2]_i_2/O}, {pt[4][2]_i_3_n_0 pt[4][2]_i_2/I0}, {next_s[2] pt[4][2]_i_2/I1}, {next_s[3] pt[4][2]_i_2/I2}, {next_s[1] pt[4][2]_i_2/I3}, {RST_I pt[4][2]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X8Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pt[4][2]_i_3 - 
nets: {pt[4][2]_i_3_n_0 pt[4][2]_i_3/O}, {next_s[0] pt[4][2]_i_3/I0}, {pt[0][2]_i_3_n_0 pt[4][2]_i_3/I1}, {int_type27_in pt[4][2]_i_3/I2}, {int_type25_in pt[4][2]_i_3/I3}, {int_type2 pt[4][2]_i_3/I4}, {int_type29_in pt[4][2]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAA8AAAAAA, 
LOC: SLICE_X8Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pt[6][2]_i_1 - 
nets: {pt[6][2]_i_1_n_0 pt[6][2]_i_1/O}, {next_s[0] pt[6][2]_i_1/I0}, {pt[0][2]_i_3_n_0 pt[6][2]_i_1/I1}, {pt[6][2]_i_3_n_0 pt[6][2]_i_1/I2}, {pt[0][2]_i_4_n_0 pt[6][2]_i_1/I3}, {RST_I pt[6][2]_i_1/I4}, {next_s[3] pt[6][2]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000750000005500, 
LOC: SLICE_X10Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pt[6][2]_i_2 - 
nets: {pt[6][2]_i_2_n_0 pt[6][2]_i_2/O}, {next_s[0] pt[6][2]_i_2/I0}, {pt[0][2]_i_3_n_0 pt[6][2]_i_2/I1}, {pt[6][2]_i_3_n_0 pt[6][2]_i_2/I2}, {pt[0][2]_i_4_n_0 pt[6][2]_i_2/I3}, {RST_I pt[6][2]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00007500, 
LOC: SLICE_X10Y46, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pt[6][2]_i_3 - 
nets: {pt[6][2]_i_3_n_0 pt[6][2]_i_3/O}, {int_type29_in pt[6][2]_i_3/I0}, {int_type27_in pt[6][2]_i_3/I1}, {int_type1 pt[6][2]_i_3/I2}, {int_type2 pt[6][2]_i_3/I3}, {int_type25_in pt[6][2]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00001000, 
LOC: SLICE_X8Y45, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pt_reg[0][0] - 
nets: {pt_reg_n_0_[0][0] pt_reg[0][0]/Q}, {CLK_I pt_reg[0][0]/C}, {pt[0][2]_i_2_n_0 pt_reg[0][0]/CE}, {DataBus[5] pt_reg[0][0]/D}, {pt[0][2]_i_1_n_0 pt_reg[0][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[0][1] - 
nets: {pt_reg_n_0_[0][1] pt_reg[0][1]/Q}, {CLK_I pt_reg[0][1]/C}, {pt[0][2]_i_2_n_0 pt_reg[0][1]/CE}, {DataBus[6] pt_reg[0][1]/D}, {pt[0][2]_i_1_n_0 pt_reg[0][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[0][2] - 
nets: {pt_reg_n_0_[0][2] pt_reg[0][2]/Q}, {CLK_I pt_reg[0][2]/C}, {pt[0][2]_i_2_n_0 pt_reg[0][2]/CE}, {DataBus[7] pt_reg[0][2]/D}, {pt[0][2]_i_1_n_0 pt_reg[0][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[1][0] - 
nets: {pt_reg_n_0_[1][0] pt_reg[1][0]/Q}, {CLK_I pt_reg[1][0]/C}, {pt[0][2]_i_2_n_0 pt_reg[1][0]/CE}, {DataBus[2] pt_reg[1][0]/D}, {pt[0][2]_i_1_n_0 pt_reg[1][0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[1][1] - 
nets: {pt_reg_n_0_[1][1] pt_reg[1][1]/Q}, {CLK_I pt_reg[1][1]/C}, {pt[0][2]_i_2_n_0 pt_reg[1][1]/CE}, {DataBus[3] pt_reg[1][1]/D}, {pt[0][2]_i_1_n_0 pt_reg[1][1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[1][2] - 
nets: {pt_reg_n_0_[1][2] pt_reg[1][2]/Q}, {CLK_I pt_reg[1][2]/C}, {pt[0][2]_i_2_n_0 pt_reg[1][2]/CE}, {DataBus[4] pt_reg[1][2]/D}, {pt[0][2]_i_1_n_0 pt_reg[1][2]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y48, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[2][0] - 
nets: {pt_reg_n_0_[2][0] pt_reg[2][0]/Q}, {CLK_I pt_reg[2][0]/C}, {pt[2][2]_i_2_n_0 pt_reg[2][0]/CE}, {DataBus[5] pt_reg[2][0]/D}, {pt[2][2]_i_1_n_0 pt_reg[2][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[2][1] - 
nets: {pt_reg_n_0_[2][1] pt_reg[2][1]/Q}, {CLK_I pt_reg[2][1]/C}, {pt[2][2]_i_2_n_0 pt_reg[2][1]/CE}, {DataBus[6] pt_reg[2][1]/D}, {pt[2][2]_i_1_n_0 pt_reg[2][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[2][2] - 
nets: {pt_reg_n_0_[2][2] pt_reg[2][2]/Q}, {CLK_I pt_reg[2][2]/C}, {pt[2][2]_i_2_n_0 pt_reg[2][2]/CE}, {DataBus[7] pt_reg[2][2]/D}, {pt[2][2]_i_1_n_0 pt_reg[2][2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[3][0] - 
nets: {pt_reg_n_0_[3][0] pt_reg[3][0]/Q}, {CLK_I pt_reg[3][0]/C}, {pt[2][2]_i_2_n_0 pt_reg[3][0]/CE}, {DataBus[2] pt_reg[3][0]/D}, {pt[2][2]_i_1_n_0 pt_reg[3][0]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[3][1] - 
nets: {pt_reg_n_0_[3][1] pt_reg[3][1]/Q}, {CLK_I pt_reg[3][1]/C}, {pt[2][2]_i_2_n_0 pt_reg[3][1]/CE}, {DataBus[3] pt_reg[3][1]/D}, {pt[2][2]_i_1_n_0 pt_reg[3][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[3][2] - 
nets: {pt_reg_n_0_[3][2] pt_reg[3][2]/Q}, {CLK_I pt_reg[3][2]/C}, {pt[2][2]_i_2_n_0 pt_reg[3][2]/CE}, {DataBus[4] pt_reg[3][2]/D}, {pt[2][2]_i_1_n_0 pt_reg[3][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[4][0] - 
nets: {pt_reg_n_0_[4][0] pt_reg[4][0]/Q}, {CLK_I pt_reg[4][0]/C}, {pt[4][2]_i_2_n_0 pt_reg[4][0]/CE}, {DataBus[5] pt_reg[4][0]/D}, {pt[4][2]_i_1_n_0 pt_reg[4][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[4][1] - 
nets: {pt_reg_n_0_[4][1] pt_reg[4][1]/Q}, {CLK_I pt_reg[4][1]/C}, {pt[4][2]_i_2_n_0 pt_reg[4][1]/CE}, {DataBus[6] pt_reg[4][1]/D}, {pt[4][2]_i_1_n_0 pt_reg[4][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[4][2] - 
nets: {pt_reg_n_0_[4][2] pt_reg[4][2]/Q}, {CLK_I pt_reg[4][2]/C}, {pt[4][2]_i_2_n_0 pt_reg[4][2]/CE}, {DataBus[7] pt_reg[4][2]/D}, {pt[4][2]_i_1_n_0 pt_reg[4][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[5][0] - 
nets: {pt_reg_n_0_[5][0] pt_reg[5][0]/Q}, {CLK_I pt_reg[5][0]/C}, {pt[4][2]_i_2_n_0 pt_reg[5][0]/CE}, {DataBus[2] pt_reg[5][0]/D}, {pt[4][2]_i_1_n_0 pt_reg[5][0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[5][1] - 
nets: {pt_reg_n_0_[5][1] pt_reg[5][1]/Q}, {CLK_I pt_reg[5][1]/C}, {pt[4][2]_i_2_n_0 pt_reg[5][1]/CE}, {DataBus[3] pt_reg[5][1]/D}, {pt[4][2]_i_1_n_0 pt_reg[5][1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y50, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[5][2] - 
nets: {pt_reg_n_0_[5][2] pt_reg[5][2]/Q}, {CLK_I pt_reg[5][2]/C}, {pt[4][2]_i_2_n_0 pt_reg[5][2]/CE}, {DataBus[4] pt_reg[5][2]/D}, {pt[4][2]_i_1_n_0 pt_reg[5][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y49, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[6][0] - 
nets: {pt_reg_n_0_[6][0] pt_reg[6][0]/Q}, {CLK_I pt_reg[6][0]/C}, {pt[6][2]_i_2_n_0 pt_reg[6][0]/CE}, {DataBus[5] pt_reg[6][0]/D}, {pt[6][2]_i_1_n_0 pt_reg[6][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[6][1] - 
nets: {pt_reg_n_0_[6][1] pt_reg[6][1]/Q}, {CLK_I pt_reg[6][1]/C}, {pt[6][2]_i_2_n_0 pt_reg[6][1]/CE}, {DataBus[6] pt_reg[6][1]/D}, {pt[6][2]_i_1_n_0 pt_reg[6][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[6][2] - 
nets: {pt_reg_n_0_[6][2] pt_reg[6][2]/Q}, {CLK_I pt_reg[6][2]/C}, {pt[6][2]_i_2_n_0 pt_reg[6][2]/CE}, {DataBus[7] pt_reg[6][2]/D}, {pt[6][2]_i_1_n_0 pt_reg[6][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[7][0] - 
nets: {pt_reg_n_0_[7][0] pt_reg[7][0]/Q}, {CLK_I pt_reg[7][0]/C}, {pt[6][2]_i_2_n_0 pt_reg[7][0]/CE}, {DataBus[2] pt_reg[7][0]/D}, {pt[6][2]_i_1_n_0 pt_reg[7][0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[7][1] - 
nets: {pt_reg_n_0_[7][1] pt_reg[7][1]/Q}, {CLK_I pt_reg[7][1]/C}, {pt[6][2]_i_2_n_0 pt_reg[7][1]/CE}, {DataBus[3] pt_reg[7][1]/D}, {pt[6][2]_i_1_n_0 pt_reg[7][1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pt_reg[7][2] - 
nets: {pt_reg_n_0_[7][2] pt_reg[7][2]/Q}, {CLK_I pt_reg[7][2]/C}, {pt[6][2]_i_2_n_0 pt_reg[7][2]/CE}, {DataBus[4] pt_reg[7][2]/D}, {pt[6][2]_i_1_n_0 pt_reg[7][2]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y51, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
CLK_I, 
DataBus[0], 
DataBus[1], 
DataBus[2], 
DataBus[3], 
DataBus[4], 
DataBus[5], 
DataBus[6], 
DataBus[7], 
INTA_I, 
INTR_O, 
IR[0], 
IR[1], 
IR[2], 
IR[3], 
IR[4], 
IR[5], 
IR[6], 
IR[7], 
RST_I, 

DataBus_retimed_reg_n_0_[0] - 
wires: CLBLM_R_X7Y47/CLBLM_IMUX22 CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y47/CLBLM_M_AQ CLBLM_R_X7Y47/CLBLM_M_C3 INT_R_X7Y47/IMUX22 INT_R_X7Y47/LOGIC_OUTS4 INT_R_X7Y47/NL1BEG_N3 
pips: CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y47/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y47/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y47/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus[7]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y47/CLBLM_M_AQ CLBLM_L_X8Y48/CLBLM_NW2A0 CLBLM_L_X8Y49/CLBLM_IMUX18 CLBLM_L_X8Y49/CLBLM_IMUX20 CLBLM_L_X8Y49/CLBLM_IMUX36 CLBLM_L_X8Y49/CLBLM_IMUX40 CLBLM_L_X8Y49/CLBLM_L_C2 CLBLM_L_X8Y49/CLBLM_L_D2 CLBLM_L_X8Y49/CLBLM_M_B2 CLBLM_L_X8Y49/CLBLM_M_D1 CLBLM_L_X8Y49/CLBLM_WR1END1 CLBLM_R_X7Y47/CLBLM_IMUX18 CLBLM_R_X7Y47/CLBLM_IMUX29 CLBLM_R_X7Y47/CLBLM_M_B2 CLBLM_R_X7Y47/CLBLM_M_C2 CLBLM_R_X7Y48/CLBLM_NW2A0 CLBLM_R_X7Y49/CLBLM_IMUX32 CLBLM_R_X7Y49/CLBLM_IMUX33 CLBLM_R_X7Y49/CLBLM_L_C1 CLBLM_R_X7Y49/CLBLM_M_C1 CLBLM_R_X7Y49/CLBLM_WR1END1 INT_L_X8Y47/LOGIC_OUTS_L4 INT_L_X8Y47/NN2BEG0 INT_L_X8Y47/NW2BEG0 INT_L_X8Y48/NN2A0 INT_L_X8Y48/NN2END_S2_0 INT_L_X8Y48/NW2A0 INT_L_X8Y49/BYP_ALT0 INT_L_X8Y49/BYP_BOUNCE0 INT_L_X8Y49/IMUX_L18 INT_L_X8Y49/IMUX_L20 INT_L_X8Y49/IMUX_L36 INT_L_X8Y49/IMUX_L40 INT_L_X8Y49/NN2END0 INT_L_X8Y49/WR1BEG1 INT_R_X7Y47/FAN_ALT3 INT_R_X7Y47/FAN_BOUNCE3 INT_R_X7Y47/IMUX18 INT_R_X7Y47/IMUX29 INT_R_X7Y47/NW2END_S0_0 INT_R_X7Y47/SR1BEG_S0 INT_R_X7Y48/FAN_BOUNCE_S3_2 INT_R_X7Y48/NW2END0 INT_R_X7Y49/FAN_ALT2 INT_R_X7Y49/FAN_BOUNCE2 INT_R_X7Y49/IMUX32 INT_R_X7Y49/IMUX33 INT_R_X7Y49/WR1END1 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y47/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X8Y47/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X8Y49/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y49/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X8Y49/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X8Y49/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X8Y49/INT_L.NN2END0->>BYP_ALT0 INT_L_X8Y49/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y49/INT_L.NN2END0->>WR1BEG1 INT_R_X7Y47/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y47/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X7Y47/INT_R.NW2END_S0_0->>FAN_ALT3 INT_R_X7Y47/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X7Y47/INT_R.SR1BEG_S0->>IMUX18 INT_R_X7Y49/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y49/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X7Y49/INT_R.WR1END1->>FAN_ALT2 INT_R_X7Y49/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

DataBus_retimed_reg_n_0_[1] - 
wires: CLBLM_L_X8Y49/CLBLM_IMUX43 CLBLM_L_X8Y49/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y49/CLBLM_M_AQ CLBLM_L_X8Y49/CLBLM_M_D6 INT_L_X8Y49/BYP_ALT1 INT_L_X8Y49/BYP_BOUNCE1 INT_L_X8Y49/IMUX_L43 INT_L_X8Y49/LOGIC_OUTS_L4 
pips: CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y49/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y49/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y49/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X8Y49/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed_reg_n_0_[2] - 
wires: CLBLM_R_X7Y49/CLBLM_IMUX29 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y49/CLBLM_M_AQ CLBLM_R_X7Y49/CLBLM_M_C2 INT_R_X7Y49/BYP_ALT1 INT_R_X7Y49/BYP_BOUNCE1 INT_R_X7Y49/IMUX29 INT_R_X7Y49/LOGIC_OUTS4 
pips: CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y49/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y49/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X7Y49/INT_R.LOGIC_OUTS4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed_reg_n_0_[4] - 
wires: CLBLM_L_X8Y49/CLBLM_IMUX30 CLBLM_L_X8Y49/CLBLM_IMUX46 CLBLM_L_X8Y49/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y49/CLBLM_L_AQ CLBLM_L_X8Y49/CLBLM_L_C5 CLBLM_L_X8Y49/CLBLM_L_D5 INT_L_X8Y49/IMUX_L30 INT_L_X8Y49/IMUX_L46 INT_L_X8Y49/LOGIC_OUTS_L0 INT_L_X8Y49/NL1BEG_N3 
pips: CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y49/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y49/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X8Y49/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y49/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 167, 

DataBus_retimed_reg_n_0_[6] - 
wires: CLBLM_L_X8Y49/CLBLM_IMUX27 CLBLM_L_X8Y49/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y49/CLBLM_L_BQ CLBLM_L_X8Y49/CLBLM_M_B4 INT_L_X8Y49/IMUX_L27 INT_L_X8Y49/LOGIC_OUTS_L1 
pips: CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y49/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y49/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed_reg_n_0_[7] - 
wires: CLBLM_L_X8Y49/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y49/CLBLM_M_BQ CLBLM_L_X8Y49/CLBLM_WR1END2 CLBLM_R_X7Y49/CLBLM_IMUX20 CLBLM_R_X7Y49/CLBLM_L_C2 CLBLM_R_X7Y49/CLBLM_WR1END2 INT_L_X8Y49/LOGIC_OUTS_L5 INT_L_X8Y49/WR1BEG2 INT_R_X7Y49/IMUX20 INT_R_X7Y49/WR1END2 
pips: CLBLM_L_X8Y49/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X8Y49/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X7Y49/INT_R.WR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed[7]_i_1_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_FAN7 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y47/CLBLM_M_CE CLBLM_L_X8Y47/CLBLM_M_DMUX CLBLM_L_X8Y47/CLBLM_WR1END2 CLBLM_L_X8Y49/CLBLM_FAN6 CLBLM_L_X8Y49/CLBLM_FAN7 CLBLM_L_X8Y49/CLBLM_L_CE CLBLM_L_X8Y49/CLBLM_M_CE CLBLM_R_X7Y47/CLBLM_FAN7 CLBLM_R_X7Y47/CLBLM_M_CE CLBLM_R_X7Y47/CLBLM_WR1END2 CLBLM_R_X7Y49/CLBLM_FAN7 CLBLM_R_X7Y49/CLBLM_M_CE INT_L_X8Y47/BYP_ALT5 INT_L_X8Y47/BYP_BOUNCE5 INT_L_X8Y47/FAN_ALT3 INT_L_X8Y47/FAN_ALT7 INT_L_X8Y47/FAN_BOUNCE3 INT_L_X8Y47/FAN_L7 INT_L_X8Y47/LOGIC_OUTS_L23 INT_L_X8Y47/NN2BEG1 INT_L_X8Y47/WR1BEG2 INT_L_X8Y48/NN2A1 INT_L_X8Y49/BYP_ALT4 INT_L_X8Y49/BYP_BOUNCE4 INT_L_X8Y49/FAN_ALT6 INT_L_X8Y49/FAN_ALT7 INT_L_X8Y49/FAN_L6 INT_L_X8Y49/FAN_L7 INT_L_X8Y49/NN2END1 INT_R_X7Y47/FAN7 INT_R_X7Y47/FAN_ALT7 INT_R_X7Y47/NN2BEG2 INT_R_X7Y47/WR1END2 INT_R_X7Y48/NN2A2 INT_R_X7Y49/FAN7 INT_R_X7Y49/FAN_ALT7 INT_R_X7Y49/NN2END2 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y47/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y49/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y49/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y47/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y49/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y47/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y47/INT_L.BYP_BOUNCE5->>FAN_ALT3 INT_L_X8Y47/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y47/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y47/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X8Y47/INT_L.LOGIC_OUTS_L23->>BYP_ALT5 INT_L_X8Y47/INT_L.LOGIC_OUTS_L23->>NN2BEG1 INT_L_X8Y47/INT_L.LOGIC_OUTS_L23->>WR1BEG2 INT_L_X8Y49/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y49/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X8Y49/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y49/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y49/INT_L.NN2END1->>BYP_ALT4 INT_L_X8Y49/INT_L.NN2END1->>FAN_ALT6 INT_R_X7Y47/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y47/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y47/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y49/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y49/INT_R.NN2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

DataBus[7]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

flag_reg_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_IMUX11 CLBLM_L_X8Y47/CLBLM_IMUX19 CLBLM_L_X8Y47/CLBLM_IMUX3 CLBLM_L_X8Y47/CLBLM_IMUX35 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y47/CLBLM_L_A2 CLBLM_L_X8Y47/CLBLM_L_B2 CLBLM_L_X8Y47/CLBLM_L_BQ CLBLM_L_X8Y47/CLBLM_M_A4 CLBLM_L_X8Y47/CLBLM_M_C6 INT_L_X8Y47/IMUX_L11 INT_L_X8Y47/IMUX_L19 INT_L_X8Y47/IMUX_L3 INT_L_X8Y47/IMUX_L35 INT_L_X8Y47/LOGIC_OUTS_L1 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y47/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y47/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X8Y47/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y47/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y47/INT_L.LOGIC_OUTS_L1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

flag1_reg_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_IMUX0 CLBLM_L_X8Y47/CLBLM_IMUX28 CLBLM_L_X8Y47/CLBLM_IMUX8 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y47/CLBLM_L_A3 CLBLM_L_X8Y47/CLBLM_L_AQ CLBLM_L_X8Y47/CLBLM_M_A5 CLBLM_L_X8Y47/CLBLM_M_C4 CLBLM_L_X8Y48/CLBLM_IMUX41 CLBLM_L_X8Y48/CLBLM_L_D1 INT_L_X8Y47/BYP_ALT0 INT_L_X8Y47/BYP_BOUNCE0 INT_L_X8Y47/IMUX_L0 INT_L_X8Y47/IMUX_L28 INT_L_X8Y47/IMUX_L8 INT_L_X8Y47/LOGIC_OUTS_L0 INT_L_X8Y47/NR1BEG0 INT_L_X8Y48/IMUX_L41 INT_L_X8Y48/NR1END0 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y47/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y47/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y47/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y47/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X8Y47/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y47/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X8Y47/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y48/INT_L.NR1END0->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

DataBus[7]_INST_0_i_3_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_IMUX7 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y47/CLBLM_M_A1 CLBLM_L_X8Y47/CLBLM_M_D INT_L_X8Y47/IMUX_L7 INT_L_X8Y47/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y47/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y47/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus[7]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_EL1BEG2 CLBLM_L_X8Y47/CLBLM_IMUX4 CLBLM_L_X8Y47/CLBLM_M_A6 CLBLM_R_X7Y47/CLBLM_EL1BEG2 CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y47/CLBLM_L_D INT_L_X8Y47/EL1END2 INT_L_X8Y47/IMUX_L4 INT_R_X7Y47/EL1BEG2 INT_R_X7Y47/LOGIC_OUTS11 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y47/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y47/INT_L.EL1END2->>IMUX_L4 INT_R_X7Y47/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

next_s[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y47/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y47/INT_INTERFACE_WW2END0 BRAM_L_X6Y45/BRAM_ER1BEG1_2 BRAM_L_X6Y45/BRAM_WW2END0_2 CLBLM_L_X8Y46/CLBLM_IMUX24 CLBLM_L_X8Y46/CLBLM_M_B5 CLBLM_L_X8Y46/CLBLM_SE2A0 CLBLM_L_X8Y47/CLBLM_EE2A1 CLBLM_L_X8Y47/CLBLM_EL1BEG3 CLBLM_L_X8Y47/CLBLM_IMUX10 CLBLM_L_X8Y47/CLBLM_IMUX15 CLBLM_L_X8Y47/CLBLM_IMUX29 CLBLM_L_X8Y47/CLBLM_IMUX30 CLBLM_L_X8Y47/CLBLM_IMUX38 CLBLM_L_X8Y47/CLBLM_IMUX46 CLBLM_L_X8Y47/CLBLM_L_A4 CLBLM_L_X8Y47/CLBLM_L_C5 CLBLM_L_X8Y47/CLBLM_L_D5 CLBLM_L_X8Y47/CLBLM_M_B1 CLBLM_L_X8Y47/CLBLM_M_C2 CLBLM_L_X8Y47/CLBLM_M_D3 CLBLM_L_X8Y48/CLBLM_EE2BEG0 CLBLM_L_X8Y48/CLBLM_IMUX12 CLBLM_L_X8Y48/CLBLM_IMUX19 CLBLM_L_X8Y48/CLBLM_IMUX22 CLBLM_L_X8Y48/CLBLM_IMUX33 CLBLM_L_X8Y48/CLBLM_IMUX38 CLBLM_L_X8Y48/CLBLM_IMUX46 CLBLM_L_X8Y48/CLBLM_L_B2 CLBLM_L_X8Y48/CLBLM_L_C1 CLBLM_L_X8Y48/CLBLM_L_D5 CLBLM_L_X8Y48/CLBLM_M_B6 CLBLM_L_X8Y48/CLBLM_M_C3 CLBLM_L_X8Y48/CLBLM_M_D3 CLBLM_L_X8Y49/CLBLM_IMUX1 CLBLM_L_X8Y49/CLBLM_IMUX17 CLBLM_L_X8Y49/CLBLM_IMUX9 CLBLM_L_X8Y49/CLBLM_L_A5 CLBLM_L_X8Y49/CLBLM_M_A3 CLBLM_L_X8Y49/CLBLM_M_B3 CLBLM_L_X8Y49/CLBLM_NE2A0 CLBLM_R_X5Y46/CLBLM_IMUX19 CLBLM_R_X5Y46/CLBLM_L_B2 CLBLM_R_X5Y47/CLBLM_ER1BEG1 CLBLM_R_X5Y47/CLBLM_IMUX2 CLBLM_R_X5Y47/CLBLM_M_A2 CLBLM_R_X5Y47/CLBLM_WW2END0 CLBLM_R_X7Y46/CLBLM_IMUX28 CLBLM_R_X7Y46/CLBLM_IMUX4 CLBLM_R_X7Y46/CLBLM_IMUX44 CLBLM_R_X7Y46/CLBLM_M_A6 CLBLM_R_X7Y46/CLBLM_M_C4 CLBLM_R_X7Y46/CLBLM_M_D4 CLBLM_R_X7Y46/CLBLM_SE2A0 CLBLM_R_X7Y47/CLBLM_EE2A1 CLBLM_R_X7Y47/CLBLM_EL1BEG3 CLBLM_R_X7Y47/CLBLM_IMUX1 CLBLM_R_X7Y47/CLBLM_IMUX41 CLBLM_R_X7Y47/CLBLM_IMUX9 CLBLM_R_X7Y47/CLBLM_L_A5 CLBLM_R_X7Y47/CLBLM_L_D1 CLBLM_R_X7Y47/CLBLM_M_A3 CLBLM_R_X7Y48/CLBLM_EE2BEG0 CLBLM_R_X7Y48/CLBLM_IMUX15 CLBLM_R_X7Y48/CLBLM_IMUX22 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y48/CLBLM_M_AQ CLBLM_R_X7Y48/CLBLM_M_B1 CLBLM_R_X7Y48/CLBLM_M_C3 CLBLM_R_X7Y49/CLBLM_IMUX28 CLBLM_R_X7Y49/CLBLM_IMUX36 CLBLM_R_X7Y49/CLBLM_IMUX43 CLBLM_R_X7Y49/CLBLM_L_D2 CLBLM_R_X7Y49/CLBLM_M_C4 CLBLM_R_X7Y49/CLBLM_M_D6 CLBLM_R_X7Y49/CLBLM_NE2A0 INT_L_X6Y47/EE2BEG1 INT_L_X6Y47/ER1END1 INT_L_X6Y47/WW2A0 INT_L_X8Y46/IMUX_L24 INT_L_X8Y46/SE2END0 INT_L_X8Y47/EE2END1 INT_L_X8Y47/EL1END3 INT_L_X8Y47/IMUX_L10 INT_L_X8Y47/IMUX_L15 INT_L_X8Y47/IMUX_L29 INT_L_X8Y47/IMUX_L30 INT_L_X8Y47/IMUX_L38 INT_L_X8Y47/IMUX_L46 INT_L_X8Y48/BYP_ALT4 INT_L_X8Y48/BYP_BOUNCE4 INT_L_X8Y48/EE2A0 INT_L_X8Y48/IMUX_L12 INT_L_X8Y48/IMUX_L19 INT_L_X8Y48/IMUX_L22 INT_L_X8Y48/IMUX_L33 INT_L_X8Y48/IMUX_L38 INT_L_X8Y48/IMUX_L46 INT_L_X8Y48/NE2END_S3_0 INT_L_X8Y48/WR1END1 INT_L_X8Y49/IMUX_L1 INT_L_X8Y49/IMUX_L17 INT_L_X8Y49/IMUX_L9 INT_L_X8Y49/NE2END0 INT_R_X5Y46/IMUX19 INT_R_X5Y46/SR1END1 INT_R_X5Y47/ER1BEG1 INT_R_X5Y47/IMUX2 INT_R_X5Y47/SR1BEG1 INT_R_X5Y47/WW2END0 INT_R_X7Y46/IMUX28 INT_R_X7Y46/IMUX4 INT_R_X7Y46/IMUX44 INT_R_X7Y46/SE2A0 INT_R_X7Y46/SR1END1 INT_R_X7Y47/EE2A1 INT_R_X7Y47/EL1BEG3 INT_R_X7Y47/IMUX1 INT_R_X7Y47/IMUX41 INT_R_X7Y47/IMUX9 INT_R_X7Y47/SE2BEG0 INT_R_X7Y47/SL1END0 INT_R_X7Y47/SR1BEG1 INT_R_X7Y47/WW2BEG0 INT_R_X7Y48/BYP_ALT3 INT_R_X7Y48/BYP_BOUNCE3 INT_R_X7Y48/EE2BEG0 INT_R_X7Y48/EL1BEG_N3 INT_R_X7Y48/IMUX15 INT_R_X7Y48/IMUX22 INT_R_X7Y48/LOGIC_OUTS4 INT_R_X7Y48/NE2BEG0 INT_R_X7Y48/NL1BEG2 INT_R_X7Y48/NL1BEG_N3 INT_R_X7Y48/SL1BEG0 INT_R_X7Y49/BYP_BOUNCE_N3_3 INT_R_X7Y49/IMUX28 INT_R_X7Y49/IMUX36 INT_R_X7Y49/IMUX43 INT_R_X7Y49/NE2A0 INT_R_X7Y49/NL1END2 INT_R_X9Y48/EE2END0 INT_R_X9Y48/WR1BEG1 VBRK_X18Y49/VBRK_ER1BEG1 VBRK_X18Y49/VBRK_WW2END0 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y47/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X6Y47/INT_L.ER1END1->>EE2BEG1 INT_L_X8Y46/INT_L.SE2END0->>IMUX_L24 INT_L_X8Y47/INT_L.EE2END1->>IMUX_L10 INT_L_X8Y47/INT_L.EL1END3->>IMUX_L15 INT_L_X8Y47/INT_L.EL1END3->>IMUX_L29 INT_L_X8Y47/INT_L.EL1END3->>IMUX_L30 INT_L_X8Y47/INT_L.EL1END3->>IMUX_L38 INT_L_X8Y47/INT_L.EL1END3->>IMUX_L46 INT_L_X8Y48/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y48/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X8Y48/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X8Y48/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X8Y48/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X8Y48/INT_L.WR1END1->>BYP_ALT4 INT_L_X8Y48/INT_L.WR1END1->>IMUX_L19 INT_L_X8Y48/INT_L.WR1END1->>IMUX_L33 INT_L_X8Y49/INT_L.NE2END0->>IMUX_L1 INT_L_X8Y49/INT_L.NE2END0->>IMUX_L17 INT_L_X8Y49/INT_L.NE2END0->>IMUX_L9 INT_R_X5Y46/INT_R.SR1END1->>IMUX19 INT_R_X5Y47/INT_R.WW2END0->>ER1BEG1 INT_R_X5Y47/INT_R.WW2END0->>IMUX2 INT_R_X5Y47/INT_R.WW2END0->>SR1BEG1 INT_R_X7Y46/INT_R.SR1END1->>IMUX28 INT_R_X7Y46/INT_R.SR1END1->>IMUX4 INT_R_X7Y46/INT_R.SR1END1->>IMUX44 INT_R_X7Y47/INT_R.SL1END0->>IMUX1 INT_R_X7Y47/INT_R.SL1END0->>IMUX41 INT_R_X7Y47/INT_R.SL1END0->>IMUX9 INT_R_X7Y47/INT_R.SL1END0->>SE2BEG0 INT_R_X7Y47/INT_R.SL1END0->>SR1BEG1 INT_R_X7Y47/INT_R.SL1END0->>WW2BEG0 INT_R_X7Y48/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y48/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X7Y48/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X7Y48/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X7Y48/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X7Y48/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y48/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X7Y48/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X7Y48/INT_R.NL1BEG_N3->>IMUX22 INT_R_X7Y48/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y49/INT_R.NL1END2->>IMUX28 INT_R_X7Y49/INT_R.NL1END2->>IMUX36 INT_R_X7Y49/INT_R.NL1END2->>IMUX43 INT_R_X9Y48/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 30, 

next_s[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_WW2END0 BRAM_L_X6Y45/BRAM_WW2END0_1 BRKH_INT_X6Y49/BRKH_INT_NE2BEG0 BRKH_INT_X7Y49/BRKH_INT_NE2END_S3_0 CLBLM_L_X8Y46/CLBLM_ER1BEG1 CLBLM_L_X8Y46/CLBLM_IMUX27 CLBLM_L_X8Y46/CLBLM_IMUX29 CLBLM_L_X8Y46/CLBLM_IMUX43 CLBLM_L_X8Y46/CLBLM_M_B4 CLBLM_L_X8Y46/CLBLM_M_C2 CLBLM_L_X8Y46/CLBLM_M_D6 CLBLM_L_X8Y47/CLBLM_IMUX23 CLBLM_L_X8Y47/CLBLM_IMUX24 CLBLM_L_X8Y47/CLBLM_IMUX36 CLBLM_L_X8Y47/CLBLM_IMUX44 CLBLM_L_X8Y47/CLBLM_L_C3 CLBLM_L_X8Y47/CLBLM_L_D2 CLBLM_L_X8Y47/CLBLM_M_B5 CLBLM_L_X8Y47/CLBLM_M_D4 CLBLM_L_X8Y48/CLBLM_IMUX13 CLBLM_L_X8Y48/CLBLM_IMUX24 CLBLM_L_X8Y48/CLBLM_IMUX37 CLBLM_L_X8Y48/CLBLM_L_B6 CLBLM_L_X8Y48/CLBLM_L_D4 CLBLM_L_X8Y48/CLBLM_M_B5 CLBLM_L_X8Y49/CLBLM_NW2A3 CLBLM_R_X5Y46/CLBLM_IMUX25 CLBLM_R_X5Y46/CLBLM_IMUX39 CLBLM_R_X5Y46/CLBLM_L_B5 CLBLM_R_X5Y46/CLBLM_L_D3 CLBLM_R_X5Y46/CLBLM_WW2END0 CLBLM_R_X5Y47/CLBLM_IMUX24 CLBLM_R_X5Y47/CLBLM_IMUX8 CLBLM_R_X5Y47/CLBLM_M_A5 CLBLM_R_X5Y47/CLBLM_M_B5 CLBLM_R_X5Y48/CLBLM_IMUX1 CLBLM_R_X5Y48/CLBLM_M_A3 CLBLM_R_X7Y45/CLBLM_IMUX16 CLBLM_R_X7Y45/CLBLM_IMUX33 CLBLM_R_X7Y45/CLBLM_IMUX9 CLBLM_R_X7Y45/CLBLM_L_A5 CLBLM_R_X7Y45/CLBLM_L_B3 CLBLM_R_X7Y45/CLBLM_L_C1 CLBLM_R_X7Y46/CLBLM_ER1BEG1 CLBLM_R_X7Y46/CLBLM_IMUX15 CLBLM_R_X7Y46/CLBLM_IMUX19 CLBLM_R_X7Y46/CLBLM_IMUX29 CLBLM_R_X7Y46/CLBLM_IMUX6 CLBLM_R_X7Y46/CLBLM_IMUX7 CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y46/CLBLM_L_A1 CLBLM_R_X7Y46/CLBLM_L_AQ CLBLM_R_X7Y46/CLBLM_L_B2 CLBLM_R_X7Y46/CLBLM_M_A1 CLBLM_R_X7Y46/CLBLM_M_B1 CLBLM_R_X7Y46/CLBLM_M_C2 CLBLM_R_X7Y47/CLBLM_IMUX10 CLBLM_R_X7Y47/CLBLM_IMUX33 CLBLM_R_X7Y47/CLBLM_IMUX40 CLBLM_R_X7Y47/CLBLM_L_A4 CLBLM_R_X7Y47/CLBLM_L_C1 CLBLM_R_X7Y47/CLBLM_M_D1 CLBLM_R_X7Y48/CLBLM_IMUX24 CLBLM_R_X7Y48/CLBLM_IMUX25 CLBLM_R_X7Y48/CLBLM_L_B5 CLBLM_R_X7Y48/CLBLM_M_B5 CLBLM_R_X7Y49/CLBLM_IMUX37 CLBLM_R_X7Y49/CLBLM_L_D4 CLBLM_R_X7Y49/CLBLM_NW2A3 CLBLM_R_X7Y50/CLBLM_IMUX17 CLBLM_R_X7Y50/CLBLM_M_B3 INT_L_X6Y46/WW2A0 INT_L_X6Y48/NW2END_S0_0 INT_L_X6Y49/NE2BEG0 INT_L_X6Y49/NW2END0 INT_L_X6Y50/NE2A0 INT_L_X8Y46/BYP_ALT5 INT_L_X8Y46/BYP_BOUNCE5 INT_L_X8Y46/ER1END1 INT_L_X8Y46/IMUX_L27 INT_L_X8Y46/IMUX_L29 INT_L_X8Y46/IMUX_L43 INT_L_X8Y46/NR1BEG1 INT_L_X8Y47/GFAN0 INT_L_X8Y47/GFAN1 INT_L_X8Y47/IMUX_L23 INT_L_X8Y47/IMUX_L24 INT_L_X8Y47/IMUX_L36 INT_L_X8Y47/IMUX_L44 INT_L_X8Y47/NL1BEG0 INT_L_X8Y47/NL1END_S3_0 INT_L_X8Y47/NR1END1 INT_L_X8Y48/IMUX_L13 INT_L_X8Y48/IMUX_L24 INT_L_X8Y48/IMUX_L37 INT_L_X8Y48/NL1BEG_N3 INT_L_X8Y48/NL1END0 INT_L_X8Y48/NW2BEG3 INT_L_X8Y49/NW2A3 INT_R_X5Y46/IMUX25 INT_R_X5Y46/IMUX39 INT_R_X5Y46/NL1BEG0 INT_R_X5Y46/NL1END_S3_0 INT_R_X5Y46/WW2END0 INT_R_X5Y47/IMUX24 INT_R_X5Y47/IMUX8 INT_R_X5Y47/NL1END0 INT_R_X5Y47/NR1BEG0 INT_R_X5Y48/IMUX1 INT_R_X5Y48/NR1END0 INT_R_X7Y45/IMUX16 INT_R_X7Y45/IMUX33 INT_R_X7Y45/IMUX9 INT_R_X7Y45/SL1END0 INT_R_X7Y46/BYP_ALT3 INT_R_X7Y46/BYP_BOUNCE3 INT_R_X7Y46/ER1BEG1 INT_R_X7Y46/FAN_ALT5 INT_R_X7Y46/FAN_BOUNCE5 INT_R_X7Y46/IMUX15 INT_R_X7Y46/IMUX19 INT_R_X7Y46/IMUX29 INT_R_X7Y46/IMUX6 INT_R_X7Y46/IMUX7 INT_R_X7Y46/LOGIC_OUTS0 INT_R_X7Y46/NL1BEG_N3 INT_R_X7Y46/NR1BEG0 INT_R_X7Y46/SL1BEG0 INT_R_X7Y46/WW2BEG0 INT_R_X7Y47/BYP_ALT0 INT_R_X7Y47/BYP_BOUNCE0 INT_R_X7Y47/BYP_BOUNCE_N3_3 INT_R_X7Y47/IMUX10 INT_R_X7Y47/IMUX33 INT_R_X7Y47/IMUX40 INT_R_X7Y47/NR1BEG0 INT_R_X7Y47/NR1END0 INT_R_X7Y48/IMUX24 INT_R_X7Y48/IMUX25 INT_R_X7Y48/NR1END0 INT_R_X7Y48/NW2BEG0 INT_R_X7Y49/IMUX37 INT_R_X7Y49/NE2END_S3_0 INT_R_X7Y49/NW2A0 INT_R_X7Y49/NW2END3 INT_R_X7Y50/IMUX17 INT_R_X7Y50/NE2END0 VBRK_X18Y48/VBRK_WW2END0 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y47/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y47/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y48/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X6Y49/INT_L.NW2END0->>NE2BEG0 INT_L_X8Y46/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y46/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y46/INT_L.ER1END1->>BYP_ALT5 INT_L_X8Y46/INT_L.ER1END1->>IMUX_L27 INT_L_X8Y46/INT_L.ER1END1->>IMUX_L43 INT_L_X8Y46/INT_L.ER1END1->>NR1BEG1 INT_L_X8Y47/INT_L.GFAN0->>IMUX_L24 INT_L_X8Y47/INT_L.GFAN1->>IMUX_L36 INT_L_X8Y47/INT_L.GFAN1->>IMUX_L44 INT_L_X8Y47/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X8Y47/INT_L.NR1END1->>GFAN0 INT_L_X8Y47/INT_L.NR1END1->>GFAN1 INT_L_X8Y47/INT_L.NR1END1->>NL1BEG0 INT_L_X8Y48/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X8Y48/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X8Y48/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X8Y48/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y48/INT_L.NL1END0->>NL1BEG_N3 INT_R_X5Y46/INT_R.NL1END_S3_0->>IMUX39 INT_R_X5Y46/INT_R.WW2END0->>IMUX25 INT_R_X5Y46/INT_R.WW2END0->>NL1BEG0 INT_R_X5Y47/INT_R.NL1END0->>IMUX24 INT_R_X5Y47/INT_R.NL1END0->>IMUX8 INT_R_X5Y47/INT_R.NL1END0->>NR1BEG0 INT_R_X5Y48/INT_R.NR1END0->>IMUX1 INT_R_X7Y45/INT_R.SL1END0->>IMUX16 INT_R_X7Y45/INT_R.SL1END0->>IMUX33 INT_R_X7Y45/INT_R.SL1END0->>IMUX9 INT_R_X7Y46/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y46/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X7Y46/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X7Y46/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y46/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X7Y46/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y46/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y46/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y46/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X7Y46/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X7Y46/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X7Y46/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X7Y46/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y46/INT_R.NL1BEG_N3->>IMUX6 INT_R_X7Y47/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y47/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X7Y47/INT_R.NR1END0->>BYP_ALT0 INT_R_X7Y47/INT_R.NR1END0->>IMUX33 INT_R_X7Y47/INT_R.NR1END0->>IMUX40 INT_R_X7Y47/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y48/INT_R.NR1END0->>IMUX24 INT_R_X7Y48/INT_R.NR1END0->>IMUX25 INT_R_X7Y48/INT_R.NR1END0->>NW2BEG0 INT_R_X7Y49/INT_R.NW2END3->>IMUX37 INT_R_X7Y50/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

next_s[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y47/INT_INTERFACE_WW2END3 BRAM_L_X6Y45/BRAM_WW2END3_2 BRKH_INT_X7Y49/BRKH_INT_NE2BEG3 BRKH_INT_X7Y49/BRKH_INT_NN2A0 BRKH_INT_X7Y49/BRKH_INT_NN2END_S2_0 BRKH_INT_X8Y49/BRKH_INT_NN2A0 BRKH_INT_X8Y49/BRKH_INT_NN2END_S2_0 CLBLM_L_X8Y45/CLBLM_SW2A0 CLBLM_L_X8Y46/CLBLM_IMUX17 CLBLM_L_X8Y46/CLBLM_IMUX22 CLBLM_L_X8Y46/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y46/CLBLM_M_AQ CLBLM_L_X8Y46/CLBLM_M_B3 CLBLM_L_X8Y46/CLBLM_M_C3 CLBLM_L_X8Y47/CLBLM_IMUX17 CLBLM_L_X8Y47/CLBLM_IMUX32 CLBLM_L_X8Y47/CLBLM_IMUX33 CLBLM_L_X8Y47/CLBLM_IMUX41 CLBLM_L_X8Y47/CLBLM_IMUX9 CLBLM_L_X8Y47/CLBLM_L_A5 CLBLM_L_X8Y47/CLBLM_L_C1 CLBLM_L_X8Y47/CLBLM_L_D1 CLBLM_L_X8Y47/CLBLM_M_B3 CLBLM_L_X8Y47/CLBLM_M_C1 CLBLM_L_X8Y47/CLBLM_NW2A3 CLBLM_L_X8Y47/CLBLM_WR1END1 CLBLM_L_X8Y48/CLBLM_IMUX16 CLBLM_L_X8Y48/CLBLM_IMUX17 CLBLM_L_X8Y48/CLBLM_IMUX23 CLBLM_L_X8Y48/CLBLM_IMUX32 CLBLM_L_X8Y48/CLBLM_IMUX40 CLBLM_L_X8Y48/CLBLM_IMUX9 CLBLM_L_X8Y48/CLBLM_L_A5 CLBLM_L_X8Y48/CLBLM_L_B3 CLBLM_L_X8Y48/CLBLM_L_C3 CLBLM_L_X8Y48/CLBLM_M_B3 CLBLM_L_X8Y48/CLBLM_M_C1 CLBLM_L_X8Y48/CLBLM_M_D1 CLBLM_L_X8Y48/CLBLM_NE2A3 CLBLM_L_X8Y49/CLBLM_EL1BEG2 CLBLM_L_X8Y49/CLBLM_IMUX11 CLBLM_L_X8Y49/CLBLM_IMUX13 CLBLM_L_X8Y49/CLBLM_IMUX5 CLBLM_L_X8Y49/CLBLM_L_A6 CLBLM_L_X8Y49/CLBLM_L_B6 CLBLM_L_X8Y49/CLBLM_M_A4 CLBLM_L_X8Y50/CLBLM_IMUX16 CLBLM_L_X8Y50/CLBLM_IMUX28 CLBLM_L_X8Y50/CLBLM_IMUX6 CLBLM_L_X8Y50/CLBLM_L_A1 CLBLM_L_X8Y50/CLBLM_L_B3 CLBLM_L_X8Y50/CLBLM_M_C4 CLBLM_L_X8Y50/CLBLM_NE2A3 CLBLM_R_X5Y46/CLBLM_IMUX16 CLBLM_R_X5Y46/CLBLM_L_B3 CLBLM_R_X5Y47/CLBLM_IMUX15 CLBLM_R_X5Y47/CLBLM_IMUX7 CLBLM_R_X5Y47/CLBLM_M_A1 CLBLM_R_X5Y47/CLBLM_M_B1 CLBLM_R_X5Y47/CLBLM_WW2END3 CLBLM_R_X5Y48/CLBLM_IMUX8 CLBLM_R_X5Y48/CLBLM_M_A5 CLBLM_R_X7Y45/CLBLM_IMUX10 CLBLM_R_X7Y45/CLBLM_IMUX25 CLBLM_R_X7Y45/CLBLM_L_A4 CLBLM_R_X7Y45/CLBLM_L_B5 CLBLM_R_X7Y45/CLBLM_SW2A0 CLBLM_R_X7Y46/CLBLM_IMUX2 CLBLM_R_X7Y46/CLBLM_IMUX20 CLBLM_R_X7Y46/CLBLM_IMUX40 CLBLM_R_X7Y46/CLBLM_L_C2 CLBLM_R_X7Y46/CLBLM_M_A2 CLBLM_R_X7Y46/CLBLM_M_D1 CLBLM_R_X7Y47/CLBLM_IMUX11 CLBLM_R_X7Y47/CLBLM_IMUX14 CLBLM_R_X7Y47/CLBLM_IMUX21 CLBLM_R_X7Y47/CLBLM_IMUX38 CLBLM_R_X7Y47/CLBLM_IMUX39 CLBLM_R_X7Y47/CLBLM_L_B1 CLBLM_R_X7Y47/CLBLM_L_C4 CLBLM_R_X7Y47/CLBLM_L_D3 CLBLM_R_X7Y47/CLBLM_M_A4 CLBLM_R_X7Y47/CLBLM_M_D3 CLBLM_R_X7Y47/CLBLM_NW2A3 CLBLM_R_X7Y47/CLBLM_WR1END1 CLBLM_R_X7Y48/CLBLM_IMUX16 CLBLM_R_X7Y48/CLBLM_IMUX17 CLBLM_R_X7Y48/CLBLM_IMUX32 CLBLM_R_X7Y48/CLBLM_L_B3 CLBLM_R_X7Y48/CLBLM_M_B3 CLBLM_R_X7Y48/CLBLM_M_C1 CLBLM_R_X7Y48/CLBLM_NE2A3 CLBLM_R_X7Y49/CLBLM_EL1BEG2 CLBLM_R_X7Y49/CLBLM_IMUX22 CLBLM_R_X7Y49/CLBLM_M_C3 CLBLM_R_X7Y50/CLBLM_IMUX24 CLBLM_R_X7Y50/CLBLM_M_B5 CLBLM_R_X7Y50/CLBLM_NE2A3 INT_L_X6Y47/WW2A3 INT_L_X8Y45/SW2A0 INT_L_X8Y46/IMUX_L17 INT_L_X8Y46/IMUX_L22 INT_L_X8Y46/LOGIC_OUTS_L4 INT_L_X8Y46/NL1BEG_N3 INT_L_X8Y46/NN2BEG0 INT_L_X8Y46/NR1BEG0 INT_L_X8Y46/NW2BEG3 INT_L_X8Y46/SW2BEG0 INT_L_X8Y47/IMUX_L17 INT_L_X8Y47/IMUX_L32 INT_L_X8Y47/IMUX_L33 INT_L_X8Y47/IMUX_L41 INT_L_X8Y47/IMUX_L9 INT_L_X8Y47/NN2A0 INT_L_X8Y47/NN2END_S2_0 INT_L_X8Y47/NR1END0 INT_L_X8Y47/NW2A3 INT_L_X8Y47/WR1BEG1 INT_L_X8Y48/IMUX_L16 INT_L_X8Y48/IMUX_L17 INT_L_X8Y48/IMUX_L23 INT_L_X8Y48/IMUX_L32 INT_L_X8Y48/IMUX_L40 INT_L_X8Y48/IMUX_L9 INT_L_X8Y48/NE2END3 INT_L_X8Y48/NL1BEG2 INT_L_X8Y48/NN2BEG0 INT_L_X8Y48/NN2END0 INT_L_X8Y49/EL1END2 INT_L_X8Y49/IMUX_L11 INT_L_X8Y49/IMUX_L13 INT_L_X8Y49/IMUX_L5 INT_L_X8Y49/NL1END2 INT_L_X8Y49/NN2A0 INT_L_X8Y49/NN2END_S2_0 INT_L_X8Y50/FAN_ALT1 INT_L_X8Y50/FAN_BOUNCE1 INT_L_X8Y50/IMUX_L16 INT_L_X8Y50/IMUX_L28 INT_L_X8Y50/IMUX_L6 INT_L_X8Y50/NE2END3 INT_L_X8Y50/NN2END0 INT_R_X5Y46/IMUX16 INT_R_X5Y46/SL1END0 INT_R_X5Y47/IMUX15 INT_R_X5Y47/IMUX7 INT_R_X5Y47/SL1BEG0 INT_R_X5Y47/SR1BEG_S0 INT_R_X5Y47/WW2END3 INT_R_X5Y48/IMUX8 INT_R_X5Y48/WW2END_N0_3 INT_R_X7Y45/IMUX10 INT_R_X7Y45/IMUX25 INT_R_X7Y45/NL1BEG0 INT_R_X7Y45/NL1END_S3_0 INT_R_X7Y45/SW2END0 INT_R_X7Y46/BYP_ALT0 INT_R_X7Y46/BYP_BOUNCE0 INT_R_X7Y46/IMUX2 INT_R_X7Y46/IMUX20 INT_R_X7Y46/IMUX40 INT_R_X7Y46/NL1END0 INT_R_X7Y46/NN2BEG0 INT_R_X7Y47/IMUX11 INT_R_X7Y47/IMUX14 INT_R_X7Y47/IMUX21 INT_R_X7Y47/IMUX38 INT_R_X7Y47/IMUX39 INT_R_X7Y47/NE2BEG3 INT_R_X7Y47/NN2A0 INT_R_X7Y47/NN2BEG3 INT_R_X7Y47/NN2END_S2_0 INT_R_X7Y47/NW2END3 INT_R_X7Y47/WR1END1 INT_R_X7Y47/WW2BEG3 INT_R_X7Y48/IMUX16 INT_R_X7Y48/IMUX17 INT_R_X7Y48/IMUX32 INT_R_X7Y48/NE2A3 INT_R_X7Y48/NN2A3 INT_R_X7Y48/NN2BEG0 INT_R_X7Y48/NN2END0 INT_R_X7Y49/EL1BEG2 INT_R_X7Y49/IMUX22 INT_R_X7Y49/NE2BEG3 INT_R_X7Y49/NN2A0 INT_R_X7Y49/NN2END3 INT_R_X7Y49/NN2END_S2_0 INT_R_X7Y50/IMUX24 INT_R_X7Y50/NE2A3 INT_R_X7Y50/NN2END0 VBRK_X18Y49/VBRK_WW2END3 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y46/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y47/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y47/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y48/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X8Y46/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X8Y46/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y46/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X8Y46/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X8Y46/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X8Y46/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y46/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X8Y47/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y47/INT_L.NR1END0->>IMUX_L32 INT_L_X8Y47/INT_L.NR1END0->>IMUX_L33 INT_L_X8Y47/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y47/INT_L.NR1END0->>IMUX_L9 INT_L_X8Y47/INT_L.NR1END0->>WR1BEG1 INT_L_X8Y48/INT_L.NE2END3->>IMUX_L23 INT_L_X8Y48/INT_L.NE2END3->>NL1BEG2 INT_L_X8Y48/INT_L.NN2END0->>IMUX_L16 INT_L_X8Y48/INT_L.NN2END0->>IMUX_L17 INT_L_X8Y48/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y48/INT_L.NN2END0->>IMUX_L40 INT_L_X8Y48/INT_L.NN2END0->>IMUX_L9 INT_L_X8Y48/INT_L.NN2END0->>NN2BEG0 INT_L_X8Y49/INT_L.EL1END2->>IMUX_L13 INT_L_X8Y49/INT_L.EL1END2->>IMUX_L5 INT_L_X8Y49/INT_L.NL1END2->>IMUX_L11 INT_L_X8Y50/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y50/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X8Y50/INT_L.NE2END3->>FAN_ALT1 INT_L_X8Y50/INT_L.NE2END3->>IMUX_L6 INT_L_X8Y50/INT_L.NN2END0->>IMUX_L16 INT_R_X5Y46/INT_R.SL1END0->>IMUX16 INT_R_X5Y47/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X5Y47/INT_R.WW2END3->>IMUX15 INT_R_X5Y47/INT_R.WW2END3->>IMUX7 INT_R_X5Y47/INT_R.WW2END3->>SR1BEG_S0 INT_R_X5Y48/INT_R.WW2END_N0_3->>IMUX8 INT_R_X7Y45/INT_R.SW2END0->>IMUX10 INT_R_X7Y45/INT_R.SW2END0->>IMUX25 INT_R_X7Y45/INT_R.SW2END0->>NL1BEG0 INT_R_X7Y46/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y46/INT_R.BYP_BOUNCE0->>IMUX2 INT_R_X7Y46/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X7Y46/INT_R.NL1END0->>BYP_ALT0 INT_R_X7Y46/INT_R.NL1END0->>IMUX40 INT_R_X7Y46/INT_R.NL1END0->>NN2BEG0 INT_R_X7Y47/INT_R.NN2END_S2_0->>IMUX39 INT_R_X7Y47/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X7Y47/INT_R.NW2END3->>IMUX14 INT_R_X7Y47/INT_R.NW2END3->>IMUX21 INT_R_X7Y47/INT_R.NW2END3->>IMUX38 INT_R_X7Y47/INT_R.NW2END3->>NE2BEG3 INT_R_X7Y47/INT_R.NW2END3->>NN2BEG3 INT_R_X7Y47/INT_R.WR1END1->>IMUX11 INT_R_X7Y48/INT_R.NN2END0->>IMUX16 INT_R_X7Y48/INT_R.NN2END0->>IMUX17 INT_R_X7Y48/INT_R.NN2END0->>IMUX32 INT_R_X7Y48/INT_R.NN2END0->>NN2BEG0 INT_R_X7Y49/INT_R.NN2END3->>EL1BEG2 INT_R_X7Y49/INT_R.NN2END3->>IMUX22 INT_R_X7Y49/INT_R.NN2END3->>NE2BEG3 INT_R_X7Y50/INT_R.NN2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 39, 

next_s[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y48/INT_INTERFACE_WW2END1 BRAM_L_X6Y45/BRAM_WW2END1_3 BRKH_INT_X8Y49/BRKH_INT_NN2A2 CLBLM_L_X8Y46/CLBLM_EL1BEG3 CLBLM_L_X8Y46/CLBLM_IMUX15 CLBLM_L_X8Y46/CLBLM_M_B1 CLBLM_L_X8Y47/CLBLM_ER1BEG1 CLBLM_L_X8Y47/CLBLM_IMUX27 CLBLM_L_X8Y47/CLBLM_IMUX31 CLBLM_L_X8Y47/CLBLM_IMUX34 CLBLM_L_X8Y47/CLBLM_IMUX42 CLBLM_L_X8Y47/CLBLM_IMUX6 CLBLM_L_X8Y47/CLBLM_L_A1 CLBLM_L_X8Y47/CLBLM_L_C6 CLBLM_L_X8Y47/CLBLM_L_D6 CLBLM_L_X8Y47/CLBLM_M_B4 CLBLM_L_X8Y47/CLBLM_M_C5 CLBLM_L_X8Y48/CLBLM_IMUX18 CLBLM_L_X8Y48/CLBLM_IMUX21 CLBLM_L_X8Y48/CLBLM_IMUX26 CLBLM_L_X8Y48/CLBLM_IMUX3 CLBLM_L_X8Y48/CLBLM_IMUX47 CLBLM_L_X8Y48/CLBLM_L_A2 CLBLM_L_X8Y48/CLBLM_L_B4 CLBLM_L_X8Y48/CLBLM_L_C4 CLBLM_L_X8Y48/CLBLM_M_B2 CLBLM_L_X8Y48/CLBLM_M_D5 CLBLM_L_X8Y48/CLBLM_WR1END0 CLBLM_L_X8Y48/CLBLM_WR1END2 CLBLM_L_X8Y49/CLBLM_IMUX0 CLBLM_L_X8Y49/CLBLM_IMUX24 CLBLM_L_X8Y49/CLBLM_IMUX8 CLBLM_L_X8Y49/CLBLM_L_A3 CLBLM_L_X8Y49/CLBLM_M_A5 CLBLM_L_X8Y49/CLBLM_M_B5 CLBLM_L_X8Y50/CLBLM_IMUX13 CLBLM_L_X8Y50/CLBLM_IMUX5 CLBLM_L_X8Y50/CLBLM_L_A6 CLBLM_L_X8Y50/CLBLM_L_B6 CLBLM_R_X5Y46/CLBLM_IMUX26 CLBLM_R_X5Y46/CLBLM_L_B4 CLBLM_R_X5Y47/CLBLM_IMUX11 CLBLM_R_X5Y47/CLBLM_IMUX18 CLBLM_R_X5Y47/CLBLM_M_A4 CLBLM_R_X5Y47/CLBLM_M_B2 CLBLM_R_X5Y48/CLBLM_IMUX11 CLBLM_R_X5Y48/CLBLM_M_A4 CLBLM_R_X5Y48/CLBLM_WW2END1 CLBLM_R_X7Y46/CLBLM_EL1BEG3 CLBLM_R_X7Y46/CLBLM_IMUX1 CLBLM_R_X7Y46/CLBLM_IMUX32 CLBLM_R_X7Y46/CLBLM_IMUX45 CLBLM_R_X7Y46/CLBLM_IMUX9 CLBLM_R_X7Y46/CLBLM_L_A5 CLBLM_R_X7Y46/CLBLM_M_A3 CLBLM_R_X7Y46/CLBLM_M_C1 CLBLM_R_X7Y46/CLBLM_M_D2 CLBLM_R_X7Y47/CLBLM_ER1BEG1 CLBLM_R_X7Y47/CLBLM_IMUX46 CLBLM_R_X7Y47/CLBLM_IMUX6 CLBLM_R_X7Y47/CLBLM_IMUX8 CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y47/CLBLM_L_A1 CLBLM_R_X7Y47/CLBLM_L_AQ CLBLM_R_X7Y47/CLBLM_L_D5 CLBLM_R_X7Y47/CLBLM_M_A5 CLBLM_R_X7Y48/CLBLM_IMUX1 CLBLM_R_X7Y48/CLBLM_IMUX27 CLBLM_R_X7Y48/CLBLM_IMUX28 CLBLM_R_X7Y48/CLBLM_M_A3 CLBLM_R_X7Y48/CLBLM_M_B4 CLBLM_R_X7Y48/CLBLM_M_C4 CLBLM_R_X7Y48/CLBLM_WR1END0 CLBLM_R_X7Y48/CLBLM_WR1END2 CLBLM_R_X7Y49/CLBLM_IMUX40 CLBLM_R_X7Y49/CLBLM_M_D1 INT_L_X6Y48/WW2A1 INT_L_X8Y46/EL1END3 INT_L_X8Y46/IMUX_L15 INT_L_X8Y46/NR1BEG3 INT_L_X8Y47/ER1END1 INT_L_X8Y47/IMUX_L27 INT_L_X8Y47/IMUX_L31 INT_L_X8Y47/IMUX_L34 INT_L_X8Y47/IMUX_L42 INT_L_X8Y47/IMUX_L6 INT_L_X8Y47/NL1BEG2 INT_L_X8Y47/NR1BEG1 INT_L_X8Y47/NR1END3 INT_L_X8Y47/WR1BEG_S0 INT_L_X8Y48/GFAN1 INT_L_X8Y48/IMUX_L18 INT_L_X8Y48/IMUX_L21 INT_L_X8Y48/IMUX_L26 INT_L_X8Y48/IMUX_L3 INT_L_X8Y48/IMUX_L47 INT_L_X8Y48/NL1BEG0 INT_L_X8Y48/NL1END2 INT_L_X8Y48/NL1END_S3_0 INT_L_X8Y48/NN2BEG2 INT_L_X8Y48/NR1END1 INT_L_X8Y48/WR1BEG0 INT_L_X8Y48/WR1BEG2 INT_L_X8Y49/IMUX_L0 INT_L_X8Y49/IMUX_L24 INT_L_X8Y49/IMUX_L8 INT_L_X8Y49/NL1END0 INT_L_X8Y49/NN2A2 INT_L_X8Y50/IMUX_L13 INT_L_X8Y50/IMUX_L5 INT_L_X8Y50/NN2END2 INT_R_X5Y46/IMUX26 INT_R_X5Y46/NR1BEG1 INT_R_X5Y46/SS2END1 INT_R_X5Y47/IMUX11 INT_R_X5Y47/IMUX18 INT_R_X5Y47/NR1END1 INT_R_X5Y47/SS2A1 INT_R_X5Y48/IMUX11 INT_R_X5Y48/SS2BEG1 INT_R_X5Y48/WW2END1 INT_R_X7Y46/EL1BEG3 INT_R_X7Y46/IMUX1 INT_R_X7Y46/IMUX32 INT_R_X7Y46/IMUX45 INT_R_X7Y46/IMUX9 INT_R_X7Y46/SL1END0 INT_R_X7Y46/SL1END2 INT_R_X7Y47/EL1BEG_N3 INT_R_X7Y47/ER1BEG1 INT_R_X7Y47/IMUX46 INT_R_X7Y47/IMUX6 INT_R_X7Y47/IMUX8 INT_R_X7Y47/LOGIC_OUTS0 INT_R_X7Y47/NN2BEG0 INT_R_X7Y47/SL1BEG0 INT_R_X7Y47/SL1BEG2 INT_R_X7Y47/SR1END2 INT_R_X7Y47/WR1END_S1_0 INT_R_X7Y48/IMUX1 INT_R_X7Y48/IMUX27 INT_R_X7Y48/IMUX28 INT_R_X7Y48/NN2A0 INT_R_X7Y48/NN2END_S2_0 INT_R_X7Y48/SR1BEG2 INT_R_X7Y48/WR1END0 INT_R_X7Y48/WR1END2 INT_R_X7Y48/WW2BEG1 INT_R_X7Y49/IMUX40 INT_R_X7Y49/NN2END0 VBRK_X18Y50/VBRK_WW2END1 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y47/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y47/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y48/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y47/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X8Y46/INT_L.EL1END3->>IMUX_L15 INT_L_X8Y46/INT_L.EL1END3->>NR1BEG3 INT_L_X8Y47/INT_L.ER1END1->>IMUX_L27 INT_L_X8Y47/INT_L.ER1END1->>IMUX_L34 INT_L_X8Y47/INT_L.ER1END1->>IMUX_L42 INT_L_X8Y47/INT_L.ER1END1->>NR1BEG1 INT_L_X8Y47/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y47/INT_L.NR1END3->>IMUX_L6 INT_L_X8Y47/INT_L.NR1END3->>NL1BEG2 INT_L_X8Y47/INT_L.NR1END3->>WR1BEG_S0 INT_L_X8Y48/INT_L.GFAN1->>IMUX_L21 INT_L_X8Y48/INT_L.NL1END2->>NN2BEG2 INT_L_X8Y48/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X8Y48/INT_L.NR1END1->>GFAN1 INT_L_X8Y48/INT_L.NR1END1->>IMUX_L18 INT_L_X8Y48/INT_L.NR1END1->>IMUX_L26 INT_L_X8Y48/INT_L.NR1END1->>IMUX_L3 INT_L_X8Y48/INT_L.NR1END1->>NL1BEG0 INT_L_X8Y48/INT_L.NR1END1->>WR1BEG2 INT_L_X8Y49/INT_L.NL1END0->>IMUX_L0 INT_L_X8Y49/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y49/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y50/INT_L.NN2END2->>IMUX_L13 INT_L_X8Y50/INT_L.NN2END2->>IMUX_L5 INT_R_X5Y46/INT_R.SS2END1->>IMUX26 INT_R_X5Y46/INT_R.SS2END1->>NR1BEG1 INT_R_X5Y47/INT_R.NR1END1->>IMUX11 INT_R_X5Y47/INT_R.NR1END1->>IMUX18 INT_R_X5Y48/INT_R.WW2END1->>IMUX11 INT_R_X5Y48/INT_R.WW2END1->>SS2BEG1 INT_R_X7Y46/INT_R.SL1END0->>IMUX1 INT_R_X7Y46/INT_R.SL1END0->>IMUX32 INT_R_X7Y46/INT_R.SL1END0->>IMUX9 INT_R_X7Y46/INT_R.SL1END2->>IMUX45 INT_R_X7Y47/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X7Y47/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y47/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X7Y47/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X7Y47/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X7Y47/INT_R.SR1END2->>IMUX46 INT_R_X7Y47/INT_R.SR1END2->>IMUX6 INT_R_X7Y47/INT_R.SR1END2->>SL1BEG2 INT_R_X7Y48/INT_R.WR1END0->>IMUX1 INT_R_X7Y48/INT_R.WR1END2->>IMUX27 INT_R_X7Y48/INT_R.WR1END2->>IMUX28 INT_R_X7Y48/INT_R.WR1END2->>SR1BEG2 INT_R_X7Y48/INT_R.WR1END2->>WW2BEG1 INT_R_X7Y49/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

DataBus_retimed[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt_reg_n_0_[0] - 
wires: CLBLM_L_X8Y47/CLBLM_WL1END3 CLBLM_L_X8Y48/CLBLM_IMUX0 CLBLM_L_X8Y48/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y48/CLBLM_L_A3 CLBLM_L_X8Y48/CLBLM_L_AQ CLBLM_R_X7Y47/CLBLM_IMUX31 CLBLM_R_X7Y47/CLBLM_IMUX7 CLBLM_R_X7Y47/CLBLM_M_A1 CLBLM_R_X7Y47/CLBLM_M_C5 CLBLM_R_X7Y47/CLBLM_WL1END3 INT_L_X8Y47/WL1BEG3 INT_L_X8Y48/IMUX_L0 INT_L_X8Y48/LOGIC_OUTS_L0 INT_L_X8Y48/WL1BEG_N3 INT_R_X7Y47/IMUX31 INT_R_X7Y47/IMUX7 INT_R_X7Y47/WL1END3 INT_R_X7Y48/WL1END_N1_3 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y48/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y48/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y48/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X7Y47/INT_R.WL1END3->>IMUX31 INT_R_X7Y47/INT_R.WL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

int_index_reg_n_0_[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y48/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y49/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X6Y52/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y45/BRAM_EL1BEG3_4 BRAM_L_X6Y45/BRAM_ER1BEG1_3 BRAM_L_X6Y50/BRAM_EE2BEG0_2 BRKH_INT_X5Y49/BRKH_INT_EL1BEG3 BRKH_INT_X5Y49/BRKH_INT_SS2A0 CLBLL_L_X4Y47/CLBLL_BYP0 CLBLL_L_X4Y47/CLBLL_L_AX CLBLM_L_X8Y49/CLBLM_EL1BEG1 CLBLM_L_X8Y49/CLBLM_IMUX2 CLBLM_L_X8Y49/CLBLM_M_A2 CLBLM_R_X5Y48/CLBLM_ER1BEG1 CLBLM_R_X5Y49/CLBLM_EL1BEG3 CLBLM_R_X5Y50/CLBLM_IMUX1 CLBLM_R_X5Y50/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y50/CLBLM_M_A3 CLBLM_R_X5Y50/CLBLM_M_AQ CLBLM_R_X5Y52/CLBLM_EE2BEG0 CLBLM_R_X5Y52/CLBLM_IMUX8 CLBLM_R_X5Y52/CLBLM_M_A5 CLBLM_R_X7Y47/CLBLM_IMUX2 CLBLM_R_X7Y47/CLBLM_M_A2 CLBLM_R_X7Y49/CLBLM_EL1BEG1 CLBLM_R_X7Y49/CLBLM_IMUX18 CLBLM_R_X7Y49/CLBLM_IMUX25 CLBLM_R_X7Y49/CLBLM_IMUX4 CLBLM_R_X7Y49/CLBLM_L_B5 CLBLM_R_X7Y49/CLBLM_M_A6 CLBLM_R_X7Y49/CLBLM_M_B2 CLBLM_R_X7Y52/CLBLM_IMUX1 CLBLM_R_X7Y52/CLBLM_IMUX17 CLBLM_R_X7Y52/CLBLM_M_A3 CLBLM_R_X7Y52/CLBLM_M_B3 INT_L_X4Y47/BYP_ALT0 INT_L_X4Y47/BYP_L0 INT_L_X4Y47/SW2END0 INT_L_X6Y47/SE2A1 INT_L_X6Y48/ER1END1 INT_L_X6Y48/NE2BEG1 INT_L_X6Y48/SE2BEG1 INT_L_X6Y49/EL1BEG2 INT_L_X6Y49/EL1END3 INT_L_X6Y49/NE2A1 INT_L_X6Y52/EE2A0 INT_L_X8Y49/EL1END1 INT_L_X8Y49/IMUX_L2 INT_R_X5Y47/SW2A0 INT_R_X5Y48/ER1BEG1 INT_R_X5Y48/SS2END0 INT_R_X5Y48/SW2BEG0 INT_R_X5Y49/EL1BEG3 INT_R_X5Y49/SS2A0 INT_R_X5Y50/EL1BEG_N3 INT_R_X5Y50/IMUX1 INT_R_X5Y50/LOGIC_OUTS4 INT_R_X5Y50/NN2BEG0 INT_R_X5Y50/SS2BEG0 INT_R_X5Y51/NN2A0 INT_R_X5Y51/NN2END_S2_0 INT_R_X5Y52/EE2BEG0 INT_R_X5Y52/IMUX8 INT_R_X5Y52/NN2END0 INT_R_X7Y47/IMUX2 INT_R_X7Y47/SE2END1 INT_R_X7Y49/EL1BEG1 INT_R_X7Y49/EL1END2 INT_R_X7Y49/IMUX18 INT_R_X7Y49/IMUX25 INT_R_X7Y49/IMUX4 INT_R_X7Y49/NE2END1 INT_R_X7Y52/EE2END0 INT_R_X7Y52/IMUX1 INT_R_X7Y52/IMUX17 VBRK_X18Y50/VBRK_ER1BEG1 VBRK_X18Y51/VBRK_EL1BEG3 VBRK_X18Y55/VBRK_EE2BEG0 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y50/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y50/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X4Y47/INT_L.BYP_ALT0->>BYP_L0 INT_L_X4Y47/INT_L.SW2END0->>BYP_ALT0 INT_L_X6Y48/INT_L.ER1END1->>NE2BEG1 INT_L_X6Y48/INT_L.ER1END1->>SE2BEG1 INT_L_X6Y49/INT_L.EL1END3->>EL1BEG2 INT_L_X8Y49/INT_L.EL1END1->>IMUX_L2 INT_R_X5Y48/INT_R.SS2END0->>ER1BEG1 INT_R_X5Y48/INT_R.SS2END0->>SW2BEG0 INT_R_X5Y50/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X5Y50/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X5Y50/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X5Y50/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X5Y52/INT_R.NN2END0->>EE2BEG0 INT_R_X5Y52/INT_R.NN2END0->>IMUX8 INT_R_X7Y47/INT_R.SE2END1->>IMUX2 INT_R_X7Y49/INT_R.EL1END2->>EL1BEG1 INT_R_X7Y49/INT_R.EL1END2->>IMUX4 INT_R_X7Y49/INT_R.NE2END1->>IMUX18 INT_R_X7Y49/INT_R.NE2END1->>IMUX25 INT_R_X7Y52/INT_R.EE2END0->>IMUX1 INT_R_X7Y52/INT_R.EE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

DataBus_retimed[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt_reg_n_0_[1] - 
wires: BRKH_INT_X7Y49/BRKH_INT_WL1END3 BRKH_INT_X8Y49/BRKH_INT_FAN_BOUNCE_S3_0 BRKH_INT_X8Y49/BRKH_INT_WL1BEG3 CLBLM_L_X8Y49/CLBLM_IMUX4 CLBLM_L_X8Y49/CLBLM_M_A6 CLBLM_L_X8Y49/CLBLM_WL1END3 CLBLM_L_X8Y50/CLBLM_IMUX0 CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y50/CLBLM_L_A3 CLBLM_L_X8Y50/CLBLM_L_AQ CLBLM_R_X7Y49/CLBLM_IMUX23 CLBLM_R_X7Y49/CLBLM_L_C3 CLBLM_R_X7Y49/CLBLM_WL1END3 INT_L_X8Y49/FAN_BOUNCE_S3_0 INT_L_X8Y49/IMUX_L4 INT_L_X8Y49/WL1BEG3 INT_L_X8Y50/FAN_ALT0 INT_L_X8Y50/FAN_BOUNCE0 INT_L_X8Y50/IMUX_L0 INT_L_X8Y50/LOGIC_OUTS_L0 INT_L_X8Y50/WL1BEG_N3 INT_R_X7Y49/IMUX23 INT_R_X7Y49/WL1END3 INT_R_X7Y50/WL1END_N1_3 
pips: CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y50/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X8Y49/INT_L.FAN_BOUNCE_S3_0->>IMUX_L4 INT_L_X8Y50/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X8Y50/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X8Y50/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y50/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X7Y49/INT_R.WL1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

int_index_reg_n_0_[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y47/INT_INTERFACE_EE2A0 BRAM_INT_INTERFACE_L_X6Y53/INT_INTERFACE_WR1END1 BRAM_L_X6Y45/BRAM_EE2A0_2 BRAM_L_X6Y50/BRAM_WR1END1_3 BRKH_INT_X6Y49/BRKH_INT_NN6B0 CLBLL_L_X4Y47/CLBLL_IMUX9 CLBLL_L_X4Y47/CLBLL_LL_AQ CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y47/CLBLL_L_A5 CLBLM_L_X8Y48/CLBLM_EL1BEG3 CLBLM_L_X8Y49/CLBLM_IMUX7 CLBLM_L_X8Y49/CLBLM_M_A1 CLBLM_R_X5Y47/CLBLM_EE2A0 CLBLM_R_X5Y52/CLBLM_IMUX11 CLBLM_R_X5Y52/CLBLM_M_A4 CLBLM_R_X5Y53/CLBLM_WR1END1 CLBLM_R_X7Y48/CLBLM_EL1BEG3 CLBLM_R_X7Y49/CLBLM_IMUX1 CLBLM_R_X7Y49/CLBLM_IMUX16 CLBLM_R_X7Y49/CLBLM_IMUX17 CLBLM_R_X7Y49/CLBLM_L_B3 CLBLM_R_X7Y49/CLBLM_M_A3 CLBLM_R_X7Y49/CLBLM_M_B3 CLBLM_R_X7Y52/CLBLM_IMUX11 CLBLM_R_X7Y52/CLBLM_IMUX27 CLBLM_R_X7Y52/CLBLM_M_A4 CLBLM_R_X7Y52/CLBLM_M_B4 INT_L_X4Y47/EE2BEG0 INT_L_X4Y47/IMUX_L9 INT_L_X4Y47/LOGIC_OUTS_L4 INT_L_X6Y47/EE2END0 INT_L_X6Y47/NN6BEG0 INT_L_X6Y47/NR1BEG0 INT_L_X6Y48/NE2BEG0 INT_L_X6Y48/NN6A0 INT_L_X6Y48/NR1END0 INT_L_X6Y49/NE2A0 INT_L_X6Y49/NN6B0 INT_L_X6Y50/NN6C0 INT_L_X6Y51/NN6D0 INT_L_X6Y52/ER1BEG1 INT_L_X6Y52/NN6E0 INT_L_X6Y52/NN6END_S1_0 INT_L_X6Y52/SR1BEG_S0 INT_L_X6Y53/NN6END0 INT_L_X6Y53/WR1BEG1 INT_L_X8Y48/EL1END3 INT_L_X8Y48/NR1BEG3 INT_L_X8Y49/IMUX_L7 INT_L_X8Y49/NR1END3 INT_R_X5Y47/EE2A0 INT_R_X5Y52/IMUX11 INT_R_X5Y52/SR1END1 INT_R_X5Y53/SR1BEG1 INT_R_X5Y53/WR1END1 INT_R_X7Y48/EL1BEG3 INT_R_X7Y48/NE2END_S3_0 INT_R_X7Y49/EL1BEG_N3 INT_R_X7Y49/IMUX1 INT_R_X7Y49/IMUX16 INT_R_X7Y49/IMUX17 INT_R_X7Y49/NE2END0 INT_R_X7Y52/ER1END1 INT_R_X7Y52/IMUX11 INT_R_X7Y52/IMUX27 VBRK_X18Y49/VBRK_EE2A0 VBRK_X18Y56/VBRK_WR1END1 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y47/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X4Y47/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X4Y47/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X6Y47/INT_L.EE2END0->>NN6BEG0 INT_L_X6Y47/INT_L.EE2END0->>NR1BEG0 INT_L_X6Y48/INT_L.NR1END0->>NE2BEG0 INT_L_X6Y52/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X6Y52/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X6Y53/INT_L.NN6END0->>WR1BEG1 INT_L_X8Y48/INT_L.EL1END3->>NR1BEG3 INT_L_X8Y49/INT_L.NR1END3->>IMUX_L7 INT_R_X5Y52/INT_R.SR1END1->>IMUX11 INT_R_X5Y53/INT_R.WR1END1->>SR1BEG1 INT_R_X7Y49/INT_R.NE2END0->>EL1BEG_N3 INT_R_X7Y49/INT_R.NE2END0->>IMUX1 INT_R_X7Y49/INT_R.NE2END0->>IMUX16 INT_R_X7Y49/INT_R.NE2END0->>IMUX17 INT_R_X7Y52/INT_R.ER1END1->>IMUX11 INT_R_X7Y52/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

DataBus_retimed[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed[2]_i_2_n_0 - 
wires: CLBLM_R_X7Y49/CLBLM_IMUX7 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y49/CLBLM_M_A1 CLBLM_R_X7Y49/CLBLM_M_D INT_R_X7Y49/IMUX7 INT_R_X7Y49/LOGIC_OUTS15 
pips: CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y49/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y49/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt_reg_n_0_[2] - 
wires: BRKH_INT_X8Y49/BRKH_INT_SW2A1 CLBLM_L_X8Y49/CLBLM_SW2A1 CLBLM_L_X8Y50/CLBLM_IMUX19 CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y50/CLBLM_L_B2 CLBLM_L_X8Y50/CLBLM_L_BQ CLBLM_R_X7Y49/CLBLM_IMUX11 CLBLM_R_X7Y49/CLBLM_IMUX27 CLBLM_R_X7Y49/CLBLM_M_A4 CLBLM_R_X7Y49/CLBLM_M_B4 CLBLM_R_X7Y49/CLBLM_SW2A1 INT_L_X8Y49/SW2A1 INT_L_X8Y50/IMUX_L19 INT_L_X8Y50/LOGIC_OUTS_L1 INT_L_X8Y50/SW2BEG1 INT_R_X7Y49/IMUX11 INT_R_X7Y49/IMUX27 INT_R_X7Y49/SW2END1 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y50/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X8Y50/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y50/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X7Y49/INT_R.SW2END1->>IMUX11 INT_R_X7Y49/INT_R.SW2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DataBus_retimed[2]_i_3_n_0 - 
wires: CLBLM_R_X7Y49/CLBLM_IMUX8 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y49/CLBLM_M_A5 CLBLM_R_X7Y49/CLBLM_M_CMUX INT_R_X7Y49/IMUX8 INT_R_X7Y49/LOGIC_OUTS22 
pips: CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y49/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X7Y49/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg_n_0_[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y48/INT_INTERFACE_EL1BEG3 BRAM_L_X6Y45/BRAM_EL1BEG3_3 BRKH_INT_X5Y49/BRKH_INT_NN2BEG0 CLBLL_L_X4Y47/CLBLL_IMUX13 CLBLL_L_X4Y47/CLBLL_LL_BQ CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y47/CLBLL_L_B6 CLBLM_R_X5Y48/CLBLM_EL1BEG3 CLBLM_R_X5Y52/CLBLM_IMUX0 CLBLM_R_X5Y52/CLBLM_IMUX1 CLBLM_R_X5Y52/CLBLM_L_A3 CLBLM_R_X5Y52/CLBLM_M_A3 CLBLM_R_X7Y49/CLBLM_IMUX15 CLBLM_R_X7Y49/CLBLM_IMUX2 CLBLM_R_X7Y49/CLBLM_M_A2 CLBLM_R_X7Y49/CLBLM_M_B1 INT_L_X4Y47/FAN_ALT3 INT_L_X4Y47/FAN_BOUNCE3 INT_L_X4Y47/IMUX_L13 INT_L_X4Y47/LOGIC_OUTS_L5 INT_L_X4Y47/NL1BEG0 INT_L_X4Y47/NL1END_S3_0 INT_L_X4Y48/NE2BEG0 INT_L_X4Y48/NL1END0 INT_L_X4Y49/NE2A0 INT_L_X6Y48/EL1END3 INT_L_X6Y48/ER1BEG_S0 INT_L_X6Y48/NE2BEG3 INT_L_X6Y49/ER1BEG0 INT_L_X6Y49/NE2A3 INT_R_X5Y48/EL1BEG3 INT_R_X5Y48/NE2END_S3_0 INT_R_X5Y49/EL1BEG_N3 INT_R_X5Y49/NE2END0 INT_R_X5Y49/NN2BEG0 INT_R_X5Y50/NN2A0 INT_R_X5Y50/NN2END_S2_0 INT_R_X5Y51/NN2END0 INT_R_X5Y51/NR1BEG0 INT_R_X5Y52/IMUX0 INT_R_X5Y52/IMUX1 INT_R_X5Y52/NR1END0 INT_R_X7Y49/ER1END0 INT_R_X7Y49/IMUX15 INT_R_X7Y49/IMUX2 INT_R_X7Y49/NE2END3 VBRK_X18Y50/VBRK_EL1BEG3 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y47/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y47/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y47/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X4Y47/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X4Y47/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X4Y48/INT_L.NL1END0->>NE2BEG0 INT_L_X6Y48/INT_L.EL1END3->>ER1BEG_S0 INT_L_X6Y48/INT_L.EL1END3->>NE2BEG3 INT_R_X5Y49/INT_R.NE2END0->>EL1BEG_N3 INT_R_X5Y49/INT_R.NE2END0->>NN2BEG0 INT_R_X5Y51/INT_R.NN2END0->>NR1BEG0 INT_R_X5Y52/INT_R.NR1END0->>IMUX0 INT_R_X5Y52/INT_R.NR1END0->>IMUX1 INT_R_X7Y49/INT_R.ER1END0->>IMUX2 INT_R_X7Y49/INT_R.NE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

DataBus_retimed[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed[7]_i_3_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_IMUX47 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y47/CLBLM_M_B CLBLM_L_X8Y47/CLBLM_M_BMUX CLBLM_L_X8Y47/CLBLM_M_D5 INT_L_X8Y47/IMUX_L47 INT_L_X8Y47/LOGIC_OUTS_L21 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y47/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X8Y47/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y47/INT_L.LOGIC_OUTS_L21->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DataBus_retimed[7]_i_4_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_IMUX12 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y47/CLBLM_M_B6 CLBLM_L_X8Y47/CLBLM_M_C INT_L_X8Y47/IMUX_L12 INT_L_X8Y47/LOGIC_OUTS_L14 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y47/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y47/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

next_s14_out - 
wires: CLBLM_L_X8Y46/CLBLM_SW2A0 CLBLM_L_X8Y49/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y49/CLBLM_M_C CLBLM_R_X7Y46/CLBLM_IMUX10 CLBLM_R_X7Y46/CLBLM_L_A4 CLBLM_R_X7Y46/CLBLM_SW2A0 CLBLM_R_X7Y47/CLBLM_IMUX0 CLBLM_R_X7Y47/CLBLM_L_A3 INT_L_X8Y46/SW2A0 INT_L_X8Y47/SL1END3 INT_L_X8Y47/SR1BEG_S0 INT_L_X8Y47/SW2BEG0 INT_L_X8Y48/SL1BEG3 INT_L_X8Y48/SR1END3 INT_L_X8Y49/LOGIC_OUTS_L14 INT_L_X8Y49/SR1BEG3 INT_L_X8Y49/SR1END_N3_3 INT_R_X7Y46/IMUX10 INT_R_X7Y46/NL1BEG0 INT_R_X7Y46/NL1END_S3_0 INT_R_X7Y46/SW2END0 INT_R_X7Y47/IMUX0 INT_R_X7Y47/NL1END0 
pips: CLBLM_L_X8Y49/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X8Y47/INT_L.SL1END3->>SR1BEG_S0 INT_L_X8Y47/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X8Y48/INT_L.SR1END3->>SL1BEG3 INT_L_X8Y49/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_R_X7Y46/INT_R.SW2END0->>IMUX10 INT_R_X7Y46/INT_R.SW2END0->>NL1BEG0 INT_R_X7Y47/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[0]_i_2_n_0 - 
wires: CLBLM_R_X7Y46/CLBLM_IMUX5 CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y46/CLBLM_L_A6 CLBLM_R_X7Y46/CLBLM_L_C INT_R_X7Y46/IMUX5 INT_R_X7Y46/LOGIC_OUTS10 
pips: CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y46/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y46/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[3]_i_5_n_0 - 
wires: BRKH_INT_X8Y49/BRKH_INT_SS2A1 CLBLM_L_X8Y46/CLBLM_ER1BEG3 CLBLM_L_X8Y46/CLBLM_IMUX7 CLBLM_L_X8Y46/CLBLM_M_A1 CLBLM_L_X8Y47/CLBLM_SW2A1 CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y50/CLBLM_M_B CLBLM_R_X7Y46/CLBLM_ER1BEG3 CLBLM_R_X7Y46/CLBLM_IMUX3 CLBLM_R_X7Y46/CLBLM_L_A2 CLBLM_R_X7Y47/CLBLM_IMUX3 CLBLM_R_X7Y47/CLBLM_L_A2 CLBLM_R_X7Y47/CLBLM_SW2A1 INT_L_X8Y46/ER1END3 INT_L_X8Y46/IMUX_L7 INT_L_X8Y47/ER1END_N3_3 INT_L_X8Y47/SW2A1 INT_L_X8Y48/SS2END1 INT_L_X8Y48/SW2BEG1 INT_L_X8Y49/SS2A1 INT_L_X8Y50/LOGIC_OUTS_L13 INT_L_X8Y50/SS2BEG1 INT_R_X7Y46/ER1BEG3 INT_R_X7Y46/IMUX3 INT_R_X7Y46/SL1END1 INT_R_X7Y46/SR1END2 INT_R_X7Y47/IMUX3 INT_R_X7Y47/SL1BEG1 INT_R_X7Y47/SR1BEG2 INT_R_X7Y47/SW2END1 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y50/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X8Y46/INT_L.ER1END3->>IMUX_L7 INT_L_X8Y48/INT_L.SS2END1->>SW2BEG1 INT_L_X8Y50/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_R_X7Y46/INT_R.SL1END1->>IMUX3 INT_R_X7Y46/INT_R.SR1END2->>ER1BEG3 INT_R_X7Y47/INT_R.SW2END1->>IMUX3 INT_R_X7Y47/INT_R.SW2END1->>SL1BEG1 INT_R_X7Y47/INT_R.SW2END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_next_s[0]_i_3_n_0 - 
wires: CLBLM_R_X7Y46/CLBLM_IMUX0 CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y46/CLBLM_L_A3 CLBLM_R_X7Y46/CLBLM_M_A INT_R_X7Y46/IMUX0 INT_R_X7Y46/LOGIC_OUTS12 
pips: CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y46/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X7Y46/INT_R.LOGIC_OUTS12->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

next_s1 - 
wires: CLBLM_L_X8Y46/CLBLM_IMUX18 CLBLM_L_X8Y46/CLBLM_M_B2 CLBLM_L_X8Y46/CLBLM_SE2A1 CLBLM_L_X8Y46/CLBLM_WL1END3 CLBLM_L_X8Y47/CLBLM_SE2A0 CLBLM_R_X7Y46/CLBLM_IMUX23 CLBLM_R_X7Y46/CLBLM_L_C3 CLBLM_R_X7Y46/CLBLM_SE2A1 CLBLM_R_X7Y46/CLBLM_WL1END3 CLBLM_R_X7Y47/CLBLM_IMUX19 CLBLM_R_X7Y47/CLBLM_IMUX20 CLBLM_R_X7Y47/CLBLM_L_B2 CLBLM_R_X7Y47/CLBLM_L_C2 CLBLM_R_X7Y47/CLBLM_SE2A0 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y48/CLBLM_L_A INT_L_X8Y46/IMUX_L18 INT_L_X8Y46/SE2END1 INT_L_X8Y46/WL1BEG3 INT_L_X8Y47/SE2END0 INT_L_X8Y47/WL1BEG_N3 INT_R_X7Y46/IMUX23 INT_R_X7Y46/SE2A1 INT_R_X7Y46/WL1END3 INT_R_X7Y47/IMUX19 INT_R_X7Y47/IMUX20 INT_R_X7Y47/SE2A0 INT_R_X7Y47/SE2BEG1 INT_R_X7Y47/SR1END1 INT_R_X7Y47/WL1END_N1_3 INT_R_X7Y48/LOGIC_OUTS8 INT_R_X7Y48/SE2BEG0 INT_R_X7Y48/SR1BEG1 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y46/INT_L.SE2END1->>IMUX_L18 INT_L_X8Y47/INT_L.SE2END0->>WL1BEG_N3 INT_R_X7Y46/INT_R.WL1END3->>IMUX23 INT_R_X7Y47/INT_R.SR1END1->>IMUX19 INT_R_X7Y47/INT_R.SR1END1->>IMUX20 INT_R_X7Y47/INT_R.SR1END1->>SE2BEG1 INT_R_X7Y48/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X7Y48/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

int_type_reg_n_0_[1] - 
wires: CLBLM_R_X7Y45/CLBLM_IMUX19 CLBLM_R_X7Y45/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y45/CLBLM_L_B2 CLBLM_R_X7Y45/CLBLM_L_BQ CLBLM_R_X7Y46/CLBLM_IMUX34 CLBLM_R_X7Y46/CLBLM_L_C6 CLBLM_R_X7Y47/CLBLM_IMUX25 CLBLM_R_X7Y47/CLBLM_IMUX34 CLBLM_R_X7Y47/CLBLM_L_B5 CLBLM_R_X7Y47/CLBLM_L_C6 INT_R_X7Y45/IMUX19 INT_R_X7Y45/LOGIC_OUTS1 INT_R_X7Y45/NN2BEG1 INT_R_X7Y45/NR1BEG1 INT_R_X7Y46/IMUX34 INT_R_X7Y46/NN2A1 INT_R_X7Y46/NR1END1 INT_R_X7Y47/IMUX25 INT_R_X7Y47/IMUX34 INT_R_X7Y47/NN2END1 
pips: CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y45/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X7Y45/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y45/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X7Y45/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y46/INT_R.NR1END1->>IMUX34 INT_R_X7Y47/INT_R.NN2END1->>IMUX25 INT_R_X7Y47/INT_R.NN2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

int_type_reg_n_0_[0] - 
wires: CLBLM_R_X7Y45/CLBLM_IMUX0 CLBLM_R_X7Y45/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y45/CLBLM_L_A3 CLBLM_R_X7Y45/CLBLM_L_AQ CLBLM_R_X7Y46/CLBLM_IMUX21 CLBLM_R_X7Y46/CLBLM_L_C4 CLBLM_R_X7Y47/CLBLM_IMUX16 CLBLM_R_X7Y47/CLBLM_IMUX23 CLBLM_R_X7Y47/CLBLM_L_B3 CLBLM_R_X7Y47/CLBLM_L_C3 INT_L_X6Y47/EL1BEG3 INT_L_X6Y47/NW2END_S0_0 INT_L_X6Y48/EL1BEG_N3 INT_L_X6Y48/NW2END0 INT_R_X7Y45/IMUX0 INT_R_X7Y45/LOGIC_OUTS0 INT_R_X7Y45/NN2BEG0 INT_R_X7Y46/FAN_BOUNCE_S3_4 INT_R_X7Y46/IMUX21 INT_R_X7Y46/NN2A0 INT_R_X7Y46/NN2END_S2_0 INT_R_X7Y47/EL1END3 INT_R_X7Y47/FAN_ALT4 INT_R_X7Y47/FAN_BOUNCE4 INT_R_X7Y47/IMUX16 INT_R_X7Y47/IMUX23 INT_R_X7Y47/NN2END0 INT_R_X7Y47/NW2BEG0 INT_R_X7Y48/NW2A0 
pips: CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y45/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X6Y48/INT_L.NW2END0->>EL1BEG_N3 INT_R_X7Y45/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y45/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X7Y46/INT_R.FAN_BOUNCE_S3_4->>IMUX21 INT_R_X7Y47/INT_R.EL1END3->>IMUX23 INT_R_X7Y47/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X7Y47/INT_R.NN2END0->>FAN_ALT4 INT_R_X7Y47/INT_R.NN2END0->>IMUX16 INT_R_X7Y47/INT_R.NN2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

FSM_sequential_next_s[1]_i_8_n_0 - 
wires: CLBLM_R_X7Y45/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y45/CLBLM_M_CMUX CLBLM_R_X7Y46/CLBLM_IMUX11 CLBLM_R_X7Y46/CLBLM_IMUX35 CLBLM_R_X7Y46/CLBLM_M_A4 CLBLM_R_X7Y46/CLBLM_M_C6 INT_R_X7Y45/LOGIC_OUTS22 INT_R_X7Y45/NL1BEG2 INT_R_X7Y45/NL1BEG_N3 INT_R_X7Y46/IMUX11 INT_R_X7Y46/IMUX35 INT_R_X7Y46/NL1END2 
pips: CLBLM_R_X7Y45/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X7Y45/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X7Y45/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y46/INT_R.NL1END2->>IMUX11 INT_R_X7Y46/INT_R.NL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pt[0][2]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_WR1END3 BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_WW2END1 BRAM_L_X6Y45/BRAM_WR1END3_1 BRAM_L_X6Y45/BRAM_WW2END1_1 CLBLM_L_X8Y46/CLBLM_ER1BEG2 CLBLM_L_X8Y46/CLBLM_IMUX28 CLBLM_L_X8Y46/CLBLM_IMUX45 CLBLM_L_X8Y46/CLBLM_M_C4 CLBLM_L_X8Y46/CLBLM_M_D2 CLBLM_R_X5Y46/CLBLM_IMUX20 CLBLM_R_X5Y46/CLBLM_IMUX46 CLBLM_R_X5Y46/CLBLM_L_C2 CLBLM_R_X5Y46/CLBLM_L_D5 CLBLM_R_X5Y46/CLBLM_WR1END3 CLBLM_R_X5Y46/CLBLM_WW2END1 CLBLM_R_X7Y45/CLBLM_IMUX14 CLBLM_R_X7Y45/CLBLM_IMUX30 CLBLM_R_X7Y45/CLBLM_IMUX6 CLBLM_R_X7Y45/CLBLM_L_A1 CLBLM_R_X7Y45/CLBLM_L_B1 CLBLM_R_X7Y45/CLBLM_L_C5 CLBLM_R_X7Y46/CLBLM_ER1BEG2 CLBLM_R_X7Y46/CLBLM_IMUX16 CLBLM_R_X7Y46/CLBLM_IMUX18 CLBLM_R_X7Y46/CLBLM_IMUX22 CLBLM_R_X7Y46/CLBLM_IMUX8 CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y46/CLBLM_L_B3 CLBLM_R_X7Y46/CLBLM_L_DMUX CLBLM_R_X7Y46/CLBLM_M_A5 CLBLM_R_X7Y46/CLBLM_M_B2 CLBLM_R_X7Y46/CLBLM_M_C3 INT_L_X6Y46/WR1BEG3 INT_L_X6Y46/WR1END2 INT_L_X6Y46/WW2A1 INT_L_X8Y46/ER1END2 INT_L_X8Y46/IMUX_L28 INT_L_X8Y46/IMUX_L45 INT_R_X5Y46/IMUX20 INT_R_X5Y46/IMUX46 INT_R_X5Y46/WR1END3 INT_R_X5Y46/WW2END1 INT_R_X7Y45/FAN_BOUNCE_S3_2 INT_R_X7Y45/IMUX14 INT_R_X7Y45/IMUX30 INT_R_X7Y45/IMUX6 INT_R_X7Y46/BYP_ALT4 INT_R_X7Y46/BYP_BOUNCE4 INT_R_X7Y46/ER1BEG2 INT_R_X7Y46/FAN_ALT2 INT_R_X7Y46/FAN_BOUNCE2 INT_R_X7Y46/IMUX16 INT_R_X7Y46/IMUX18 INT_R_X7Y46/IMUX22 INT_R_X7Y46/IMUX8 INT_R_X7Y46/LOGIC_OUTS19 INT_R_X7Y46/WR1BEG2 INT_R_X7Y46/WW2BEG1 VBRK_X18Y48/VBRK_WR1END3 VBRK_X18Y48/VBRK_WW2END1 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y46/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X6Y46/INT_L.WR1END2->>WR1BEG3 INT_L_X8Y46/INT_L.ER1END2->>IMUX_L28 INT_L_X8Y46/INT_L.ER1END2->>IMUX_L45 INT_R_X5Y46/INT_R.WR1END3->>IMUX46 INT_R_X5Y46/INT_R.WW2END1->>IMUX20 INT_R_X7Y45/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X7Y45/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X7Y45/INT_R.FAN_BOUNCE_S3_2->>IMUX6 INT_R_X7Y46/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y46/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X7Y46/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y46/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X7Y46/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X7Y46/INT_R.LOGIC_OUTS19->>BYP_ALT4 INT_R_X7Y46/INT_R.LOGIC_OUTS19->>ER1BEG2 INT_R_X7Y46/INT_R.LOGIC_OUTS19->>FAN_ALT2 INT_R_X7Y46/INT_R.LOGIC_OUTS19->>IMUX18 INT_R_X7Y46/INT_R.LOGIC_OUTS19->>WR1BEG2 INT_R_X7Y46/INT_R.LOGIC_OUTS19->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

FSM_sequential_next_s[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y47/CLBLM_M_D CLBLM_R_X7Y48/CLBLM_IMUX7 CLBLM_R_X7Y48/CLBLM_M_A1 INT_R_X7Y47/LOGIC_OUTS15 INT_R_X7Y47/NR1BEG3 INT_R_X7Y48/IMUX7 INT_R_X7Y48/NR1END3 
pips: CLBLM_R_X7Y47/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X7Y47/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X7Y48/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[1]_i_3_n_0 - 
wires: CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y47/CLBLM_L_B CLBLM_R_X7Y47/CLBLM_L_BMUX CLBLM_R_X7Y48/CLBLM_IMUX11 CLBLM_R_X7Y48/CLBLM_M_A4 INT_R_X7Y47/LOGIC_OUTS17 INT_R_X7Y47/NL1BEG2 INT_R_X7Y48/IMUX11 INT_R_X7Y48/NL1END2 
pips: CLBLM_R_X7Y47/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X7Y47/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X7Y47/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X7Y48/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[1]_i_4_n_0 - 
wires: CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y46/CLBLM_M_C CLBLM_R_X7Y48/CLBLM_IMUX4 CLBLM_R_X7Y48/CLBLM_M_A6 INT_R_X7Y46/LOGIC_OUTS14 INT_R_X7Y46/NN2BEG2 INT_R_X7Y47/NN2A2 INT_R_X7Y48/IMUX4 INT_R_X7Y48/NN2END2 
pips: CLBLM_R_X7Y46/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X7Y46/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X7Y48/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[1]_i_5_n_0 - 
wires: BRKH_INT_X8Y49/BRKH_INT_SS2A3 CLBLM_L_X8Y47/CLBLM_SW2A3 CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y50/CLBLM_M_D CLBLM_R_X7Y47/CLBLM_SW2A3 CLBLM_R_X7Y48/CLBLM_IMUX8 CLBLM_R_X7Y48/CLBLM_M_A5 INT_L_X8Y47/SW2A3 INT_L_X8Y48/SS2END3 INT_L_X8Y48/SW2BEG3 INT_L_X8Y49/SS2A3 INT_L_X8Y49/SS2END_N0_3 INT_L_X8Y50/LOGIC_OUTS_L15 INT_L_X8Y50/SS2BEG3 INT_R_X7Y47/SW2END3 INT_R_X7Y48/IMUX8 INT_R_X7Y48/SW2END_N0_3 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y48/INT_L.SS2END3->>SW2BEG3 INT_L_X8Y50/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_R_X7Y48/INT_R.SW2END_N0_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[1]_i_6_n_0 - 
wires: BRKH_INT_X7Y49/BRKH_INT_ER1BEG_S0 CLBLM_L_X8Y50/CLBLM_ER1BEG0 CLBLM_L_X8Y50/CLBLM_IMUX17 CLBLM_L_X8Y50/CLBLM_M_B3 CLBLM_R_X7Y48/CLBLM_IMUX2 CLBLM_R_X7Y48/CLBLM_M_A2 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y49/CLBLM_L_D CLBLM_R_X7Y49/CLBLM_L_DMUX CLBLM_R_X7Y50/CLBLM_ER1BEG0 INT_L_X8Y50/ER1END0 INT_L_X8Y50/IMUX_L17 INT_R_X7Y48/IMUX2 INT_R_X7Y48/SL1END1 INT_R_X7Y49/ER1BEG_S0 INT_R_X7Y49/LOGIC_OUTS11 INT_R_X7Y49/LOGIC_OUTS19 INT_R_X7Y49/SL1BEG1 INT_R_X7Y50/ER1BEG0 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X8Y50/INT_L.ER1END0->>IMUX_L17 INT_R_X7Y48/INT_R.SL1END1->>IMUX2 INT_R_X7Y49/INT_R.LOGIC_OUTS11->>ER1BEG_S0 INT_R_X7Y49/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[3]_i_11_n_0 - 
wires: CLBLM_L_X8Y46/CLBLM_IMUX12 CLBLM_L_X8Y46/CLBLM_M_B6 CLBLM_L_X8Y46/CLBLM_SE2A2 CLBLM_R_X7Y46/CLBLM_SE2A2 CLBLM_R_X7Y47/CLBLM_IMUX13 CLBLM_R_X7Y47/CLBLM_L_B6 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y48/CLBLM_L_C INT_L_X8Y46/IMUX_L12 INT_L_X8Y46/SE2END2 INT_R_X7Y46/SE2A2 INT_R_X7Y47/IMUX13 INT_R_X7Y47/SE2BEG2 INT_R_X7Y47/SL1END2 INT_R_X7Y48/LOGIC_OUTS10 INT_R_X7Y48/SL1BEG2 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y46/INT_L.SE2END2->>IMUX_L12 INT_R_X7Y47/INT_R.SL1END2->>IMUX13 INT_R_X7Y47/INT_R.SL1END2->>SE2BEG2 INT_R_X7Y48/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[1]_i_7_n_0 - 
wires: CLBLM_R_X7Y47/CLBLM_IMUX26 CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y47/CLBLM_L_B4 CLBLM_R_X7Y47/CLBLM_L_DMUX INT_R_X7Y47/IMUX26 INT_R_X7Y47/LOGIC_OUTS19 
pips: CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y47/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y47/INT_R.LOGIC_OUTS19->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_8_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX24 CLBLM_L_X8Y50/CLBLM_IMUX32 CLBLM_L_X8Y50/CLBLM_IMUX33 CLBLM_L_X8Y50/CLBLM_IMUX40 CLBLM_L_X8Y50/CLBLM_L_C1 CLBLM_L_X8Y50/CLBLM_M_B5 CLBLM_L_X8Y50/CLBLM_M_C1 CLBLM_L_X8Y50/CLBLM_M_D1 CLBLM_L_X8Y50/CLBLM_WL1END3 CLBLM_L_X8Y51/CLBLM_IMUX34 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y51/CLBLM_L_C6 CLBLM_L_X8Y51/CLBLM_L_D CLBLM_L_X8Y51/CLBLM_WL1END2 CLBLM_R_X7Y50/CLBLM_IMUX23 CLBLM_R_X7Y50/CLBLM_IMUX39 CLBLM_R_X7Y50/CLBLM_IMUX5 CLBLM_R_X7Y50/CLBLM_L_A6 CLBLM_R_X7Y50/CLBLM_L_C3 CLBLM_R_X7Y50/CLBLM_L_D3 CLBLM_R_X7Y50/CLBLM_WL1END3 CLBLM_R_X7Y51/CLBLM_IMUX5 CLBLM_R_X7Y51/CLBLM_L_A6 CLBLM_R_X7Y51/CLBLM_WL1END2 INT_L_X8Y50/IMUX_L24 INT_L_X8Y50/IMUX_L32 INT_L_X8Y50/IMUX_L33 INT_L_X8Y50/IMUX_L40 INT_L_X8Y50/SL1END0 INT_L_X8Y50/WL1BEG3 INT_L_X8Y51/IMUX_L34 INT_L_X8Y51/LOGIC_OUTS_L11 INT_L_X8Y51/SL1BEG0 INT_L_X8Y51/SR1BEG_S0 INT_L_X8Y51/WL1BEG2 INT_L_X8Y51/WL1BEG_N3 INT_R_X7Y50/FAN_ALT3 INT_R_X7Y50/FAN_BOUNCE3 INT_R_X7Y50/IMUX23 INT_R_X7Y50/IMUX39 INT_R_X7Y50/IMUX5 INT_R_X7Y50/WL1END3 INT_R_X7Y51/IMUX5 INT_R_X7Y51/WL1END2 INT_R_X7Y51/WL1END_N1_3 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y51/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y50/INT_L.SL1END0->>IMUX_L24 INT_L_X8Y50/INT_L.SL1END0->>IMUX_L32 INT_L_X8Y50/INT_L.SL1END0->>IMUX_L33 INT_L_X8Y50/INT_L.SL1END0->>IMUX_L40 INT_L_X8Y51/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X8Y51/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X8Y51/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X8Y51/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X8Y51/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_R_X7Y50/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y50/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X7Y50/INT_R.WL1END3->>FAN_ALT3 INT_R_X7Y50/INT_R.WL1END3->>IMUX23 INT_R_X7Y50/INT_R.WL1END3->>IMUX39 INT_R_X7Y51/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

INTR_O_i_10_n_0 - 
wires: BRKH_INT_X9Y49/BRKH_INT_EL1END_S3_0 CLBLM_L_X8Y50/CLBLM_ER1BEG1 CLBLM_L_X8Y50/CLBLM_IMUX20 CLBLM_L_X8Y50/CLBLM_IMUX27 CLBLM_L_X8Y50/CLBLM_IMUX35 CLBLM_L_X8Y50/CLBLM_IMUX45 CLBLM_L_X8Y50/CLBLM_L_C2 CLBLM_L_X8Y50/CLBLM_M_B4 CLBLM_L_X8Y50/CLBLM_M_C6 CLBLM_L_X8Y50/CLBLM_M_D2 CLBLM_L_X8Y51/CLBLM_IMUX21 CLBLM_L_X8Y51/CLBLM_L_C4 CLBLM_L_X8Y52/CLBLM_IMUX22 CLBLM_L_X8Y52/CLBLM_M_C3 CLBLM_R_X7Y50/CLBLM_ER1BEG1 CLBLM_R_X7Y50/CLBLM_IMUX0 CLBLM_R_X7Y50/CLBLM_IMUX30 CLBLM_R_X7Y50/CLBLM_IMUX46 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y50/CLBLM_L_A3 CLBLM_R_X7Y50/CLBLM_L_C5 CLBLM_R_X7Y50/CLBLM_L_D5 CLBLM_R_X7Y50/CLBLM_M_A CLBLM_R_X7Y51/CLBLM_IMUX0 CLBLM_R_X7Y51/CLBLM_L_A3 INT_L_X8Y50/BYP_ALT5 INT_L_X8Y50/BYP_BOUNCE5 INT_L_X8Y50/EL1BEG0 INT_L_X8Y50/ER1END1 INT_L_X8Y50/IMUX_L20 INT_L_X8Y50/IMUX_L27 INT_L_X8Y50/IMUX_L35 INT_L_X8Y50/IMUX_L45 INT_L_X8Y50/NE2BEG1 INT_L_X8Y51/IMUX_L21 INT_L_X8Y51/NE2A1 INT_L_X8Y51/WR1END2 INT_L_X8Y52/IMUX_L22 INT_L_X8Y52/NW2END3 INT_R_X7Y50/BYP_ALT6 INT_R_X7Y50/BYP_BOUNCE6 INT_R_X7Y50/ER1BEG1 INT_R_X7Y50/IMUX0 INT_R_X7Y50/IMUX30 INT_R_X7Y50/IMUX46 INT_R_X7Y50/LOGIC_OUTS12 INT_R_X7Y50/NL1BEG_N3 INT_R_X7Y51/BYP_BOUNCE_N3_6 INT_R_X7Y51/IMUX0 INT_R_X9Y49/EL1END_S3_0 INT_R_X9Y50/EL1END0 INT_R_X9Y50/NR1BEG0 INT_R_X9Y51/NE2END1 INT_R_X9Y51/NL1BEG_N3 INT_R_X9Y51/NR1END0 INT_R_X9Y51/NW2BEG3 INT_R_X9Y51/WR1BEG2 INT_R_X9Y52/NW2A3 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y50/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X8Y50/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y50/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X8Y50/INT_L.ER1END1->>BYP_ALT5 INT_L_X8Y50/INT_L.ER1END1->>EL1BEG0 INT_L_X8Y50/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y50/INT_L.ER1END1->>IMUX_L27 INT_L_X8Y50/INT_L.ER1END1->>IMUX_L35 INT_L_X8Y50/INT_L.ER1END1->>NE2BEG1 INT_L_X8Y51/INT_L.WR1END2->>IMUX_L21 INT_L_X8Y52/INT_L.NW2END3->>IMUX_L22 INT_R_X7Y50/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X7Y50/INT_R.LOGIC_OUTS12->>ER1BEG1 INT_R_X7Y50/INT_R.LOGIC_OUTS12->>IMUX0 INT_R_X7Y50/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X7Y50/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X7Y50/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y50/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y51/INT_R.BYP_BOUNCE_N3_6->>IMUX0 INT_R_X9Y50/INT_R.EL1END0->>NR1BEG0 INT_R_X9Y51/INT_R.NE2END1->>WR1BEG2 INT_R_X9Y51/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X9Y51/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

FSM_sequential_next_s[3]_i_10_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX11 CLBLM_L_X8Y50/CLBLM_IMUX18 CLBLM_L_X8Y50/CLBLM_IMUX42 CLBLM_L_X8Y50/CLBLM_IMUX43 CLBLM_L_X8Y50/CLBLM_L_D6 CLBLM_L_X8Y50/CLBLM_M_A4 CLBLM_L_X8Y50/CLBLM_M_B2 CLBLM_L_X8Y50/CLBLM_M_D6 CLBLM_L_X8Y50/CLBLM_SW2A1 CLBLM_L_X8Y51/CLBLM_SW2A2 CLBLM_L_X8Y52/CLBLM_IMUX30 CLBLM_L_X8Y52/CLBLM_L_C5 CLBLM_L_X8Y53/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y53/CLBLM_M_B CLBLM_R_X7Y50/CLBLM_IMUX26 CLBLM_R_X7Y50/CLBLM_L_B4 CLBLM_R_X7Y50/CLBLM_SW2A1 CLBLM_R_X7Y51/CLBLM_IMUX14 CLBLM_R_X7Y51/CLBLM_L_B1 CLBLM_R_X7Y51/CLBLM_SW2A2 INT_L_X8Y50/IMUX_L11 INT_L_X8Y50/IMUX_L18 INT_L_X8Y50/IMUX_L42 INT_L_X8Y50/IMUX_L43 INT_L_X8Y50/SL1END1 INT_L_X8Y50/SS2END1 INT_L_X8Y50/SW2A1 INT_L_X8Y51/SL1BEG1 INT_L_X8Y51/SS2A1 INT_L_X8Y51/SS2END1 INT_L_X8Y51/SW2A2 INT_L_X8Y51/SW2BEG1 INT_L_X8Y52/IMUX_L30 INT_L_X8Y52/SL1END1 INT_L_X8Y52/SR1END2 INT_L_X8Y52/SS2A1 INT_L_X8Y52/SS2BEG1 INT_L_X8Y52/SW2BEG2 INT_L_X8Y53/LOGIC_OUTS_L13 INT_L_X8Y53/SL1BEG1 INT_L_X8Y53/SR1BEG2 INT_L_X8Y53/SS2BEG1 INT_R_X7Y50/IMUX26 INT_R_X7Y50/SW2END1 INT_R_X7Y51/IMUX14 INT_R_X7Y51/SW2END2 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y53/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X8Y50/INT_L.SL1END1->>IMUX_L18 INT_L_X8Y50/INT_L.SS2END1->>IMUX_L11 INT_L_X8Y50/INT_L.SS2END1->>IMUX_L42 INT_L_X8Y50/INT_L.SS2END1->>IMUX_L43 INT_L_X8Y51/INT_L.SS2END1->>SL1BEG1 INT_L_X8Y51/INT_L.SS2END1->>SW2BEG1 INT_L_X8Y52/INT_L.SL1END1->>SS2BEG1 INT_L_X8Y52/INT_L.SR1END2->>IMUX_L30 INT_L_X8Y52/INT_L.SR1END2->>SW2BEG2 INT_L_X8Y53/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X8Y53/INT_L.LOGIC_OUTS_L13->>SR1BEG2 INT_L_X8Y53/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_R_X7Y50/INT_R.SW2END1->>IMUX26 INT_R_X7Y51/INT_R.SW2END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

INTR_O_i_9_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX15 CLBLM_L_X8Y50/CLBLM_IMUX22 CLBLM_L_X8Y50/CLBLM_IMUX39 CLBLM_L_X8Y50/CLBLM_IMUX47 CLBLM_L_X8Y50/CLBLM_L_D3 CLBLM_L_X8Y50/CLBLM_M_B1 CLBLM_L_X8Y50/CLBLM_M_C3 CLBLM_L_X8Y50/CLBLM_M_D5 CLBLM_L_X8Y50/CLBLM_SE2A3 CLBLM_L_X8Y52/CLBLM_ER1BEG0 CLBLM_L_X8Y52/CLBLM_IMUX32 CLBLM_L_X8Y52/CLBLM_IMUX33 CLBLM_L_X8Y52/CLBLM_L_C1 CLBLM_L_X8Y52/CLBLM_M_C1 CLBLM_R_X7Y50/CLBLM_IMUX14 CLBLM_R_X7Y50/CLBLM_L_B1 CLBLM_R_X7Y50/CLBLM_SE2A3 CLBLM_R_X7Y51/CLBLM_IMUX26 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y51/CLBLM_L_B4 CLBLM_R_X7Y51/CLBLM_M_D CLBLM_R_X7Y52/CLBLM_ER1BEG0 INT_L_X8Y50/IMUX_L15 INT_L_X8Y50/IMUX_L22 INT_L_X8Y50/IMUX_L39 INT_L_X8Y50/IMUX_L47 INT_L_X8Y50/SE2END3 INT_L_X8Y52/ER1END0 INT_L_X8Y52/IMUX_L32 INT_L_X8Y52/IMUX_L33 INT_R_X7Y50/IMUX14 INT_R_X7Y50/SE2A3 INT_R_X7Y50/SL1END3 INT_R_X7Y51/ER1BEG_S0 INT_R_X7Y51/IMUX26 INT_R_X7Y51/LOGIC_OUTS15 INT_R_X7Y51/SE2BEG3 INT_R_X7Y51/SL1BEG3 INT_R_X7Y51/SR1BEG_S0 INT_R_X7Y52/ER1BEG0 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y50/INT_L.SE2END3->>IMUX_L15 INT_L_X8Y50/INT_L.SE2END3->>IMUX_L22 INT_L_X8Y50/INT_L.SE2END3->>IMUX_L39 INT_L_X8Y50/INT_L.SE2END3->>IMUX_L47 INT_L_X8Y52/INT_L.ER1END0->>IMUX_L32 INT_L_X8Y52/INT_L.ER1END0->>IMUX_L33 INT_R_X7Y50/INT_R.SL1END3->>IMUX14 INT_R_X7Y51/INT_R.LOGIC_OUTS15->>ER1BEG_S0 INT_R_X7Y51/INT_R.LOGIC_OUTS15->>SE2BEG3 INT_R_X7Y51/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X7Y51/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X7Y51/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

FSM_sequential_next_s[3]_i_9_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX12 CLBLM_L_X8Y50/CLBLM_IMUX44 CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y50/CLBLM_M_AMUX CLBLM_L_X8Y50/CLBLM_M_B6 CLBLM_L_X8Y50/CLBLM_M_D4 INT_L_X8Y50/IMUX_L12 INT_L_X8Y50/IMUX_L44 INT_L_X8Y50/LOGIC_OUTS_L20 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y50/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y50/INT_L.LOGIC_OUTS_L20->>IMUX_L12 INT_L_X8Y50/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_type29_in - 
wires: BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y45/BRAM_EE2BEG3_1 CLBLL_L_X4Y39/CLBLL_IMUX0 CLBLL_L_X4Y39/CLBLL_IMUX16 CLBLL_L_X4Y39/CLBLL_L_A3 CLBLL_L_X4Y39/CLBLL_L_B3 CLBLL_L_X4Y40/CLBLL_IMUX0 CLBLL_L_X4Y40/CLBLL_L_A3 CLBLL_L_X4Y41/CLBLL_IMUX0 CLBLL_L_X4Y41/CLBLL_L_A3 CLBLL_L_X4Y42/CLBLL_IMUX25 CLBLL_L_X4Y42/CLBLL_IMUX33 CLBLL_L_X4Y42/CLBLL_IMUX9 CLBLL_L_X4Y42/CLBLL_L_A5 CLBLL_L_X4Y42/CLBLL_L_B5 CLBLL_L_X4Y42/CLBLL_L_C1 CLBLL_L_X4Y45/CLBLL_LL_CMUX CLBLL_L_X4Y45/CLBLL_LOGIC_OUTS22 CLBLM_R_X5Y39/CLBLM_IMUX19 CLBLM_R_X5Y39/CLBLM_IMUX3 CLBLM_R_X5Y39/CLBLM_IMUX34 CLBLM_R_X5Y39/CLBLM_IMUX42 CLBLM_R_X5Y39/CLBLM_L_A2 CLBLM_R_X5Y39/CLBLM_L_B2 CLBLM_R_X5Y39/CLBLM_L_C6 CLBLM_R_X5Y39/CLBLM_L_D6 CLBLM_R_X5Y40/CLBLM_IMUX10 CLBLM_R_X5Y40/CLBLM_IMUX19 CLBLM_R_X5Y40/CLBLM_IMUX34 CLBLM_R_X5Y40/CLBLM_L_A4 CLBLM_R_X5Y40/CLBLM_L_B2 CLBLM_R_X5Y40/CLBLM_L_C6 CLBLM_R_X5Y41/CLBLM_IMUX10 CLBLM_R_X5Y41/CLBLM_IMUX26 CLBLM_R_X5Y41/CLBLM_IMUX34 CLBLM_R_X5Y41/CLBLM_IMUX42 CLBLM_R_X5Y41/CLBLM_L_A4 CLBLM_R_X5Y41/CLBLM_L_B4 CLBLM_R_X5Y41/CLBLM_L_C6 CLBLM_R_X5Y41/CLBLM_L_D6 CLBLM_R_X5Y42/CLBLM_IMUX19 CLBLM_R_X5Y42/CLBLM_IMUX3 CLBLM_R_X5Y42/CLBLM_IMUX34 CLBLM_R_X5Y42/CLBLM_IMUX42 CLBLM_R_X5Y42/CLBLM_L_A2 CLBLM_R_X5Y42/CLBLM_L_B2 CLBLM_R_X5Y42/CLBLM_L_C6 CLBLM_R_X5Y42/CLBLM_L_D6 CLBLM_R_X5Y46/CLBLM_EE2BEG3 CLBLM_R_X5Y46/CLBLM_IMUX1 CLBLM_R_X5Y46/CLBLM_IMUX17 CLBLM_R_X5Y46/CLBLM_IMUX22 CLBLM_R_X5Y46/CLBLM_IMUX30 CLBLM_R_X5Y46/CLBLM_IMUX45 CLBLM_R_X5Y46/CLBLM_IMUX6 CLBLM_R_X5Y46/CLBLM_L_A1 CLBLM_R_X5Y46/CLBLM_L_C5 CLBLM_R_X5Y46/CLBLM_M_A3 CLBLM_R_X5Y46/CLBLM_M_B3 CLBLM_R_X5Y46/CLBLM_M_C3 CLBLM_R_X5Y46/CLBLM_M_D2 CLBLM_R_X7Y43/CLBLM_IMUX11 CLBLM_R_X7Y43/CLBLM_IMUX27 CLBLM_R_X7Y43/CLBLM_M_A4 CLBLM_R_X7Y43/CLBLM_M_B4 CLBLM_R_X7Y44/CLBLM_IMUX4 CLBLM_R_X7Y44/CLBLM_M_A6 CLBLM_R_X7Y45/CLBLM_IMUX18 CLBLM_R_X7Y45/CLBLM_IMUX22 CLBLM_R_X7Y45/CLBLM_IMUX7 CLBLM_R_X7Y45/CLBLM_M_A1 CLBLM_R_X7Y45/CLBLM_M_B2 CLBLM_R_X7Y45/CLBLM_M_C3 CLBLM_R_X7Y46/CLBLM_IMUX14 CLBLM_R_X7Y46/CLBLM_IMUX27 CLBLM_R_X7Y46/CLBLM_L_B1 CLBLM_R_X7Y46/CLBLM_M_B4 INT_L_X4Y39/ER1BEG1 INT_L_X4Y39/IMUX_L0 INT_L_X4Y39/IMUX_L16 INT_L_X4Y39/SL1END0 INT_L_X4Y40/IMUX_L0 INT_L_X4Y40/SL1BEG0 INT_L_X4Y40/SL1END0 INT_L_X4Y41/IMUX_L0 INT_L_X4Y41/SL1BEG0 INT_L_X4Y41/SL1END0 INT_L_X4Y42/ER1BEG1 INT_L_X4Y42/IMUX_L25 INT_L_X4Y42/IMUX_L33 INT_L_X4Y42/IMUX_L9 INT_L_X4Y42/SL1BEG0 INT_L_X4Y42/SS2END0 INT_L_X4Y43/SS2A0 INT_L_X4Y44/SL1END0 INT_L_X4Y44/SS2BEG0 INT_L_X4Y45/LOGIC_OUTS_L22 INT_L_X4Y45/NE2BEG0 INT_L_X4Y45/SL1BEG0 INT_L_X4Y46/NE2A0 INT_L_X6Y46/EE2A3 INT_R_X5Y39/ER1END1 INT_R_X5Y39/IMUX19 INT_R_X5Y39/IMUX3 INT_R_X5Y39/IMUX34 INT_R_X5Y39/IMUX42 INT_R_X5Y39/NR1BEG1 INT_R_X5Y40/IMUX10 INT_R_X5Y40/IMUX19 INT_R_X5Y40/IMUX34 INT_R_X5Y40/NR1BEG1 INT_R_X5Y40/NR1END1 INT_R_X5Y41/IMUX10 INT_R_X5Y41/IMUX26 INT_R_X5Y41/IMUX34 INT_R_X5Y41/IMUX42 INT_R_X5Y41/NR1END1 INT_R_X5Y42/ER1END1 INT_R_X5Y42/IMUX19 INT_R_X5Y42/IMUX3 INT_R_X5Y42/IMUX34 INT_R_X5Y42/IMUX42 INT_R_X5Y45/NE2END_S3_0 INT_R_X5Y46/EE2BEG3 INT_R_X5Y46/IMUX1 INT_R_X5Y46/IMUX17 INT_R_X5Y46/IMUX22 INT_R_X5Y46/IMUX30 INT_R_X5Y46/IMUX45 INT_R_X5Y46/IMUX6 INT_R_X5Y46/NE2END0 INT_R_X5Y46/NL1BEG_N3 INT_R_X7Y43/IMUX11 INT_R_X7Y43/IMUX27 INT_R_X7Y43/SL1END1 INT_R_X7Y44/IMUX4 INT_R_X7Y44/SL1BEG1 INT_R_X7Y44/SR1END1 INT_R_X7Y45/IMUX18 INT_R_X7Y45/IMUX22 INT_R_X7Y45/IMUX7 INT_R_X7Y45/SL1END3 INT_R_X7Y45/SR1BEG1 INT_R_X7Y45/SR1BEG_S0 INT_R_X7Y46/EE2END3 INT_R_X7Y46/FAN_ALT3 INT_R_X7Y46/FAN_BOUNCE3 INT_R_X7Y46/IMUX14 INT_R_X7Y46/IMUX27 INT_R_X7Y46/SL1BEG3 VBRK_X18Y48/VBRK_EE2BEG3 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y40/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y41/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X4Y45/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y44/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X4Y39/INT_L.SL1END0->>ER1BEG1 INT_L_X4Y39/INT_L.SL1END0->>IMUX_L0 INT_L_X4Y39/INT_L.SL1END0->>IMUX_L16 INT_L_X4Y40/INT_L.SL1END0->>IMUX_L0 INT_L_X4Y40/INT_L.SL1END0->>SL1BEG0 INT_L_X4Y41/INT_L.SL1END0->>IMUX_L0 INT_L_X4Y41/INT_L.SL1END0->>SL1BEG0 INT_L_X4Y42/INT_L.SS2END0->>ER1BEG1 INT_L_X4Y42/INT_L.SS2END0->>IMUX_L25 INT_L_X4Y42/INT_L.SS2END0->>IMUX_L33 INT_L_X4Y42/INT_L.SS2END0->>IMUX_L9 INT_L_X4Y42/INT_L.SS2END0->>SL1BEG0 INT_L_X4Y44/INT_L.SL1END0->>SS2BEG0 INT_L_X4Y45/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_L_X4Y45/INT_L.LOGIC_OUTS_L22->>SL1BEG0 INT_R_X5Y39/INT_R.ER1END1->>IMUX19 INT_R_X5Y39/INT_R.ER1END1->>IMUX3 INT_R_X5Y39/INT_R.ER1END1->>IMUX34 INT_R_X5Y39/INT_R.ER1END1->>IMUX42 INT_R_X5Y39/INT_R.ER1END1->>NR1BEG1 INT_R_X5Y40/INT_R.NR1END1->>IMUX10 INT_R_X5Y40/INT_R.NR1END1->>IMUX19 INT_R_X5Y40/INT_R.NR1END1->>IMUX34 INT_R_X5Y40/INT_R.NR1END1->>NR1BEG1 INT_R_X5Y41/INT_R.NR1END1->>IMUX10 INT_R_X5Y41/INT_R.NR1END1->>IMUX26 INT_R_X5Y41/INT_R.NR1END1->>IMUX34 INT_R_X5Y41/INT_R.NR1END1->>IMUX42 INT_R_X5Y42/INT_R.ER1END1->>IMUX19 INT_R_X5Y42/INT_R.ER1END1->>IMUX3 INT_R_X5Y42/INT_R.ER1END1->>IMUX34 INT_R_X5Y42/INT_R.ER1END1->>IMUX42 INT_R_X5Y46/INT_R.NE2END0->>IMUX1 INT_R_X5Y46/INT_R.NE2END0->>IMUX17 INT_R_X5Y46/INT_R.NE2END0->>NL1BEG_N3 INT_R_X5Y46/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X5Y46/INT_R.NL1BEG_N3->>IMUX22 INT_R_X5Y46/INT_R.NL1BEG_N3->>IMUX30 INT_R_X5Y46/INT_R.NL1BEG_N3->>IMUX45 INT_R_X5Y46/INT_R.NL1BEG_N3->>IMUX6 INT_R_X7Y43/INT_R.SL1END1->>IMUX11 INT_R_X7Y43/INT_R.SL1END1->>IMUX27 INT_R_X7Y44/INT_R.SR1END1->>IMUX4 INT_R_X7Y44/INT_R.SR1END1->>SL1BEG1 INT_R_X7Y45/INT_R.SL1END3->>IMUX22 INT_R_X7Y45/INT_R.SL1END3->>IMUX7 INT_R_X7Y45/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y45/INT_R.SR1BEG_S0->>IMUX18 INT_R_X7Y45/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X7Y46/INT_R.EE2END3->>FAN_ALT3 INT_R_X7Y46/INT_R.EE2END3->>IMUX14 INT_R_X7Y46/INT_R.EE2END3->>SL1BEG3 INT_R_X7Y46/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y46/INT_R.FAN_BOUNCE3->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 39, 

int_type25_in - 
wires: BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y40/BRAM_SW2A3_2 BRAM_L_X6Y45/BRAM_EE2BEG0_0 BRAM_L_X6Y45/BRAM_EE2BEG0_1 CLBLL_L_X4Y39/CLBLL_IMUX13 CLBLL_L_X4Y39/CLBLL_IMUX5 CLBLL_L_X4Y39/CLBLL_L_A6 CLBLL_L_X4Y39/CLBLL_L_B6 CLBLL_L_X4Y40/CLBLL_IMUX5 CLBLL_L_X4Y40/CLBLL_L_A6 CLBLL_L_X4Y41/CLBLL_IMUX5 CLBLL_L_X4Y41/CLBLL_L_A6 CLBLL_L_X4Y42/CLBLL_IMUX14 CLBLL_L_X4Y42/CLBLL_IMUX21 CLBLL_L_X4Y42/CLBLL_IMUX5 CLBLL_L_X4Y42/CLBLL_L_A6 CLBLL_L_X4Y42/CLBLL_L_B1 CLBLL_L_X4Y42/CLBLL_L_C4 CLBLM_R_X5Y39/CLBLM_IMUX14 CLBLM_R_X5Y39/CLBLM_IMUX23 CLBLM_R_X5Y39/CLBLM_IMUX46 CLBLM_R_X5Y39/CLBLM_IMUX6 CLBLM_R_X5Y39/CLBLM_L_A1 CLBLM_R_X5Y39/CLBLM_L_B1 CLBLM_R_X5Y39/CLBLM_L_C3 CLBLM_R_X5Y39/CLBLM_L_D5 CLBLM_R_X5Y40/CLBLM_IMUX14 CLBLM_R_X5Y40/CLBLM_IMUX23 CLBLM_R_X5Y40/CLBLM_IMUX6 CLBLM_R_X5Y40/CLBLM_L_A1 CLBLM_R_X5Y40/CLBLM_L_B1 CLBLM_R_X5Y40/CLBLM_L_C3 CLBLM_R_X5Y41/CLBLM_IMUX14 CLBLM_R_X5Y41/CLBLM_IMUX30 CLBLM_R_X5Y41/CLBLM_IMUX46 CLBLM_R_X5Y41/CLBLM_IMUX6 CLBLM_R_X5Y41/CLBLM_L_A1 CLBLM_R_X5Y41/CLBLM_L_B1 CLBLM_R_X5Y41/CLBLM_L_C5 CLBLM_R_X5Y41/CLBLM_L_D5 CLBLM_R_X5Y42/CLBLM_IMUX10 CLBLM_R_X5Y42/CLBLM_IMUX26 CLBLM_R_X5Y42/CLBLM_IMUX33 CLBLM_R_X5Y42/CLBLM_IMUX39 CLBLM_R_X5Y42/CLBLM_L_A4 CLBLM_R_X5Y42/CLBLM_L_B4 CLBLM_R_X5Y42/CLBLM_L_C1 CLBLM_R_X5Y42/CLBLM_L_D3 CLBLM_R_X5Y42/CLBLM_SW2A3 CLBLM_R_X5Y45/CLBLM_EE2BEG0 CLBLM_R_X5Y45/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y45/CLBLM_L_CMUX CLBLM_R_X5Y46/CLBLM_EE2BEG0 CLBLM_R_X5Y46/CLBLM_IMUX24 CLBLM_R_X5Y46/CLBLM_IMUX32 CLBLM_R_X5Y46/CLBLM_IMUX33 CLBLM_R_X5Y46/CLBLM_IMUX40 CLBLM_R_X5Y46/CLBLM_IMUX8 CLBLM_R_X5Y46/CLBLM_IMUX9 CLBLM_R_X5Y46/CLBLM_L_A5 CLBLM_R_X5Y46/CLBLM_L_C1 CLBLM_R_X5Y46/CLBLM_M_A5 CLBLM_R_X5Y46/CLBLM_M_B5 CLBLM_R_X5Y46/CLBLM_M_C1 CLBLM_R_X5Y46/CLBLM_M_D1 CLBLM_R_X7Y43/CLBLM_IMUX12 CLBLM_R_X7Y43/CLBLM_IMUX4 CLBLM_R_X7Y43/CLBLM_M_A6 CLBLM_R_X7Y43/CLBLM_M_B6 CLBLM_R_X7Y44/CLBLM_IMUX1 CLBLM_R_X7Y44/CLBLM_M_A3 CLBLM_R_X7Y45/CLBLM_IMUX1 CLBLM_R_X7Y45/CLBLM_IMUX17 CLBLM_R_X7Y45/CLBLM_IMUX32 CLBLM_R_X7Y45/CLBLM_M_A3 CLBLM_R_X7Y45/CLBLM_M_B3 CLBLM_R_X7Y45/CLBLM_M_C1 CLBLM_R_X7Y46/CLBLM_IMUX17 CLBLM_R_X7Y46/CLBLM_M_B3 INT_L_X4Y39/IMUX_L13 INT_L_X4Y39/IMUX_L5 INT_L_X4Y39/WL1END2 INT_L_X4Y40/IMUX_L5 INT_L_X4Y40/WL1END2 INT_L_X4Y41/IMUX_L5 INT_L_X4Y41/WL1END2 INT_L_X4Y42/IMUX_L14 INT_L_X4Y42/IMUX_L21 INT_L_X4Y42/IMUX_L5 INT_L_X4Y42/WL1END2 INT_L_X6Y42/SW2A3 INT_L_X6Y43/SW2BEG3 INT_L_X6Y43/WL1END3 INT_L_X6Y44/WL1END_N1_3 INT_L_X6Y45/EE2A0 INT_L_X6Y46/EE2A0 INT_R_X5Y39/IMUX14 INT_R_X5Y39/IMUX23 INT_R_X5Y39/IMUX46 INT_R_X5Y39/IMUX6 INT_R_X5Y39/SL1END3 INT_R_X5Y39/WL1BEG2 INT_R_X5Y40/IMUX14 INT_R_X5Y40/IMUX23 INT_R_X5Y40/IMUX6 INT_R_X5Y40/SL1BEG3 INT_R_X5Y40/SL1END3 INT_R_X5Y40/WL1BEG2 INT_R_X5Y41/IMUX14 INT_R_X5Y41/IMUX30 INT_R_X5Y41/IMUX46 INT_R_X5Y41/IMUX6 INT_R_X5Y41/SL1BEG3 INT_R_X5Y41/SL1END3 INT_R_X5Y41/WL1BEG2 INT_R_X5Y42/IMUX10 INT_R_X5Y42/IMUX26 INT_R_X5Y42/IMUX33 INT_R_X5Y42/IMUX39 INT_R_X5Y42/SL1BEG3 INT_R_X5Y42/SR1BEG_S0 INT_R_X5Y42/SW2END3 INT_R_X5Y42/WL1BEG2 INT_R_X5Y43/SW2END_N0_3 INT_R_X5Y45/EE2BEG0 INT_R_X5Y45/LOGIC_OUTS18 INT_R_X5Y45/NR1BEG0 INT_R_X5Y46/EE2BEG0 INT_R_X5Y46/IMUX24 INT_R_X5Y46/IMUX32 INT_R_X5Y46/IMUX33 INT_R_X5Y46/IMUX40 INT_R_X5Y46/IMUX8 INT_R_X5Y46/IMUX9 INT_R_X5Y46/NR1END0 INT_R_X7Y43/IMUX12 INT_R_X7Y43/IMUX4 INT_R_X7Y43/SR1END1 INT_R_X7Y43/WL1BEG3 INT_R_X7Y44/IMUX1 INT_R_X7Y44/SL1END0 INT_R_X7Y44/SR1BEG1 INT_R_X7Y44/WL1BEG_N3 INT_R_X7Y45/EE2END0 INT_R_X7Y45/IMUX1 INT_R_X7Y45/IMUX17 INT_R_X7Y45/IMUX32 INT_R_X7Y45/SL1BEG0 INT_R_X7Y46/EE2END0 INT_R_X7Y46/IMUX17 VBRK_X18Y44/VBRK_SW2A3 VBRK_X18Y47/VBRK_EE2BEG0 VBRK_X18Y48/VBRK_EE2BEG0 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y40/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y41/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y45/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y44/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X4Y39/INT_L.WL1END2->>IMUX_L13 INT_L_X4Y39/INT_L.WL1END2->>IMUX_L5 INT_L_X4Y40/INT_L.WL1END2->>IMUX_L5 INT_L_X4Y41/INT_L.WL1END2->>IMUX_L5 INT_L_X4Y42/INT_L.WL1END2->>IMUX_L14 INT_L_X4Y42/INT_L.WL1END2->>IMUX_L21 INT_L_X4Y42/INT_L.WL1END2->>IMUX_L5 INT_L_X6Y43/INT_L.WL1END3->>SW2BEG3 INT_R_X5Y39/INT_R.SL1END3->>IMUX14 INT_R_X5Y39/INT_R.SL1END3->>IMUX23 INT_R_X5Y39/INT_R.SL1END3->>IMUX46 INT_R_X5Y39/INT_R.SL1END3->>IMUX6 INT_R_X5Y39/INT_R.SL1END3->>WL1BEG2 INT_R_X5Y40/INT_R.SL1END3->>IMUX14 INT_R_X5Y40/INT_R.SL1END3->>IMUX23 INT_R_X5Y40/INT_R.SL1END3->>IMUX6 INT_R_X5Y40/INT_R.SL1END3->>SL1BEG3 INT_R_X5Y40/INT_R.SL1END3->>WL1BEG2 INT_R_X5Y41/INT_R.SL1END3->>IMUX14 INT_R_X5Y41/INT_R.SL1END3->>IMUX30 INT_R_X5Y41/INT_R.SL1END3->>IMUX46 INT_R_X5Y41/INT_R.SL1END3->>IMUX6 INT_R_X5Y41/INT_R.SL1END3->>SL1BEG3 INT_R_X5Y41/INT_R.SL1END3->>WL1BEG2 INT_R_X5Y42/INT_R.SR1BEG_S0->>IMUX10 INT_R_X5Y42/INT_R.SR1BEG_S0->>IMUX26 INT_R_X5Y42/INT_R.SR1BEG_S0->>IMUX33 INT_R_X5Y42/INT_R.SW2END3->>IMUX39 INT_R_X5Y42/INT_R.SW2END3->>SL1BEG3 INT_R_X5Y42/INT_R.SW2END3->>SR1BEG_S0 INT_R_X5Y42/INT_R.SW2END3->>WL1BEG2 INT_R_X5Y45/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X5Y45/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X5Y46/INT_R.NR1END0->>EE2BEG0 INT_R_X5Y46/INT_R.NR1END0->>IMUX24 INT_R_X5Y46/INT_R.NR1END0->>IMUX32 INT_R_X5Y46/INT_R.NR1END0->>IMUX33 INT_R_X5Y46/INT_R.NR1END0->>IMUX40 INT_R_X5Y46/INT_R.NR1END0->>IMUX8 INT_R_X5Y46/INT_R.NR1END0->>IMUX9 INT_R_X7Y43/INT_R.SR1END1->>IMUX12 INT_R_X7Y43/INT_R.SR1END1->>IMUX4 INT_R_X7Y44/INT_R.SL1END0->>IMUX1 INT_R_X7Y44/INT_R.SL1END0->>SR1BEG1 INT_R_X7Y44/INT_R.SL1END0->>WL1BEG_N3 INT_R_X7Y45/INT_R.EE2END0->>IMUX1 INT_R_X7Y45/INT_R.EE2END0->>IMUX17 INT_R_X7Y45/INT_R.EE2END0->>IMUX32 INT_R_X7Y45/INT_R.EE2END0->>SL1BEG0 INT_R_X7Y46/INT_R.EE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

int_type1 - 
wires: BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_EL1BEG0 BRAM_L_X6Y45/BRAM_EL1BEG0_1 CLBLL_L_X4Y45/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y45/CLBLL_L_CMUX CLBLM_R_X5Y46/CLBLM_EL1BEG0 CLBLM_R_X5Y46/CLBLM_IMUX34 CLBLM_R_X5Y46/CLBLM_L_C6 CLBLM_R_X7Y45/CLBLM_IMUX29 CLBLM_R_X7Y45/CLBLM_M_C2 INT_L_X4Y45/ER1BEG1 INT_L_X4Y45/LOGIC_OUTS_L18 INT_L_X6Y45/EL1BEG3 INT_L_X6Y45/EL1END_S3_0 INT_L_X6Y46/EL1BEG_N3 INT_L_X6Y46/EL1END0 INT_R_X5Y45/ER1END1 INT_R_X5Y45/NR1BEG1 INT_R_X5Y46/EL1BEG0 INT_R_X5Y46/IMUX34 INT_R_X5Y46/NR1END1 INT_R_X7Y45/EL1END3 INT_R_X7Y45/IMUX29 VBRK_X18Y48/VBRK_EL1BEG0 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X4Y45/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_L_X6Y46/INT_L.EL1END0->>EL1BEG_N3 INT_R_X5Y45/INT_R.ER1END1->>NR1BEG1 INT_R_X5Y46/INT_R.NR1END1->>EL1BEG0 INT_R_X5Y46/INT_R.NR1END1->>IMUX34 INT_R_X7Y45/INT_R.EL1END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

int_type2 - 
wires: BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_WW2END3 BRAM_L_X6Y40/BRAM_SW2A2_2 BRAM_L_X6Y45/BRAM_WW2END3_1 CLBLL_L_X4Y39/CLBLL_IMUX19 CLBLL_L_X4Y39/CLBLL_IMUX3 CLBLL_L_X4Y39/CLBLL_L_A2 CLBLL_L_X4Y39/CLBLL_L_B2 CLBLL_L_X4Y40/CLBLL_IMUX10 CLBLL_L_X4Y40/CLBLL_L_A4 CLBLL_L_X4Y41/CLBLL_IMUX6 CLBLL_L_X4Y41/CLBLL_L_A1 CLBLL_L_X4Y42/CLBLL_IMUX19 CLBLL_L_X4Y42/CLBLL_IMUX3 CLBLL_L_X4Y42/CLBLL_IMUX34 CLBLL_L_X4Y42/CLBLL_L_A2 CLBLL_L_X4Y42/CLBLL_L_B2 CLBLL_L_X4Y42/CLBLL_L_C6 CLBLM_L_X8Y45/CLBLM_SE2A3 CLBLM_L_X8Y45/CLBLM_WL1END2 CLBLM_R_X5Y39/CLBLM_IMUX13 CLBLM_R_X5Y39/CLBLM_IMUX21 CLBLM_R_X5Y39/CLBLM_IMUX36 CLBLM_R_X5Y39/CLBLM_IMUX5 CLBLM_R_X5Y39/CLBLM_L_A6 CLBLM_R_X5Y39/CLBLM_L_B6 CLBLM_R_X5Y39/CLBLM_L_C4 CLBLM_R_X5Y39/CLBLM_L_D2 CLBLM_R_X5Y40/CLBLM_IMUX13 CLBLM_R_X5Y40/CLBLM_IMUX21 CLBLM_R_X5Y40/CLBLM_IMUX5 CLBLM_R_X5Y40/CLBLM_L_A6 CLBLM_R_X5Y40/CLBLM_L_B6 CLBLM_R_X5Y40/CLBLM_L_C4 CLBLM_R_X5Y41/CLBLM_IMUX19 CLBLM_R_X5Y41/CLBLM_IMUX23 CLBLM_R_X5Y41/CLBLM_IMUX3 CLBLM_R_X5Y41/CLBLM_IMUX39 CLBLM_R_X5Y41/CLBLM_L_A2 CLBLM_R_X5Y41/CLBLM_L_B2 CLBLM_R_X5Y41/CLBLM_L_C3 CLBLM_R_X5Y41/CLBLM_L_D3 CLBLM_R_X5Y42/CLBLM_IMUX14 CLBLM_R_X5Y42/CLBLM_IMUX21 CLBLM_R_X5Y42/CLBLM_IMUX37 CLBLM_R_X5Y42/CLBLM_IMUX6 CLBLM_R_X5Y42/CLBLM_L_A1 CLBLM_R_X5Y42/CLBLM_L_B1 CLBLM_R_X5Y42/CLBLM_L_C4 CLBLM_R_X5Y42/CLBLM_L_D4 CLBLM_R_X5Y42/CLBLM_SW2A2 CLBLM_R_X5Y46/CLBLM_IMUX10 CLBLM_R_X5Y46/CLBLM_IMUX15 CLBLM_R_X5Y46/CLBLM_IMUX23 CLBLM_R_X5Y46/CLBLM_IMUX31 CLBLM_R_X5Y46/CLBLM_IMUX47 CLBLM_R_X5Y46/CLBLM_IMUX7 CLBLM_R_X5Y46/CLBLM_L_A4 CLBLM_R_X5Y46/CLBLM_L_C3 CLBLM_R_X5Y46/CLBLM_M_A1 CLBLM_R_X5Y46/CLBLM_M_B1 CLBLM_R_X5Y46/CLBLM_M_C5 CLBLM_R_X5Y46/CLBLM_M_D5 CLBLM_R_X5Y46/CLBLM_WW2END3 CLBLM_R_X7Y43/CLBLM_IMUX1 CLBLM_R_X7Y43/CLBLM_IMUX15 CLBLM_R_X7Y43/CLBLM_M_A3 CLBLM_R_X7Y43/CLBLM_M_B1 CLBLM_R_X7Y44/CLBLM_IMUX7 CLBLM_R_X7Y44/CLBLM_M_A1 CLBLM_R_X7Y45/CLBLM_IMUX12 CLBLM_R_X7Y45/CLBLM_IMUX2 CLBLM_R_X7Y45/CLBLM_IMUX28 CLBLM_R_X7Y45/CLBLM_M_A2 CLBLM_R_X7Y45/CLBLM_M_B6 CLBLM_R_X7Y45/CLBLM_M_C4 CLBLM_R_X7Y45/CLBLM_SE2A3 CLBLM_R_X7Y45/CLBLM_WL1END2 CLBLM_R_X7Y46/CLBLM_IMUX12 CLBLM_R_X7Y46/CLBLM_IMUX26 CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y46/CLBLM_L_B4 CLBLM_R_X7Y46/CLBLM_L_D CLBLM_R_X7Y46/CLBLM_M_B6 INT_L_X4Y39/IMUX_L19 INT_L_X4Y39/IMUX_L3 INT_L_X4Y39/NL1BEG1 INT_L_X4Y39/WL1END1 INT_L_X4Y40/IMUX_L10 INT_L_X4Y40/NL1END1 INT_L_X4Y41/IMUX_L6 INT_L_X4Y41/SR1END2 INT_L_X4Y42/IMUX_L19 INT_L_X4Y42/IMUX_L3 INT_L_X4Y42/IMUX_L34 INT_L_X4Y42/SR1BEG2 INT_L_X4Y42/WL1END1 INT_L_X6Y42/SW2A2 INT_L_X6Y43/SW2BEG2 INT_L_X6Y43/WL1END2 INT_L_X6Y46/WW2A3 INT_L_X8Y45/SE2END3 INT_L_X8Y45/WL1BEG2 INT_R_X5Y39/IMUX13 INT_R_X5Y39/IMUX21 INT_R_X5Y39/IMUX36 INT_R_X5Y39/IMUX5 INT_R_X5Y39/SL1END2 INT_R_X5Y39/WL1BEG1 INT_R_X5Y40/IMUX13 INT_R_X5Y40/IMUX21 INT_R_X5Y40/IMUX5 INT_R_X5Y40/SL1BEG2 INT_R_X5Y40/SS2END2 INT_R_X5Y41/FAN_ALT3 INT_R_X5Y41/FAN_BOUNCE3 INT_R_X5Y41/IMUX19 INT_R_X5Y41/IMUX23 INT_R_X5Y41/IMUX3 INT_R_X5Y41/IMUX39 INT_R_X5Y41/SR1END3 INT_R_X5Y41/SS2A2 INT_R_X5Y42/IMUX14 INT_R_X5Y42/IMUX21 INT_R_X5Y42/IMUX37 INT_R_X5Y42/IMUX6 INT_R_X5Y42/SR1BEG3 INT_R_X5Y42/SR1END_N3_3 INT_R_X5Y42/SS2BEG2 INT_R_X5Y42/SW2END2 INT_R_X5Y42/WL1BEG1 INT_R_X5Y46/IMUX10 INT_R_X5Y46/IMUX15 INT_R_X5Y46/IMUX23 INT_R_X5Y46/IMUX31 INT_R_X5Y46/IMUX47 INT_R_X5Y46/IMUX7 INT_R_X5Y46/SR1BEG_S0 INT_R_X5Y46/WW2END3 INT_R_X5Y47/WW2END_N0_3 INT_R_X7Y43/IMUX1 INT_R_X7Y43/IMUX15 INT_R_X7Y43/SL1END3 INT_R_X7Y43/SR1BEG_S0 INT_R_X7Y43/WL1BEG2 INT_R_X7Y44/IMUX7 INT_R_X7Y44/SL1BEG3 INT_R_X7Y44/SR1END3 INT_R_X7Y45/FAN_ALT1 INT_R_X7Y45/FAN_BOUNCE1 INT_R_X7Y45/IMUX12 INT_R_X7Y45/IMUX2 INT_R_X7Y45/IMUX28 INT_R_X7Y45/SE2A3 INT_R_X7Y45/SR1BEG3 INT_R_X7Y45/SR1END_N3_3 INT_R_X7Y45/WL1END2 INT_R_X7Y46/FAN_ALT1 INT_R_X7Y46/FAN_BOUNCE1 INT_R_X7Y46/IMUX12 INT_R_X7Y46/IMUX26 INT_R_X7Y46/LOGIC_OUTS11 INT_R_X7Y46/SE2BEG3 INT_R_X7Y46/WW2BEG3 VBRK_X18Y44/VBRK_SW2A2 VBRK_X18Y48/VBRK_WW2END3 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y40/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y41/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y44/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y46/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X4Y39/INT_L.WL1END1->>IMUX_L19 INT_L_X4Y39/INT_L.WL1END1->>IMUX_L3 INT_L_X4Y39/INT_L.WL1END1->>NL1BEG1 INT_L_X4Y40/INT_L.NL1END1->>IMUX_L10 INT_L_X4Y41/INT_L.SR1END2->>IMUX_L6 INT_L_X4Y42/INT_L.WL1END1->>IMUX_L19 INT_L_X4Y42/INT_L.WL1END1->>IMUX_L3 INT_L_X4Y42/INT_L.WL1END1->>IMUX_L34 INT_L_X4Y42/INT_L.WL1END1->>SR1BEG2 INT_L_X6Y43/INT_L.WL1END2->>SW2BEG2 INT_L_X8Y45/INT_L.SE2END3->>WL1BEG2 INT_R_X5Y39/INT_R.SL1END2->>IMUX13 INT_R_X5Y39/INT_R.SL1END2->>IMUX21 INT_R_X5Y39/INT_R.SL1END2->>IMUX36 INT_R_X5Y39/INT_R.SL1END2->>IMUX5 INT_R_X5Y39/INT_R.SL1END2->>WL1BEG1 INT_R_X5Y40/INT_R.SS2END2->>IMUX13 INT_R_X5Y40/INT_R.SS2END2->>IMUX21 INT_R_X5Y40/INT_R.SS2END2->>IMUX5 INT_R_X5Y40/INT_R.SS2END2->>SL1BEG2 INT_R_X5Y41/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y41/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X5Y41/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X5Y41/INT_R.SR1END3->>FAN_ALT3 INT_R_X5Y41/INT_R.SR1END3->>IMUX23 INT_R_X5Y41/INT_R.SR1END3->>IMUX39 INT_R_X5Y42/INT_R.SW2END2->>IMUX14 INT_R_X5Y42/INT_R.SW2END2->>IMUX21 INT_R_X5Y42/INT_R.SW2END2->>IMUX37 INT_R_X5Y42/INT_R.SW2END2->>IMUX6 INT_R_X5Y42/INT_R.SW2END2->>SR1BEG3 INT_R_X5Y42/INT_R.SW2END2->>SS2BEG2 INT_R_X5Y42/INT_R.SW2END2->>WL1BEG1 INT_R_X5Y46/INT_R.SR1BEG_S0->>IMUX10 INT_R_X5Y46/INT_R.WW2END3->>IMUX15 INT_R_X5Y46/INT_R.WW2END3->>IMUX23 INT_R_X5Y46/INT_R.WW2END3->>IMUX31 INT_R_X5Y46/INT_R.WW2END3->>IMUX47 INT_R_X5Y46/INT_R.WW2END3->>IMUX7 INT_R_X5Y46/INT_R.WW2END3->>SR1BEG_S0 INT_R_X7Y43/INT_R.SL1END3->>IMUX15 INT_R_X7Y43/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y43/INT_R.SL1END3->>WL1BEG2 INT_R_X7Y43/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y44/INT_R.SR1END3->>IMUX7 INT_R_X7Y44/INT_R.SR1END3->>SL1BEG3 INT_R_X7Y45/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y45/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X7Y45/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X7Y45/INT_R.FAN_BOUNCE1->>IMUX28 INT_R_X7Y45/INT_R.WL1END2->>FAN_ALT1 INT_R_X7Y45/INT_R.WL1END2->>SR1BEG3 INT_R_X7Y46/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y46/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X7Y46/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X7Y46/INT_R.LOGIC_OUTS11->>FAN_ALT1 INT_R_X7Y46/INT_R.LOGIC_OUTS11->>SE2BEG3 INT_R_X7Y46/INT_R.LOGIC_OUTS11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 40, 

int_type27_in - 
wires: BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_WR1END2 BRAM_L_X6Y40/BRAM_EL1BEG1_2 BRAM_L_X6Y45/BRAM_WR1END2_1 CLBLL_L_X4Y39/CLBLL_IMUX14 CLBLL_L_X4Y39/CLBLL_IMUX6 CLBLL_L_X4Y39/CLBLL_L_A1 CLBLL_L_X4Y39/CLBLL_L_B1 CLBLL_L_X4Y40/CLBLL_IMUX6 CLBLL_L_X4Y40/CLBLL_L_A1 CLBLL_L_X4Y41/CLBLL_IMUX10 CLBLL_L_X4Y41/CLBLL_L_A4 CLBLL_L_X4Y42/CLBLL_EL1BEG3 CLBLL_L_X4Y42/CLBLL_IMUX16 CLBLL_L_X4Y42/CLBLL_IMUX23 CLBLL_L_X4Y42/CLBLL_IMUX6 CLBLL_L_X4Y42/CLBLL_L_A1 CLBLL_L_X4Y42/CLBLL_L_B3 CLBLL_L_X4Y42/CLBLL_L_C3 CLBLL_L_X4Y42/CLBLL_SE2A0 CLBLM_R_X3Y42/CLBLM_EL1BEG3 CLBLM_R_X3Y42/CLBLM_SE2A0 CLBLM_R_X3Y43/CLBLM_LOGIC_OUTS18 CLBLM_R_X3Y43/CLBLM_L_CMUX CLBLM_R_X5Y39/CLBLM_IMUX25 CLBLM_R_X5Y39/CLBLM_IMUX33 CLBLM_R_X5Y39/CLBLM_IMUX41 CLBLM_R_X5Y39/CLBLM_IMUX9 CLBLM_R_X5Y39/CLBLM_L_A5 CLBLM_R_X5Y39/CLBLM_L_B5 CLBLM_R_X5Y39/CLBLM_L_C1 CLBLM_R_X5Y39/CLBLM_L_D1 CLBLM_R_X5Y40/CLBLM_IMUX26 CLBLM_R_X5Y40/CLBLM_IMUX33 CLBLM_R_X5Y40/CLBLM_IMUX9 CLBLM_R_X5Y40/CLBLM_L_A5 CLBLM_R_X5Y40/CLBLM_L_B4 CLBLM_R_X5Y40/CLBLM_L_C1 CLBLM_R_X5Y41/CLBLM_IMUX13 CLBLM_R_X5Y41/CLBLM_IMUX20 CLBLM_R_X5Y41/CLBLM_IMUX37 CLBLM_R_X5Y41/CLBLM_IMUX5 CLBLM_R_X5Y41/CLBLM_L_A6 CLBLM_R_X5Y41/CLBLM_L_B6 CLBLM_R_X5Y41/CLBLM_L_C2 CLBLM_R_X5Y41/CLBLM_L_D4 CLBLM_R_X5Y42/CLBLM_EL1BEG1 CLBLM_R_X5Y42/CLBLM_IMUX13 CLBLM_R_X5Y42/CLBLM_IMUX20 CLBLM_R_X5Y42/CLBLM_IMUX36 CLBLM_R_X5Y42/CLBLM_IMUX5 CLBLM_R_X5Y42/CLBLM_L_A6 CLBLM_R_X5Y42/CLBLM_L_B6 CLBLM_R_X5Y42/CLBLM_L_C2 CLBLM_R_X5Y42/CLBLM_L_D2 CLBLM_R_X5Y46/CLBLM_IMUX12 CLBLM_R_X5Y46/CLBLM_IMUX21 CLBLM_R_X5Y46/CLBLM_IMUX28 CLBLM_R_X5Y46/CLBLM_IMUX3 CLBLM_R_X5Y46/CLBLM_IMUX4 CLBLM_R_X5Y46/CLBLM_IMUX43 CLBLM_R_X5Y46/CLBLM_L_A2 CLBLM_R_X5Y46/CLBLM_L_C4 CLBLM_R_X5Y46/CLBLM_M_A6 CLBLM_R_X5Y46/CLBLM_M_B6 CLBLM_R_X5Y46/CLBLM_M_C4 CLBLM_R_X5Y46/CLBLM_M_D6 CLBLM_R_X5Y46/CLBLM_WR1END2 CLBLM_R_X7Y43/CLBLM_IMUX18 CLBLM_R_X7Y43/CLBLM_IMUX2 CLBLM_R_X7Y43/CLBLM_M_A2 CLBLM_R_X7Y43/CLBLM_M_B2 CLBLM_R_X7Y44/CLBLM_IMUX8 CLBLM_R_X7Y44/CLBLM_M_A5 CLBLM_R_X7Y45/CLBLM_IMUX24 CLBLM_R_X7Y45/CLBLM_IMUX31 CLBLM_R_X7Y45/CLBLM_IMUX8 CLBLM_R_X7Y45/CLBLM_M_A5 CLBLM_R_X7Y45/CLBLM_M_B5 CLBLM_R_X7Y45/CLBLM_M_C5 CLBLM_R_X7Y46/CLBLM_IMUX24 CLBLM_R_X7Y46/CLBLM_M_B5 INT_L_X4Y39/IMUX_L14 INT_L_X4Y39/IMUX_L6 INT_L_X4Y39/SL1END3 INT_L_X4Y40/IMUX_L6 INT_L_X4Y40/SL1BEG3 INT_L_X4Y40/SL1END3 INT_L_X4Y41/IMUX_L10 INT_L_X4Y41/SL1BEG3 INT_L_X4Y41/SL1END3 INT_L_X4Y41/SR1BEG_S0 INT_L_X4Y42/EL1BEG2 INT_L_X4Y42/EL1END3 INT_L_X4Y42/IMUX_L16 INT_L_X4Y42/IMUX_L23 INT_L_X4Y42/IMUX_L6 INT_L_X4Y42/SE2END0 INT_L_X4Y42/SL1BEG3 INT_L_X6Y42/EL1END1 INT_L_X6Y42/NE2BEG1 INT_L_X6Y43/NE2A1 INT_L_X6Y46/WR1BEG2 INT_L_X6Y46/WR1END1 INT_R_X3Y42/EL1BEG3 INT_R_X3Y42/SE2A0 INT_R_X3Y43/EL1BEG_N3 INT_R_X3Y43/LOGIC_OUTS18 INT_R_X3Y43/SE2BEG0 INT_R_X5Y39/IMUX25 INT_R_X5Y39/IMUX33 INT_R_X5Y39/IMUX41 INT_R_X5Y39/IMUX9 INT_R_X5Y39/SL1END0 INT_R_X5Y40/IMUX26 INT_R_X5Y40/IMUX33 INT_R_X5Y40/IMUX9 INT_R_X5Y40/SL1BEG0 INT_R_X5Y40/SR1BEG_S0 INT_R_X5Y40/SR1END3 INT_R_X5Y41/IMUX13 INT_R_X5Y41/IMUX20 INT_R_X5Y41/IMUX37 INT_R_X5Y41/IMUX5 INT_R_X5Y41/SL1END2 INT_R_X5Y41/SR1BEG3 INT_R_X5Y41/SR1END_N3_3 INT_R_X5Y42/EL1BEG1 INT_R_X5Y42/EL1END2 INT_R_X5Y42/IMUX13 INT_R_X5Y42/IMUX20 INT_R_X5Y42/IMUX36 INT_R_X5Y42/IMUX5 INT_R_X5Y42/SL1BEG2 INT_R_X5Y46/FAN_ALT5 INT_R_X5Y46/FAN_BOUNCE5 INT_R_X5Y46/IMUX12 INT_R_X5Y46/IMUX21 INT_R_X5Y46/IMUX28 INT_R_X5Y46/IMUX3 INT_R_X5Y46/IMUX4 INT_R_X5Y46/IMUX43 INT_R_X5Y46/WR1END2 INT_R_X7Y43/IMUX18 INT_R_X7Y43/IMUX2 INT_R_X7Y43/NE2END1 INT_R_X7Y43/NL1BEG0 INT_R_X7Y43/NL1END_S3_0 INT_R_X7Y44/IMUX8 INT_R_X7Y44/NL1END0 INT_R_X7Y44/NN2BEG0 INT_R_X7Y44/NR1BEG0 INT_R_X7Y45/IMUX24 INT_R_X7Y45/IMUX31 INT_R_X7Y45/IMUX8 INT_R_X7Y45/NN2A0 INT_R_X7Y45/NN2END_S2_0 INT_R_X7Y45/NR1END0 INT_R_X7Y46/IMUX24 INT_R_X7Y46/NN2END0 INT_R_X7Y46/WR1BEG1 VBRK_X18Y44/VBRK_EL1BEG1 VBRK_X18Y48/VBRK_WR1END2 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y40/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y41/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X3Y43/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y44/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X4Y39/INT_L.SL1END3->>IMUX_L14 INT_L_X4Y39/INT_L.SL1END3->>IMUX_L6 INT_L_X4Y40/INT_L.SL1END3->>IMUX_L6 INT_L_X4Y40/INT_L.SL1END3->>SL1BEG3 INT_L_X4Y41/INT_L.SL1END3->>SL1BEG3 INT_L_X4Y41/INT_L.SL1END3->>SR1BEG_S0 INT_L_X4Y41/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X4Y42/INT_L.EL1END3->>EL1BEG2 INT_L_X4Y42/INT_L.EL1END3->>IMUX_L23 INT_L_X4Y42/INT_L.EL1END3->>IMUX_L6 INT_L_X4Y42/INT_L.EL1END3->>SL1BEG3 INT_L_X4Y42/INT_L.SE2END0->>IMUX_L16 INT_L_X6Y42/INT_L.EL1END1->>NE2BEG1 INT_L_X6Y46/INT_L.WR1END1->>WR1BEG2 INT_R_X3Y43/INT_R.LOGIC_OUTS18->>EL1BEG_N3 INT_R_X3Y43/INT_R.LOGIC_OUTS18->>SE2BEG0 INT_R_X5Y39/INT_R.SL1END0->>IMUX25 INT_R_X5Y39/INT_R.SL1END0->>IMUX33 INT_R_X5Y39/INT_R.SL1END0->>IMUX41 INT_R_X5Y39/INT_R.SL1END0->>IMUX9 INT_R_X5Y40/INT_R.SR1BEG_S0->>IMUX26 INT_R_X5Y40/INT_R.SR1BEG_S0->>IMUX33 INT_R_X5Y40/INT_R.SR1BEG_S0->>IMUX9 INT_R_X5Y40/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X5Y40/INT_R.SR1END3->>SR1BEG_S0 INT_R_X5Y41/INT_R.SL1END2->>IMUX13 INT_R_X5Y41/INT_R.SL1END2->>IMUX20 INT_R_X5Y41/INT_R.SL1END2->>IMUX37 INT_R_X5Y41/INT_R.SL1END2->>IMUX5 INT_R_X5Y41/INT_R.SL1END2->>SR1BEG3 INT_R_X5Y42/INT_R.EL1END2->>EL1BEG1 INT_R_X5Y42/INT_R.EL1END2->>IMUX13 INT_R_X5Y42/INT_R.EL1END2->>IMUX20 INT_R_X5Y42/INT_R.EL1END2->>IMUX36 INT_R_X5Y42/INT_R.EL1END2->>IMUX5 INT_R_X5Y42/INT_R.EL1END2->>SL1BEG2 INT_R_X5Y46/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y46/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X5Y46/INT_R.WR1END2->>FAN_ALT5 INT_R_X5Y46/INT_R.WR1END2->>IMUX12 INT_R_X5Y46/INT_R.WR1END2->>IMUX21 INT_R_X5Y46/INT_R.WR1END2->>IMUX28 INT_R_X5Y46/INT_R.WR1END2->>IMUX4 INT_R_X5Y46/INT_R.WR1END2->>IMUX43 INT_R_X7Y43/INT_R.NE2END1->>IMUX18 INT_R_X7Y43/INT_R.NE2END1->>IMUX2 INT_R_X7Y43/INT_R.NE2END1->>NL1BEG0 INT_R_X7Y44/INT_R.NL1END0->>IMUX8 INT_R_X7Y44/INT_R.NL1END0->>NN2BEG0 INT_R_X7Y44/INT_R.NL1END0->>NR1BEG0 INT_R_X7Y45/INT_R.NN2END_S2_0->>IMUX31 INT_R_X7Y45/INT_R.NR1END0->>IMUX24 INT_R_X7Y45/INT_R.NR1END0->>IMUX8 INT_R_X7Y46/INT_R.NN2END0->>IMUX24 INT_R_X7Y46/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 38, 

FSM_sequential_next_s[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[2]_i_2_n_0 - 
wires: CLBLM_R_X7Y47/CLBLM_IMUX5 CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y47/CLBLM_L_A6 CLBLM_R_X7Y47/CLBLM_L_C INT_R_X7Y47/IMUX5 INT_R_X7Y47/LOGIC_OUTS10 
pips: CLBLM_R_X7Y47/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y47/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y47/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[2]_i_4_n_0 - 
wires: CLBLM_L_X8Y49/CLBLM_ER1BEG1 CLBLM_L_X8Y49/CLBLM_IMUX35 CLBLM_L_X8Y49/CLBLM_M_C6 CLBLM_R_X7Y49/CLBLM_ER1BEG1 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y49/CLBLM_L_A INT_L_X8Y49/ER1END1 INT_L_X8Y49/IMUX_L35 INT_R_X7Y49/ER1BEG1 INT_R_X7Y49/LOGIC_OUTS8 
pips: CLBLM_L_X8Y49/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y49/INT_L.ER1END1->>IMUX_L35 INT_R_X7Y49/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[2]_i_5_n_0 - 
wires: CLBLM_R_X7Y49/CLBLM_IMUX10 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y49/CLBLM_L_A4 CLBLM_R_X7Y49/CLBLM_L_B INT_R_X7Y49/IMUX10 INT_R_X7Y49/LOGIC_OUTS9 
pips: CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y49/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[2]_i_6_n_0 - 
wires: CLBLM_R_X7Y49/CLBLM_IMUX3 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y49/CLBLM_L_A2 CLBLM_R_X7Y49/CLBLM_M_B INT_R_X7Y49/IMUX3 INT_R_X7Y49/LOGIC_OUTS13 
pips: CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y49/INT_R.LOGIC_OUTS13->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[2]_i_7_n_0 - 
wires: CLBLM_R_X7Y49/CLBLM_IMUX6 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y49/CLBLM_L_A1 CLBLM_R_X7Y49/CLBLM_L_BMUX INT_R_X7Y49/IMUX6 INT_R_X7Y49/LOGIC_OUTS17 
pips: CLBLM_R_X7Y49/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y49/INT_R.LOGIC_OUTS17->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[3]_i_1_n_0 - 
wires: CLBLM_L_X8Y46/CLBLM_FAN7 CLBLM_L_X8Y46/CLBLM_M_CE CLBLM_L_X8Y46/CLBLM_WL1END1 CLBLM_L_X8Y47/CLBLM_WL1END1 CLBLM_L_X8Y48/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y48/CLBLM_L_C CLBLM_L_X8Y48/CLBLM_WL1END1 CLBLM_R_X7Y46/CLBLM_FAN6 CLBLM_R_X7Y46/CLBLM_L_CE CLBLM_R_X7Y46/CLBLM_WL1END1 CLBLM_R_X7Y47/CLBLM_FAN6 CLBLM_R_X7Y47/CLBLM_L_CE CLBLM_R_X7Y47/CLBLM_WL1END1 CLBLM_R_X7Y48/CLBLM_FAN7 CLBLM_R_X7Y48/CLBLM_M_CE CLBLM_R_X7Y48/CLBLM_WL1END1 INT_L_X8Y46/FAN_ALT7 INT_L_X8Y46/FAN_L7 INT_L_X8Y46/SL1END2 INT_L_X8Y46/WL1BEG1 INT_L_X8Y47/SL1BEG2 INT_L_X8Y47/SL1END2 INT_L_X8Y47/WL1BEG1 INT_L_X8Y48/LOGIC_OUTS_L10 INT_L_X8Y48/SL1BEG2 INT_L_X8Y48/WL1BEG1 INT_R_X7Y46/FAN6 INT_R_X7Y46/FAN_ALT6 INT_R_X7Y46/WL1END1 INT_R_X7Y47/FAN6 INT_R_X7Y47/FAN_ALT6 INT_R_X7Y47/WL1END1 INT_R_X7Y48/FAN7 INT_R_X7Y48/FAN_ALT7 INT_R_X7Y48/WL1END1 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y48/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y46/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y47/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y48/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X8Y46/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y46/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y46/INT_L.SL1END2->>WL1BEG1 INT_L_X8Y47/INT_L.SL1END2->>SL1BEG2 INT_L_X8Y47/INT_L.SL1END2->>WL1BEG1 INT_L_X8Y48/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X8Y48/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_R_X7Y46/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y46/INT_R.WL1END1->>FAN_ALT6 INT_R_X7Y47/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y47/INT_R.WL1END1->>FAN_ALT6 INT_R_X7Y48/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y48/INT_R.WL1END1->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

FSM_sequential_next_s[3]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y52/INT_INTERFACE_SE4BEG0 BRAM_L_X6Y50/BRAM_SE4BEG0_2 BRKH_INT_X6Y49/BRKH_INT_SE6D0 CLBLM_L_X8Y48/CLBLM_ER1BEG1 CLBLM_L_X8Y48/CLBLM_IMUX34 CLBLM_L_X8Y48/CLBLM_IMUX35 CLBLM_L_X8Y48/CLBLM_L_C6 CLBLM_L_X8Y48/CLBLM_M_C6 CLBLM_R_X5Y52/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y52/CLBLM_L_A CLBLM_R_X5Y52/CLBLM_SE4BEG0 CLBLM_R_X7Y48/CLBLM_ER1BEG1 INT_L_X6Y48/SE6E0 INT_L_X6Y49/SE6D0 INT_L_X6Y50/SE6C0 INT_L_X6Y51/SE6B0 INT_L_X6Y52/SE6A0 INT_L_X8Y48/ER1END1 INT_L_X8Y48/IMUX_L34 INT_L_X8Y48/IMUX_L35 INT_R_X5Y52/LOGIC_OUTS8 INT_R_X5Y52/SE6BEG0 INT_R_X7Y48/ER1BEG1 INT_R_X7Y48/SE6END0 VBRK_X18Y55/VBRK_SE4BEG0 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y52/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y48/INT_L.ER1END1->>IMUX_L34 INT_L_X8Y48/INT_L.ER1END1->>IMUX_L35 INT_R_X5Y52/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X7Y48/INT_R.SE6END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[3]_i_4_n_0 - 
wires: CLBLM_L_X8Y48/CLBLM_IMUX30 CLBLM_L_X8Y48/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y48/CLBLM_L_C5 CLBLM_L_X8Y48/CLBLM_L_D INT_L_X8Y48/IMUX_L30 INT_L_X8Y48/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y48/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y48/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[3]_i_13_n_0 - 
wires: CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y52/CLBLM_M_A CLBLM_L_X8Y53/CLBLM_IMUX1 CLBLM_L_X8Y53/CLBLM_IMUX17 CLBLM_L_X8Y53/CLBLM_M_A3 CLBLM_L_X8Y53/CLBLM_M_B3 INT_L_X8Y52/LOGIC_OUTS_L12 INT_L_X8Y52/NR1BEG0 INT_L_X8Y53/IMUX_L1 INT_L_X8Y53/IMUX_L17 INT_L_X8Y53/NR1END0 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X8Y52/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y53/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y53/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[3]_i_14_n_0 - 
wires: CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y52/CLBLM_M_B CLBLM_L_X8Y53/CLBLM_IMUX24 CLBLM_L_X8Y53/CLBLM_IMUX8 CLBLM_L_X8Y53/CLBLM_M_A5 CLBLM_L_X8Y53/CLBLM_M_B5 INT_L_X8Y52/LOGIC_OUTS_L13 INT_L_X8Y52/NL1BEG0 INT_L_X8Y52/NL1END_S3_0 INT_L_X8Y53/IMUX_L24 INT_L_X8Y53/IMUX_L8 INT_L_X8Y53/NL1END0 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y52/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X8Y53/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y53/INT_L.NL1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pt_reg_n_0_[3][2] - 
wires: CLBLM_L_X8Y50/CLBLM_NE4BEG1 CLBLM_L_X8Y52/CLBLM_SW2A0 CLBLM_L_X8Y53/CLBLM_IMUX18 CLBLM_L_X8Y53/CLBLM_IMUX2 CLBLM_L_X8Y53/CLBLM_M_A2 CLBLM_L_X8Y53/CLBLM_M_B2 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y50/CLBLM_L_BQ CLBLM_R_X7Y50/CLBLM_NE4BEG1 CLBLM_R_X7Y51/CLBLM_IMUX19 CLBLM_R_X7Y51/CLBLM_L_B2 CLBLM_R_X7Y52/CLBLM_SW2A0 INT_L_X8Y50/NE6A1 INT_L_X8Y51/NE6B1 INT_L_X8Y52/NE6C1 INT_L_X8Y52/SW2A0 INT_L_X8Y53/IMUX_L18 INT_L_X8Y53/IMUX_L2 INT_L_X8Y53/NE6D1 INT_L_X8Y53/SW2BEG0 INT_L_X8Y53/WL1END0 INT_L_X8Y54/NE6E1 INT_R_X7Y50/LOGIC_OUTS1 INT_R_X7Y50/NE6BEG1 INT_R_X7Y51/IMUX19 INT_R_X7Y51/SR1END1 INT_R_X7Y52/SR1BEG1 INT_R_X7Y52/SW2END0 INT_R_X9Y53/SL1END1 INT_R_X9Y53/WL1BEG0 INT_R_X9Y54/NE6END1 INT_R_X9Y54/SL1BEG1 
pips: CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X8Y53/INT_L.WL1END0->>IMUX_L18 INT_L_X8Y53/INT_L.WL1END0->>IMUX_L2 INT_L_X8Y53/INT_L.WL1END0->>SW2BEG0 INT_R_X7Y50/INT_R.LOGIC_OUTS1->>NE6BEG1 INT_R_X7Y51/INT_R.SR1END1->>IMUX19 INT_R_X7Y52/INT_R.SW2END0->>SR1BEG1 INT_R_X9Y53/INT_R.SL1END1->>WL1BEG0 INT_R_X9Y54/INT_R.NE6END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_next_s[3]_i_15_n_0 - 
wires: CLBLM_R_X7Y48/CLBLM_IMUX23 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y48/CLBLM_L_C3 CLBLM_R_X7Y48/CLBLM_M_D INT_R_X7Y48/IMUX23 INT_R_X7Y48/LOGIC_OUTS15 
pips: CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y48/INT_R.LOGIC_OUTS15->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[3]_i_16_n_0 - 
wires: CLBLM_R_X7Y48/CLBLM_IMUX33 CLBLM_R_X7Y48/CLBLM_IMUX41 CLBLM_R_X7Y48/CLBLM_L_C1 CLBLM_R_X7Y48/CLBLM_L_D1 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y49/CLBLM_L_CMUX INT_R_X7Y48/IMUX33 INT_R_X7Y48/IMUX41 INT_R_X7Y48/SL1END0 INT_R_X7Y49/LOGIC_OUTS18 INT_R_X7Y49/SL1BEG0 
pips: CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y48/INT_R.SL1END0->>IMUX33 INT_R_X7Y48/INT_R.SL1END0->>IMUX41 INT_R_X7Y49/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[3]_i_17_n_0 - 
wires: CLBLM_L_X8Y48/CLBLM_SE2A3 CLBLM_L_X8Y48/CLBLM_WL1END2 CLBLM_R_X7Y48/CLBLM_IMUX21 CLBLM_R_X7Y48/CLBLM_IMUX36 CLBLM_R_X7Y48/CLBLM_L_C4 CLBLM_R_X7Y48/CLBLM_L_D2 CLBLM_R_X7Y48/CLBLM_SE2A3 CLBLM_R_X7Y48/CLBLM_WL1END2 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y49/CLBLM_M_BMUX INT_L_X8Y48/SE2END3 INT_L_X8Y48/WL1BEG2 INT_R_X7Y48/IMUX21 INT_R_X7Y48/IMUX36 INT_R_X7Y48/SE2A3 INT_R_X7Y48/WL1END2 INT_R_X7Y49/LOGIC_OUTS21 INT_R_X7Y49/SE2BEG3 
pips: CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y49/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y48/INT_L.SE2END3->>WL1BEG2 INT_R_X7Y48/INT_R.WL1END2->>IMUX21 INT_R_X7Y48/INT_R.WL1END2->>IMUX36 INT_R_X7Y49/INT_R.LOGIC_OUTS21->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[3]_i_18_n_0 - 
wires: CLBLM_L_X8Y48/CLBLM_NE2A0 CLBLM_L_X8Y48/CLBLM_WR1END1 CLBLM_R_X7Y47/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y47/CLBLM_M_CMUX CLBLM_R_X7Y48/CLBLM_IMUX34 CLBLM_R_X7Y48/CLBLM_IMUX42 CLBLM_R_X7Y48/CLBLM_L_C6 CLBLM_R_X7Y48/CLBLM_L_D6 CLBLM_R_X7Y48/CLBLM_NE2A0 CLBLM_R_X7Y48/CLBLM_WR1END1 INT_L_X8Y47/NE2END_S3_0 INT_L_X8Y48/NE2END0 INT_L_X8Y48/WR1BEG1 INT_R_X7Y47/LOGIC_OUTS22 INT_R_X7Y47/NE2BEG0 INT_R_X7Y48/IMUX34 INT_R_X7Y48/IMUX42 INT_R_X7Y48/NE2A0 INT_R_X7Y48/WR1END1 
pips: CLBLM_R_X7Y47/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X8Y48/INT_L.NE2END0->>WR1BEG1 INT_R_X7Y47/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X7Y48/INT_R.WR1END1->>IMUX34 INT_R_X7Y48/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_next_s[3]_i_19_n_0 - 
wires: CLBLM_R_X7Y48/CLBLM_IMUX6 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y48/CLBLM_L_A1 CLBLM_R_X7Y48/CLBLM_L_D INT_R_X7Y48/IMUX6 INT_R_X7Y48/LOGIC_OUTS11 
pips: CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y48/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt_reg_n_0_[3][1] - 
wires: CLBLM_L_X8Y51/CLBLM_NE2A0 CLBLM_L_X8Y52/CLBLM_IMUX17 CLBLM_L_X8Y52/CLBLM_IMUX8 CLBLM_L_X8Y52/CLBLM_M_A5 CLBLM_L_X8Y52/CLBLM_M_B3 CLBLM_R_X7Y50/CLBLM_IMUX16 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y50/CLBLM_L_AQ CLBLM_R_X7Y50/CLBLM_L_B3 CLBLM_R_X7Y51/CLBLM_NE2A0 INT_L_X8Y50/NE2END_S3_0 INT_L_X8Y51/NE2END0 INT_L_X8Y51/NR1BEG0 INT_L_X8Y52/IMUX_L17 INT_L_X8Y52/IMUX_L8 INT_L_X8Y52/NR1END0 INT_R_X7Y50/IMUX16 INT_R_X7Y50/LOGIC_OUTS0 INT_R_X7Y50/NE2BEG0 INT_R_X7Y51/NE2A0 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y51/INT_L.NE2END0->>NR1BEG0 INT_L_X8Y52/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y52/INT_L.NR1END0->>IMUX_L8 INT_R_X7Y50/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X7Y50/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[3][0] - 
wires: CLBLM_L_X8Y52/CLBLM_IMUX15 CLBLM_L_X8Y52/CLBLM_IMUX20 CLBLM_L_X8Y52/CLBLM_IMUX7 CLBLM_L_X8Y52/CLBLM_L_C2 CLBLM_L_X8Y52/CLBLM_M_A1 CLBLM_L_X8Y52/CLBLM_M_B1 CLBLM_L_X8Y52/CLBLM_NE2A3 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y51/CLBLM_M_DQ CLBLM_R_X7Y52/CLBLM_NE2A3 INT_L_X8Y52/FAN_ALT1 INT_L_X8Y52/FAN_BOUNCE1 INT_L_X8Y52/IMUX_L15 INT_L_X8Y52/IMUX_L20 INT_L_X8Y52/IMUX_L7 INT_L_X8Y52/NE2END3 INT_R_X7Y51/LOGIC_OUTS7 INT_R_X7Y51/NE2BEG3 INT_R_X7Y52/NE2A3 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X8Y52/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y52/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X8Y52/INT_L.NE2END3->>FAN_ALT1 INT_L_X8Y52/INT_L.NE2END3->>IMUX_L15 INT_L_X8Y52/INT_L.NE2END3->>IMUX_L7 INT_R_X7Y51/INT_R.LOGIC_OUTS7->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_next_s[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[3]_i_6_n_0 - 
wires: CLBLM_L_X8Y46/CLBLM_IMUX11 CLBLM_L_X8Y46/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y46/CLBLM_M_A4 CLBLM_L_X8Y46/CLBLM_M_B INT_L_X8Y46/IMUX_L11 INT_L_X8Y46/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y46/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y46/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[3]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y52/INT_INTERFACE_WW2END0 BRAM_L_X6Y50/BRAM_WW2END0_2 CLBLM_R_X5Y52/CLBLM_IMUX10 CLBLM_R_X5Y52/CLBLM_L_A4 CLBLM_R_X5Y52/CLBLM_WW2END0 CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y52/CLBLM_M_A INT_L_X6Y52/WW2A0 INT_R_X5Y52/IMUX10 INT_R_X5Y52/WW2END0 INT_R_X7Y52/LOGIC_OUTS12 INT_R_X7Y52/WW2BEG0 VBRK_X18Y55/VBRK_WW2END0 
pips: CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y52/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X5Y52/INT_R.WW2END0->>IMUX10 INT_R_X7Y52/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_next_s[3]_i_8_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y52/INT_INTERFACE_WW2END1 BRAM_L_X6Y50/BRAM_WW2END1_2 CLBLM_R_X5Y52/CLBLM_IMUX3 CLBLM_R_X5Y52/CLBLM_L_A2 CLBLM_R_X5Y52/CLBLM_WW2END1 CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y52/CLBLM_M_B INT_L_X6Y52/WW2A1 INT_R_X5Y52/IMUX3 INT_R_X5Y52/WW2END1 INT_R_X7Y52/LOGIC_OUTS13 INT_R_X7Y52/WW2BEG1 VBRK_X18Y55/VBRK_WW2END1 
pips: CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y52/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X5Y52/INT_R.WW2END1->>IMUX3 INT_R_X7Y52/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg_n_0_[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y51/INT_INTERFACE_NE4C2 BRAM_INT_INTERFACE_L_X6Y52/INT_INTERFACE_NW2A2 BRAM_L_X6Y50/BRAM_NE4C2_1 BRAM_L_X6Y50/BRAM_NW2A2_2 BRKH_INT_X5Y49/BRKH_INT_NE6C2 CLBLL_L_X4Y46/CLBLL_SW2A2 CLBLL_L_X4Y47/CLBLL_EL1BEG1 CLBLL_L_X4Y47/CLBLL_IMUX34 CLBLL_L_X4Y47/CLBLL_LL_CQ CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y47/CLBLL_L_C6 CLBLL_L_X4Y54/CLBLL_IMUX29 CLBLL_L_X4Y54/CLBLL_LL_C2 CLBLM_R_X3Y46/CLBLM_SW2A2 CLBLM_R_X3Y47/CLBLM_EL1BEG1 CLBLM_R_X5Y51/CLBLM_NE4C2 CLBLM_R_X5Y52/CLBLM_IMUX6 CLBLM_R_X5Y52/CLBLM_L_A1 CLBLM_R_X5Y52/CLBLM_NW2A2 INT_L_X4Y46/SW2A2 INT_L_X4Y47/EL1END1 INT_L_X4Y47/IMUX_L34 INT_L_X4Y47/LOGIC_OUTS_L6 INT_L_X4Y47/NE6BEG2 INT_L_X4Y47/SW2BEG2 INT_L_X4Y54/IMUX_L29 INT_L_X4Y54/WR1END3 INT_L_X6Y51/NE6END2 INT_L_X6Y51/NW2BEG2 INT_L_X6Y52/NW2A2 INT_R_X3Y46/NL1BEG2 INT_R_X3Y46/SW2END2 INT_R_X3Y47/EL1BEG1 INT_R_X3Y47/NL1END2 INT_R_X5Y47/NE6A2 INT_R_X5Y48/NE6B2 INT_R_X5Y49/NE6C2 INT_R_X5Y50/NE6D2 INT_R_X5Y51/NE6E2 INT_R_X5Y52/BYP_ALT2 INT_R_X5Y52/BYP_BOUNCE2 INT_R_X5Y52/IMUX6 INT_R_X5Y52/NN2BEG2 INT_R_X5Y52/NW2END2 INT_R_X5Y53/BYP_BOUNCE_N3_2 INT_R_X5Y53/NN2A2 INT_R_X5Y54/NN2END2 INT_R_X5Y54/WR1BEG3 VBRK_X18Y54/VBRK_NE4C2 VBRK_X18Y55/VBRK_NW2A2 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y47/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y47/INT_L.EL1END1->>IMUX_L34 INT_L_X4Y47/INT_L.LOGIC_OUTS_L6->>NE6BEG2 INT_L_X4Y47/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X4Y54/INT_L.WR1END3->>IMUX_L29 INT_L_X6Y51/INT_L.NE6END2->>NW2BEG2 INT_R_X3Y46/INT_R.SW2END2->>NL1BEG2 INT_R_X3Y47/INT_R.NL1END2->>EL1BEG1 INT_R_X5Y52/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y52/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X5Y52/INT_R.NW2END2->>BYP_ALT2 INT_R_X5Y52/INT_R.NW2END2->>NN2BEG2 INT_R_X5Y54/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

INTR_O_i_12_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX41 CLBLM_L_X8Y50/CLBLM_IMUX8 CLBLM_L_X8Y50/CLBLM_L_D1 CLBLM_L_X8Y50/CLBLM_M_A5 CLBLM_L_X8Y50/CLBLM_SE2A0 CLBLM_L_X8Y51/CLBLM_SW2A0 CLBLM_L_X8Y52/CLBLM_IMUX34 CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y52/CLBLM_L_C6 CLBLM_L_X8Y52/CLBLM_L_D CLBLM_R_X7Y50/CLBLM_IMUX13 CLBLM_R_X7Y50/CLBLM_L_B6 CLBLM_R_X7Y50/CLBLM_SE2A0 CLBLM_R_X7Y51/CLBLM_IMUX16 CLBLM_R_X7Y51/CLBLM_L_B3 CLBLM_R_X7Y51/CLBLM_SW2A0 INT_L_X8Y50/IMUX_L41 INT_L_X8Y50/IMUX_L8 INT_L_X8Y50/SE2END0 INT_L_X8Y51/SW2A0 INT_L_X8Y52/IMUX_L34 INT_L_X8Y52/LOGIC_OUTS_L11 INT_L_X8Y52/SR1BEG_S0 INT_L_X8Y52/SW2BEG0 INT_R_X7Y50/FAN_BOUNCE_S3_2 INT_R_X7Y50/FAN_BOUNCE_S3_4 INT_R_X7Y50/IMUX13 INT_R_X7Y50/SE2A0 INT_R_X7Y51/FAN_ALT2 INT_R_X7Y51/FAN_ALT4 INT_R_X7Y51/FAN_BOUNCE2 INT_R_X7Y51/FAN_BOUNCE4 INT_R_X7Y51/IMUX16 INT_R_X7Y51/SE2BEG0 INT_R_X7Y51/SW2END0 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y52/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X8Y50/INT_L.SE2END0->>IMUX_L41 INT_L_X8Y50/INT_L.SE2END0->>IMUX_L8 INT_L_X8Y52/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X8Y52/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X8Y52/INT_L.SR1BEG_S0->>SW2BEG0 INT_R_X7Y50/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X7Y51/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y51/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X7Y51/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X7Y51/INT_R.SW2END0->>FAN_ALT2 INT_R_X7Y51/INT_R.SW2END0->>FAN_ALT4 INT_R_X7Y51/INT_R.SW2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

INTR_O_i_14_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX1 CLBLM_L_X8Y50/CLBLM_M_A3 CLBLM_L_X8Y52/CLBLM_IMUX31 CLBLM_L_X8Y52/CLBLM_IMUX38 CLBLM_L_X8Y52/CLBLM_M_C5 CLBLM_L_X8Y52/CLBLM_M_D3 CLBLM_L_X8Y53/CLBLM_NE2A3 CLBLM_R_X7Y51/CLBLM_IMUX30 CLBLM_R_X7Y51/CLBLM_IMUX46 CLBLM_R_X7Y51/CLBLM_L_C5 CLBLM_R_X7Y51/CLBLM_L_D5 CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y52/CLBLM_L_D CLBLM_R_X7Y53/CLBLM_NE2A3 INT_L_X8Y50/IMUX_L1 INT_L_X8Y50/SR1BEG_S0 INT_L_X8Y50/SS2END3 INT_L_X8Y51/SS2A3 INT_L_X8Y51/SS2END_N0_3 INT_L_X8Y52/IMUX_L31 INT_L_X8Y52/IMUX_L38 INT_L_X8Y52/SL1END3 INT_L_X8Y52/SS2BEG3 INT_L_X8Y53/NE2END3 INT_L_X8Y53/SL1BEG3 INT_R_X7Y51/IMUX30 INT_R_X7Y51/IMUX46 INT_R_X7Y51/SL1END3 INT_R_X7Y52/LOGIC_OUTS11 INT_R_X7Y52/NE2BEG3 INT_R_X7Y52/SL1BEG3 INT_R_X7Y53/NE2A3 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y52/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y50/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X8Y50/INT_L.SS2END3->>SR1BEG_S0 INT_L_X8Y52/INT_L.SL1END3->>IMUX_L31 INT_L_X8Y52/INT_L.SL1END3->>IMUX_L38 INT_L_X8Y52/INT_L.SL1END3->>SS2BEG3 INT_L_X8Y53/INT_L.NE2END3->>SL1BEG3 INT_R_X7Y51/INT_R.SL1END3->>IMUX30 INT_R_X7Y51/INT_R.SL1END3->>IMUX46 INT_R_X7Y52/INT_R.LOGIC_OUTS11->>NE2BEG3 INT_R_X7Y52/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

INTR_O_i_13_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX2 CLBLM_L_X8Y50/CLBLM_M_A2 CLBLM_L_X8Y52/CLBLM_IMUX28 CLBLM_L_X8Y52/CLBLM_IMUX40 CLBLM_L_X8Y52/CLBLM_M_C4 CLBLM_L_X8Y52/CLBLM_M_D1 CLBLM_L_X8Y52/CLBLM_SE2A0 CLBLM_R_X7Y51/CLBLM_IMUX33 CLBLM_R_X7Y51/CLBLM_IMUX41 CLBLM_R_X7Y51/CLBLM_L_C1 CLBLM_R_X7Y51/CLBLM_L_D1 CLBLM_R_X7Y52/CLBLM_SE2A0 CLBLM_R_X7Y53/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y53/CLBLM_L_A INT_L_X8Y50/IMUX_L2 INT_L_X8Y50/SS2END0 INT_L_X8Y51/SS2A0 INT_L_X8Y52/BYP_ALT0 INT_L_X8Y52/BYP_BOUNCE0 INT_L_X8Y52/IMUX_L28 INT_L_X8Y52/IMUX_L40 INT_L_X8Y52/SE2END0 INT_L_X8Y52/SS2BEG0 INT_R_X7Y51/IMUX33 INT_R_X7Y51/IMUX41 INT_R_X7Y51/SS2END0 INT_R_X7Y52/SE2A0 INT_R_X7Y52/SS2A0 INT_R_X7Y53/LOGIC_OUTS8 INT_R_X7Y53/SE2BEG0 INT_R_X7Y53/SS2BEG0 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y53/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y50/INT_L.SS2END0->>IMUX_L2 INT_L_X8Y52/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y52/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X8Y52/INT_L.SE2END0->>BYP_ALT0 INT_L_X8Y52/INT_L.SE2END0->>IMUX_L40 INT_L_X8Y52/INT_L.SE2END0->>SS2BEG0 INT_R_X7Y51/INT_R.SS2END0->>IMUX33 INT_R_X7Y51/INT_R.SS2END0->>IMUX41 INT_R_X7Y53/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X7Y53/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

INTR_O_i_7_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX31 CLBLM_L_X8Y50/CLBLM_IMUX7 CLBLM_L_X8Y50/CLBLM_M_A1 CLBLM_L_X8Y50/CLBLM_M_C5 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y51/CLBLM_M_D INT_L_X8Y50/IMUX_L31 INT_L_X8Y50/IMUX_L7 INT_L_X8Y50/SL1END3 INT_L_X8Y51/LOGIC_OUTS_L15 INT_L_X8Y51/SL1BEG3 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y50/INT_L.SL1END3->>IMUX_L31 INT_L_X8Y50/INT_L.SL1END3->>IMUX_L7 INT_L_X8Y51/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_2_n_0 - 
wires: BRKH_INT_X8Y49/BRKH_INT_SW2A2 CLBLM_L_X8Y48/CLBLM_IMUX4 CLBLM_L_X8Y48/CLBLM_M_A6 CLBLM_L_X8Y48/CLBLM_SE2A2 CLBLM_L_X8Y49/CLBLM_SW2A2 CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y50/CLBLM_M_C CLBLM_R_X7Y48/CLBLM_SE2A2 CLBLM_R_X7Y49/CLBLM_SW2A2 INT_L_X8Y48/IMUX_L4 INT_L_X8Y48/SE2END2 INT_L_X8Y49/SW2A2 INT_L_X8Y50/LOGIC_OUTS_L14 INT_L_X8Y50/SW2BEG2 INT_R_X7Y48/SE2A2 INT_R_X7Y49/SE2BEG2 INT_R_X7Y49/SW2END2 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y50/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y48/INT_L.SE2END2->>IMUX_L4 INT_L_X8Y50/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X7Y49/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_3_n_0 - 
wires: CLBLM_L_X8Y48/CLBLM_IMUX7 CLBLM_L_X8Y48/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y48/CLBLM_M_A1 CLBLM_L_X8Y48/CLBLM_M_D INT_L_X8Y48/IMUX_L7 INT_L_X8Y48/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y48/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y48/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_4_n_0 - 
wires: CLBLM_L_X8Y48/CLBLM_IMUX8 CLBLM_L_X8Y48/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y48/CLBLM_M_A5 CLBLM_L_X8Y48/CLBLM_M_C CLBLM_L_X8Y48/CLBLM_M_CMUX INT_L_X8Y48/IMUX_L8 INT_L_X8Y48/LOGIC_OUTS_L22 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y48/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y48/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y48/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_5_n_0 - 
wires: CLBLM_L_X8Y48/CLBLM_IMUX11 CLBLM_L_X8Y48/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y48/CLBLM_M_A4 CLBLM_L_X8Y48/CLBLM_M_B INT_L_X8Y48/IMUX_L11 INT_L_X8Y48/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y48/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y48/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_21_n_0 - 
wires: CLBLM_R_X7Y50/CLBLM_IMUX7 CLBLM_R_X7Y50/CLBLM_M_A1 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y51/CLBLM_M_B INT_L_X6Y50/ER1BEG3 INT_L_X6Y50/SR1END2 INT_L_X6Y51/SR1BEG2 INT_L_X6Y51/WR1END2 INT_R_X7Y50/ER1END3 INT_R_X7Y50/IMUX7 INT_R_X7Y51/ER1END_N3_3 INT_R_X7Y51/LOGIC_OUTS13 INT_R_X7Y51/WR1BEG2 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X6Y50/INT_L.SR1END2->>ER1BEG3 INT_L_X6Y51/INT_L.WR1END2->>SR1BEG2 INT_R_X7Y50/INT_R.ER1END3->>IMUX7 INT_R_X7Y51/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_22_n_0 - 
wires: CLBLM_R_X7Y50/CLBLM_IMUX4 CLBLM_R_X7Y50/CLBLM_M_A6 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y51/CLBLM_M_C INT_R_X7Y50/IMUX4 INT_R_X7Y50/SL1END2 INT_R_X7Y51/LOGIC_OUTS14 INT_R_X7Y51/SL1BEG2 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y50/INT_R.SL1END2->>IMUX4 INT_R_X7Y51/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt_reg_n_0_[1][2] - 
wires: BRKH_INT_X7Y49/BRKH_INT_WR1END_S1_0 BRKH_INT_X8Y49/BRKH_INT_NW2BEG3 BRKH_INT_X8Y49/BRKH_INT_WR1BEG_S0 CLBLM_L_X8Y49/CLBLM_NE2A3 CLBLM_L_X8Y50/CLBLM_NW2A3 CLBLM_L_X8Y50/CLBLM_WR1END0 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y48/CLBLM_L_BMUX CLBLM_R_X7Y49/CLBLM_NE2A3 CLBLM_R_X7Y50/CLBLM_IMUX1 CLBLM_R_X7Y50/CLBLM_IMUX37 CLBLM_R_X7Y50/CLBLM_L_D4 CLBLM_R_X7Y50/CLBLM_M_A3 CLBLM_R_X7Y50/CLBLM_NW2A3 CLBLM_R_X7Y50/CLBLM_WR1END0 INT_L_X8Y49/NE2END3 INT_L_X8Y49/NW2BEG3 INT_L_X8Y49/WR1BEG_S0 INT_L_X8Y50/NW2A3 INT_L_X8Y50/WR1BEG0 INT_R_X7Y48/LOGIC_OUTS17 INT_R_X7Y48/NE2BEG3 INT_R_X7Y49/NE2A3 INT_R_X7Y49/WR1END_S1_0 INT_R_X7Y50/IMUX1 INT_R_X7Y50/IMUX37 INT_R_X7Y50/NW2END3 INT_R_X7Y50/WR1END0 
pips: CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X8Y49/INT_L.NE2END3->>NW2BEG3 INT_L_X8Y49/INT_L.NE2END3->>WR1BEG_S0 INT_R_X7Y48/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X7Y50/INT_R.NW2END3->>IMUX37 INT_R_X7Y50/INT_R.WR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_11_n_0 - 
wires: BRKH_INT_X8Y49/BRKH_INT_SS2A2 CLBLM_L_X8Y48/CLBLM_IMUX14 CLBLM_L_X8Y48/CLBLM_IMUX27 CLBLM_L_X8Y48/CLBLM_L_B1 CLBLM_L_X8Y48/CLBLM_M_B4 CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y52/CLBLM_M_C INT_L_X8Y48/FAN_ALT5 INT_L_X8Y48/FAN_BOUNCE5 INT_L_X8Y48/IMUX_L14 INT_L_X8Y48/IMUX_L27 INT_L_X8Y48/SS2END2 INT_L_X8Y49/SS2A2 INT_L_X8Y50/SS2BEG2 INT_L_X8Y50/SS2END2 INT_L_X8Y51/SS2A2 INT_L_X8Y52/LOGIC_OUTS_L14 INT_L_X8Y52/SS2BEG2 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y52/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y48/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y48/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y48/INT_L.SS2END2->>FAN_ALT5 INT_L_X8Y48/INT_L.SS2END2->>IMUX_L14 INT_L_X8Y50/INT_L.SS2END2->>SS2BEG2 INT_L_X8Y52/INT_L.LOGIC_OUTS_L14->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_23_n_0 - 
wires: CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y51/CLBLM_M_C CLBLM_L_X8Y52/CLBLM_IMUX29 CLBLM_L_X8Y52/CLBLM_M_C2 INT_L_X8Y51/LOGIC_OUTS_L14 INT_L_X8Y51/NR1BEG2 INT_L_X8Y52/IMUX_L29 INT_L_X8Y52/NR1END2 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X8Y51/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X8Y52/INT_L.NR1END2->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_24_n_0 - 
wires: CLBLM_L_X8Y52/CLBLM_IMUX35 CLBLM_L_X8Y52/CLBLM_M_C6 CLBLM_L_X8Y53/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y53/CLBLM_M_A INT_L_X8Y52/IMUX_L35 INT_L_X8Y52/SR1END1 INT_L_X8Y53/LOGIC_OUTS_L12 INT_L_X8Y53/SR1BEG1 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y53/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y52/INT_L.SR1END1->>IMUX_L35 INT_L_X8Y53/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_25_n_0 - 
wires: CLBLM_L_X8Y52/CLBLM_IMUX41 CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y52/CLBLM_L_A CLBLM_L_X8Y52/CLBLM_L_AMUX CLBLM_L_X8Y52/CLBLM_L_D1 CLBLM_L_X8Y53/CLBLM_IMUX4 CLBLM_L_X8Y53/CLBLM_M_A6 INT_L_X8Y52/IMUX_L41 INT_L_X8Y52/LOGIC_OUTS_L16 INT_L_X8Y52/LOGIC_OUTS_L8 INT_L_X8Y52/NR1BEG2 INT_L_X8Y53/IMUX_L4 INT_L_X8Y53/NR1END2 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y52/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X8Y52/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y52/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y52/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X8Y52/INT_L.LOGIC_OUTS_L8->>IMUX_L41 INT_L_X8Y53/INT_L.NR1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_26_n_0 - 
wires: CLBLM_L_X8Y52/CLBLM_IMUX42 CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y52/CLBLM_L_B CLBLM_L_X8Y52/CLBLM_L_D6 CLBLM_L_X8Y53/CLBLM_IMUX11 CLBLM_L_X8Y53/CLBLM_M_A4 INT_L_X8Y52/IMUX_L42 INT_L_X8Y52/LOGIC_OUTS_L9 INT_L_X8Y52/NR1BEG1 INT_L_X8Y53/IMUX_L11 INT_L_X8Y53/NR1END1 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y52/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X8Y52/INT_L.LOGIC_OUTS_L9->>IMUX_L42 INT_L_X8Y52/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X8Y53/INT_L.NR1END1->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pt_reg_n_0_[4][2] - 
wires: CLBLM_L_X8Y52/CLBLM_EL1BEG3 CLBLM_L_X8Y52/CLBLM_IMUX37 CLBLM_L_X8Y52/CLBLM_L_D4 CLBLM_L_X8Y53/CLBLM_IMUX7 CLBLM_L_X8Y53/CLBLM_M_A1 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y50/CLBLM_M_AQ CLBLM_R_X7Y51/CLBLM_IMUX25 CLBLM_R_X7Y51/CLBLM_L_B5 CLBLM_R_X7Y52/CLBLM_EL1BEG3 INT_L_X8Y52/EL1END3 INT_L_X8Y52/IMUX_L37 INT_L_X8Y52/NR1BEG3 INT_L_X8Y53/IMUX_L7 INT_L_X8Y53/NR1END3 INT_R_X7Y50/LOGIC_OUTS4 INT_R_X7Y50/NR1BEG0 INT_R_X7Y51/IMUX25 INT_R_X7Y51/NN2BEG0 INT_R_X7Y51/NR1END0 INT_R_X7Y52/EL1BEG3 INT_R_X7Y52/NN2A0 INT_R_X7Y52/NN2END_S2_0 INT_R_X7Y53/EL1BEG_N3 INT_R_X7Y53/NN2END0 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y53/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y50/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X8Y52/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y52/INT_L.EL1END3->>NR1BEG3 INT_L_X8Y53/INT_L.NR1END3->>IMUX_L7 INT_R_X7Y50/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y51/INT_R.NR1END0->>IMUX25 INT_R_X7Y51/INT_R.NR1END0->>NN2BEG0 INT_R_X7Y53/INT_R.NN2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

INTR_O_i_27_n_0 - 
wires: CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y52/CLBLM_L_A CLBLM_R_X7Y53/CLBLM_IMUX0 CLBLM_R_X7Y53/CLBLM_L_A3 INT_R_X7Y52/LOGIC_OUTS8 INT_R_X7Y52/NR1BEG0 INT_R_X7Y53/IMUX0 INT_R_X7Y53/NR1END0 
pips: CLBLM_R_X7Y52/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y53/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X7Y52/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X7Y53/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_28_n_0 - 
wires: CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y52/CLBLM_L_B CLBLM_R_X7Y53/CLBLM_IMUX3 CLBLM_R_X7Y53/CLBLM_L_A2 INT_R_X7Y52/LOGIC_OUTS9 INT_R_X7Y52/NR1BEG1 INT_R_X7Y53/IMUX3 INT_R_X7Y53/NR1END1 
pips: CLBLM_R_X7Y52/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y53/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X7Y52/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X7Y53/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt_reg_n_0_[6][2] - 
wires: CLBLM_R_X7Y51/CLBLM_IMUX42 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y51/CLBLM_L_BQ CLBLM_R_X7Y51/CLBLM_L_D6 CLBLM_R_X7Y53/CLBLM_IMUX10 CLBLM_R_X7Y53/CLBLM_L_A4 INT_R_X7Y51/IMUX42 INT_R_X7Y51/LOGIC_OUTS1 INT_R_X7Y51/NN2BEG1 INT_R_X7Y51/SL1END1 INT_R_X7Y52/NN2A1 INT_R_X7Y52/SL1BEG1 INT_R_X7Y52/SR1END1 INT_R_X7Y53/IMUX10 INT_R_X7Y53/NN2END1 INT_R_X7Y53/SR1BEG1 
pips: CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y51/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y53/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X7Y51/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X7Y51/INT_R.SL1END1->>IMUX42 INT_R_X7Y52/INT_R.SR1END1->>SL1BEG1 INT_R_X7Y53/INT_R.NN2END1->>IMUX10 INT_R_X7Y53/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_29_n_0 - 
wires: CLBLM_R_X7Y52/CLBLM_IMUX39 CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y52/CLBLM_L_D3 CLBLM_R_X7Y52/CLBLM_M_D INT_R_X7Y52/IMUX39 INT_R_X7Y52/LOGIC_OUTS15 
pips: CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y52/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y52/INT_R.LOGIC_OUTS15->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_30_n_0 - 
wires: CLBLM_R_X7Y52/CLBLM_IMUX37 CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y52/CLBLM_L_C CLBLM_R_X7Y52/CLBLM_L_D4 INT_R_X7Y52/IMUX37 INT_R_X7Y52/LOGIC_OUTS10 
pips: CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y52/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y52/INT_R.LOGIC_OUTS10->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt_reg_n_0_[5][2] - 
wires: BRKH_INT_X7Y49/BRKH_INT_NN2BEG3 CLBLM_R_X7Y49/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y49/CLBLM_L_AQ CLBLM_R_X7Y51/CLBLM_IMUX37 CLBLM_R_X7Y51/CLBLM_L_D4 CLBLM_R_X7Y52/CLBLM_IMUX36 CLBLM_R_X7Y52/CLBLM_L_D2 INT_R_X7Y49/LOGIC_OUTS0 INT_R_X7Y49/NL1BEG_N3 INT_R_X7Y49/NN2BEG3 INT_R_X7Y50/NN2A3 INT_R_X7Y51/IMUX37 INT_R_X7Y51/NL1BEG2 INT_R_X7Y51/NN2END3 INT_R_X7Y52/IMUX36 INT_R_X7Y52/NL1END2 
pips: CLBLM_R_X7Y49/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X7Y49/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y49/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X7Y51/INT_R.NN2END3->>IMUX37 INT_R_X7Y51/INT_R.NN2END3->>NL1BEG2 INT_R_X7Y52/INT_R.NL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_15_n_0 - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX32 CLBLM_L_X8Y51/CLBLM_IMUX40 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y51/CLBLM_M_A CLBLM_L_X8Y51/CLBLM_M_C1 CLBLM_L_X8Y51/CLBLM_M_D1 INT_L_X8Y51/IMUX_L32 INT_L_X8Y51/IMUX_L40 INT_L_X8Y51/LOGIC_OUTS_L12 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y51/INT_L.LOGIC_OUTS_L12->>IMUX_L32 INT_L_X8Y51/INT_L.LOGIC_OUTS_L12->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pt_reg_n_0_[7][1] - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX11 CLBLM_L_X8Y51/CLBLM_IMUX27 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y51/CLBLM_M_A4 CLBLM_L_X8Y51/CLBLM_M_B4 CLBLM_L_X8Y51/CLBLM_M_CQ CLBLM_L_X8Y51/CLBLM_WL1END1 CLBLM_R_X7Y51/CLBLM_IMUX20 CLBLM_R_X7Y51/CLBLM_L_C2 CLBLM_R_X7Y51/CLBLM_WL1END1 INT_L_X8Y51/FAN_ALT5 INT_L_X8Y51/FAN_BOUNCE5 INT_L_X8Y51/IMUX_L11 INT_L_X8Y51/IMUX_L27 INT_L_X8Y51/LOGIC_OUTS_L6 INT_L_X8Y51/WL1BEG1 INT_R_X7Y51/IMUX20 INT_R_X7Y51/WL1END1 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X8Y51/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y51/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y51/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y51/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X8Y51/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X7Y51/INT_R.WL1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[7][0] - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX18 CLBLM_L_X8Y51/CLBLM_IMUX8 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y51/CLBLM_M_A5 CLBLM_L_X8Y51/CLBLM_M_B2 CLBLM_L_X8Y51/CLBLM_M_BQ CLBLM_L_X8Y52/CLBLM_IMUX43 CLBLM_L_X8Y52/CLBLM_M_D6 INT_L_X8Y50/FAN_BOUNCE_S3_2 INT_L_X8Y51/FAN_ALT2 INT_L_X8Y51/FAN_BOUNCE2 INT_L_X8Y51/IMUX_L18 INT_L_X8Y51/IMUX_L8 INT_L_X8Y51/LOGIC_OUTS_L5 INT_L_X8Y51/NR1BEG1 INT_L_X8Y52/IMUX_L43 INT_L_X8Y52/NR1END1 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X8Y51/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y51/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X8Y51/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X8Y51/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X8Y51/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X8Y52/INT_L.NR1END1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

INTR_O_i_16_n_0 - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX35 CLBLM_L_X8Y51/CLBLM_IMUX43 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y51/CLBLM_M_B CLBLM_L_X8Y51/CLBLM_M_C6 CLBLM_L_X8Y51/CLBLM_M_D6 INT_L_X8Y51/IMUX_L35 INT_L_X8Y51/IMUX_L43 INT_L_X8Y51/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y51/INT_L.LOGIC_OUTS_L13->>IMUX_L35 INT_L_X8Y51/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_17_n_0 - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX29 CLBLM_L_X8Y51/CLBLM_IMUX41 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y51/CLBLM_L_A CLBLM_L_X8Y51/CLBLM_L_D1 CLBLM_L_X8Y51/CLBLM_M_C2 INT_L_X8Y51/IMUX_L29 INT_L_X8Y51/IMUX_L41 INT_L_X8Y51/LOGIC_OUTS_L8 INT_L_X8Y51/NL1BEG_N3 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y51/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y51/INT_L.LOGIC_OUTS_L8->>IMUX_L41 INT_L_X8Y51/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X8Y51/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pt_reg_n_0_[0][1] - 
wires: BRKH_INT_X7Y49/BRKH_INT_NN2A1 BRKH_INT_X8Y49/BRKH_INT_EL1END_S3_0 CLBLM_L_X8Y50/CLBLM_EL1BEG0 CLBLM_L_X8Y51/CLBLM_IMUX0 CLBLM_L_X8Y51/CLBLM_IMUX16 CLBLM_L_X8Y51/CLBLM_L_A3 CLBLM_L_X8Y51/CLBLM_L_B3 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y48/CLBLM_L_BQ CLBLM_R_X7Y50/CLBLM_EL1BEG0 CLBLM_R_X7Y50/CLBLM_IMUX33 CLBLM_R_X7Y50/CLBLM_L_C1 INT_L_X8Y49/EL1END_S3_0 INT_L_X8Y50/EL1END0 INT_L_X8Y50/NR1BEG0 INT_L_X8Y51/IMUX_L0 INT_L_X8Y51/IMUX_L16 INT_L_X8Y51/NR1END0 INT_R_X7Y48/LOGIC_OUTS1 INT_R_X7Y48/NN2BEG1 INT_R_X7Y49/NN2A1 INT_R_X7Y50/EL1BEG0 INT_R_X7Y50/IMUX33 INT_R_X7Y50/NN2END1 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y50/INT_L.EL1END0->>NR1BEG0 INT_L_X8Y51/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y51/INT_L.NR1END0->>IMUX_L16 INT_R_X7Y48/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X7Y50/INT_R.NN2END1->>EL1BEG0 INT_R_X7Y50/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[0][0] - 
wires: BRKH_INT_X6Y49/BRKH_INT_NN2A1 CLBLM_L_X8Y50/CLBLM_EE2A1 CLBLM_L_X8Y50/CLBLM_IMUX34 CLBLM_L_X8Y50/CLBLM_L_C6 CLBLM_L_X8Y51/CLBLM_IMUX10 CLBLM_L_X8Y51/CLBLM_IMUX19 CLBLM_L_X8Y51/CLBLM_L_A4 CLBLM_L_X8Y51/CLBLM_L_B2 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y48/CLBLM_L_AQ CLBLM_R_X7Y50/CLBLM_EE2A1 INT_L_X6Y48/NN2BEG1 INT_L_X6Y48/WR1END1 INT_L_X6Y49/NN2A1 INT_L_X6Y50/EE2BEG1 INT_L_X6Y50/NN2END1 INT_L_X8Y50/EE2END1 INT_L_X8Y50/IMUX_L34 INT_L_X8Y50/NR1BEG1 INT_L_X8Y51/IMUX_L10 INT_L_X8Y51/IMUX_L19 INT_L_X8Y51/NR1END1 INT_R_X7Y48/LOGIC_OUTS0 INT_R_X7Y48/WR1BEG1 INT_R_X7Y50/EE2A1 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X6Y48/INT_L.WR1END1->>NN2BEG1 INT_L_X6Y50/INT_L.NN2END1->>EE2BEG1 INT_L_X8Y50/INT_L.EE2END1->>IMUX_L34 INT_L_X8Y50/INT_L.EE2END1->>NR1BEG1 INT_L_X8Y51/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y51/INT_L.NR1END1->>IMUX_L19 INT_R_X7Y48/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

INTR_O_i_18_n_0 - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX31 CLBLM_L_X8Y51/CLBLM_IMUX42 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y51/CLBLM_L_B CLBLM_L_X8Y51/CLBLM_L_D6 CLBLM_L_X8Y51/CLBLM_M_C5 INT_L_X8Y51/IMUX_L31 INT_L_X8Y51/IMUX_L42 INT_L_X8Y51/LOGIC_OUTS_L9 INT_L_X8Y51/NL1BEG0 INT_L_X8Y51/NL1END_S3_0 INT_L_X8Y52/NL1END0 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y51/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y51/INT_L.LOGIC_OUTS_L9->>IMUX_L42 INT_L_X8Y51/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X8Y51/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

INTR_O_i_19_n_0 - 
wires: CLBLM_R_X7Y51/CLBLM_IMUX44 CLBLM_R_X7Y51/CLBLM_M_D4 CLBLM_R_X7Y52/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y52/CLBLM_M_C INT_R_X7Y51/IMUX44 INT_R_X7Y51/SL1END2 INT_R_X7Y52/LOGIC_OUTS14 INT_R_X7Y52/SL1BEG2 
pips: CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y52/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y51/INT_R.SL1END2->>IMUX44 INT_R_X7Y52/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt_reg_n_0_[2][1] - 
wires: CLBLM_R_X7Y50/CLBLM_IMUX19 CLBLM_R_X7Y50/CLBLM_L_B2 CLBLM_R_X7Y51/CLBLM_IMUX2 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y51/CLBLM_M_A2 CLBLM_R_X7Y51/CLBLM_M_BQ CLBLM_R_X7Y52/CLBLM_IMUX35 CLBLM_R_X7Y52/CLBLM_M_C6 INT_L_X6Y52/NE2BEG1 INT_L_X6Y52/NW2END1 INT_L_X6Y53/NE2A1 INT_R_X7Y50/IMUX19 INT_R_X7Y50/SL1END1 INT_R_X7Y51/IMUX2 INT_R_X7Y51/LOGIC_OUTS5 INT_R_X7Y51/NW2BEG1 INT_R_X7Y51/SL1BEG1 INT_R_X7Y52/IMUX35 INT_R_X7Y52/NW2A1 INT_R_X7Y52/SL1END1 INT_R_X7Y53/NE2END1 INT_R_X7Y53/SL1BEG1 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X6Y52/INT_L.NW2END1->>NE2BEG1 INT_R_X7Y50/INT_R.SL1END1->>IMUX19 INT_R_X7Y51/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X7Y51/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X7Y51/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X7Y52/INT_R.SL1END1->>IMUX35 INT_R_X7Y53/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[2][0] - 
wires: CLBLM_L_X8Y52/CLBLM_EE2A3 CLBLM_L_X8Y52/CLBLM_IMUX23 CLBLM_L_X8Y52/CLBLM_L_C3 CLBLM_R_X7Y51/CLBLM_IMUX1 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y51/CLBLM_M_A3 CLBLM_R_X7Y51/CLBLM_M_AQ CLBLM_R_X7Y52/CLBLM_EE2A3 CLBLM_R_X7Y52/CLBLM_IMUX31 CLBLM_R_X7Y52/CLBLM_M_C5 INT_L_X6Y51/NW2END_S0_0 INT_L_X6Y52/EE2BEG3 INT_L_X6Y52/NE2BEG0 INT_L_X6Y52/NL1BEG_N3 INT_L_X6Y52/NW2END0 INT_L_X6Y53/NE2A0 INT_L_X8Y52/EE2END3 INT_L_X8Y52/IMUX_L23 INT_R_X7Y51/IMUX1 INT_R_X7Y51/LOGIC_OUTS4 INT_R_X7Y51/NW2BEG0 INT_R_X7Y52/EE2A3 INT_R_X7Y52/IMUX31 INT_R_X7Y52/NE2END_S3_0 INT_R_X7Y52/NW2A0 INT_R_X7Y53/NE2END0 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X6Y52/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X6Y52/INT_L.NW2END0->>NE2BEG0 INT_L_X6Y52/INT_L.NW2END0->>NL1BEG_N3 INT_L_X8Y52/INT_L.EE2END3->>IMUX_L23 INT_R_X7Y51/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y51/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X7Y52/INT_R.NE2END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

INTR_O_i_6_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_IMUX29 CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y50/CLBLM_M_A CLBLM_L_X8Y50/CLBLM_M_C2 INT_L_X8Y50/IMUX_L29 INT_L_X8Y50/LOGIC_OUTS_L12 INT_L_X8Y50/NL1BEG_N3 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y50/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y50/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y50/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

INTR_O_i_20_n_0 - 
wires: CLBLM_R_X7Y51/CLBLM_IMUX40 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y51/CLBLM_M_A CLBLM_R_X7Y51/CLBLM_M_D1 INT_R_X7Y51/IMUX40 INT_R_X7Y51/LOGIC_OUTS12 
pips: CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X7Y51/INT_R.LOGIC_OUTS12->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt_reg_n_0_[1][1] - 
wires: BRKH_INT_X7Y49/BRKH_INT_NN2BEG1 BRKH_INT_X8Y49/BRKH_INT_NW2BEG2 CLBLM_L_X8Y49/CLBLM_NE2A2 CLBLM_L_X8Y50/CLBLM_NW2A2 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y48/CLBLM_L_AMUX CLBLM_R_X7Y49/CLBLM_NE2A2 CLBLM_R_X7Y50/CLBLM_IMUX20 CLBLM_R_X7Y50/CLBLM_L_C2 CLBLM_R_X7Y50/CLBLM_NW2A2 CLBLM_R_X7Y51/CLBLM_IMUX18 CLBLM_R_X7Y51/CLBLM_IMUX22 CLBLM_R_X7Y51/CLBLM_M_B2 CLBLM_R_X7Y51/CLBLM_M_C3 INT_L_X8Y49/NE2END2 INT_L_X8Y49/NW2BEG2 INT_L_X8Y50/NW2A2 INT_R_X7Y48/LOGIC_OUTS16 INT_R_X7Y48/NE2BEG2 INT_R_X7Y48/NL1BEG1 INT_R_X7Y49/NE2A2 INT_R_X7Y49/NL1END1 INT_R_X7Y49/NN2BEG1 INT_R_X7Y50/IMUX20 INT_R_X7Y50/NN2A1 INT_R_X7Y50/NN2BEG2 INT_R_X7Y50/NW2END2 INT_R_X7Y51/IMUX18 INT_R_X7Y51/IMUX22 INT_R_X7Y51/NN2A2 INT_R_X7Y51/NN2END1 INT_R_X7Y51/SR1END2 INT_R_X7Y52/NN2END2 INT_R_X7Y52/SR1BEG2 
pips: CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X8Y49/INT_L.NE2END2->>NW2BEG2 INT_R_X7Y48/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X7Y48/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X7Y49/INT_R.NL1END1->>NN2BEG1 INT_R_X7Y50/INT_R.NW2END2->>IMUX20 INT_R_X7Y50/INT_R.NW2END2->>NN2BEG2 INT_R_X7Y51/INT_R.NN2END1->>IMUX18 INT_R_X7Y51/INT_R.SR1END2->>IMUX22 INT_R_X7Y52/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[1][0] - 
wires: BRKH_INT_X7Y49/BRKH_INT_NN2A3 CLBLM_L_X8Y50/CLBLM_EL1BEG2 CLBLM_L_X8Y50/CLBLM_IMUX21 CLBLM_L_X8Y50/CLBLM_L_C4 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y48/CLBLM_L_DQ CLBLM_R_X7Y50/CLBLM_EL1BEG2 CLBLM_R_X7Y51/CLBLM_IMUX15 CLBLM_R_X7Y51/CLBLM_IMUX31 CLBLM_R_X7Y51/CLBLM_M_B1 CLBLM_R_X7Y51/CLBLM_M_C5 INT_L_X8Y50/EL1END2 INT_L_X8Y50/IMUX_L21 INT_R_X7Y48/LOGIC_OUTS3 INT_R_X7Y48/NN2BEG3 INT_R_X7Y49/NN2A3 INT_R_X7Y50/EL1BEG2 INT_R_X7Y50/NN2BEG3 INT_R_X7Y50/NN2END3 INT_R_X7Y51/IMUX15 INT_R_X7Y51/IMUX31 INT_R_X7Y51/NN2A3 INT_R_X7Y51/SR1END3 INT_R_X7Y52/NN2END3 INT_R_X7Y52/SR1BEG3 INT_R_X7Y52/SR1END_N3_3 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X8Y50/INT_L.EL1END2->>IMUX_L21 INT_R_X7Y48/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X7Y50/INT_R.NN2END3->>EL1BEG2 INT_R_X7Y50/INT_R.NN2END3->>NN2BEG3 INT_R_X7Y51/INT_R.SR1END3->>IMUX15 INT_R_X7Y51/INT_R.SR1END3->>IMUX31 INT_R_X7Y52/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[0][2] - 
wires: BRKH_INT_X7Y49/BRKH_INT_NN2A2 CLBLM_L_X8Y51/CLBLM_IMUX28 CLBLM_L_X8Y51/CLBLM_IMUX36 CLBLM_L_X8Y51/CLBLM_L_D2 CLBLM_L_X8Y51/CLBLM_M_C4 CLBLM_L_X8Y51/CLBLM_NE2A2 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y48/CLBLM_L_CQ CLBLM_R_X7Y50/CLBLM_IMUX36 CLBLM_R_X7Y50/CLBLM_L_D2 CLBLM_R_X7Y51/CLBLM_NE2A2 INT_L_X8Y51/IMUX_L28 INT_L_X8Y51/IMUX_L36 INT_L_X8Y51/NE2END2 INT_R_X7Y48/LOGIC_OUTS2 INT_R_X7Y48/NN2BEG2 INT_R_X7Y49/NN2A2 INT_R_X7Y50/IMUX36 INT_R_X7Y50/NE2BEG2 INT_R_X7Y50/NN2END2 INT_R_X7Y51/NE2A2 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X8Y51/INT_L.NE2END2->>IMUX_L28 INT_L_X8Y51/INT_L.NE2END2->>IMUX_L36 INT_R_X7Y48/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X7Y50/INT_R.NN2END2->>IMUX36 INT_R_X7Y50/INT_R.NN2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[7][2] - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX22 CLBLM_L_X8Y51/CLBLM_IMUX38 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y51/CLBLM_M_C3 CLBLM_L_X8Y51/CLBLM_M_D3 CLBLM_L_X8Y51/CLBLM_M_DQ CLBLM_L_X8Y52/CLBLM_WR1END0 CLBLM_R_X7Y51/CLBLM_IMUX39 CLBLM_R_X7Y51/CLBLM_L_D3 CLBLM_R_X7Y52/CLBLM_WR1END0 INT_L_X8Y51/IMUX_L22 INT_L_X8Y51/IMUX_L38 INT_L_X8Y51/LOGIC_OUTS_L7 INT_L_X8Y51/WR1BEG_S0 INT_L_X8Y52/WR1BEG0 INT_R_X7Y51/IMUX39 INT_R_X7Y51/WR1END_S1_0 INT_R_X7Y52/WR1END0 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X8Y51/INT_L.LOGIC_OUTS_L7->>IMUX_L22 INT_L_X8Y51/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X8Y51/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X7Y51/INT_R.WR1END_S1_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[4][1] - 
wires: CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y50/CLBLM_M_BQ CLBLM_L_X8Y50/CLBLM_WL1END0 CLBLM_L_X8Y52/CLBLM_IMUX19 CLBLM_L_X8Y52/CLBLM_IMUX9 CLBLM_L_X8Y52/CLBLM_L_A5 CLBLM_L_X8Y52/CLBLM_L_B2 CLBLM_R_X7Y50/CLBLM_IMUX25 CLBLM_R_X7Y50/CLBLM_L_B5 CLBLM_R_X7Y50/CLBLM_WL1END0 INT_L_X8Y50/LOGIC_OUTS_L5 INT_L_X8Y50/NN2BEG1 INT_L_X8Y50/WL1BEG0 INT_L_X8Y51/FAN_BOUNCE_S3_6 INT_L_X8Y51/NN2A1 INT_L_X8Y52/FAN_ALT6 INT_L_X8Y52/FAN_BOUNCE6 INT_L_X8Y52/IMUX_L19 INT_L_X8Y52/IMUX_L9 INT_L_X8Y52/NN2END1 INT_R_X7Y50/IMUX25 INT_R_X7Y50/WL1END0 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X8Y50/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X8Y50/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X8Y52/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X8Y52/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X8Y52/INT_L.NN2END1->>FAN_ALT6 INT_L_X8Y52/INT_L.NN2END1->>IMUX_L19 INT_R_X7Y50/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[4][0] - 
wires: CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y50/CLBLM_M_AQ CLBLM_L_X8Y52/CLBLM_IMUX14 CLBLM_L_X8Y52/CLBLM_IMUX21 CLBLM_L_X8Y52/CLBLM_IMUX6 CLBLM_L_X8Y52/CLBLM_L_A1 CLBLM_L_X8Y52/CLBLM_L_B1 CLBLM_L_X8Y52/CLBLM_L_C4 INT_L_X8Y50/LOGIC_OUTS_L4 INT_L_X8Y50/NN2BEG0 INT_L_X8Y51/NN2A0 INT_L_X8Y51/NN2END_S2_0 INT_L_X8Y52/IMUX_L14 INT_L_X8Y52/IMUX_L21 INT_L_X8Y52/IMUX_L6 INT_L_X8Y52/NL1BEG_N3 INT_L_X8Y52/NN2END0 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X8Y50/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X8Y52/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X8Y52/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X8Y52/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X8Y52/INT_L.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[6][1] - 
wires: CLBLM_R_X7Y51/CLBLM_IMUX21 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y51/CLBLM_L_AQ CLBLM_R_X7Y51/CLBLM_L_C4 CLBLM_R_X7Y52/CLBLM_IMUX13 CLBLM_R_X7Y52/CLBLM_IMUX5 CLBLM_R_X7Y52/CLBLM_L_A6 CLBLM_R_X7Y52/CLBLM_L_B6 INT_L_X6Y52/EL1BEG2 INT_L_X6Y52/NW2END3 INT_R_X7Y51/IMUX21 INT_R_X7Y51/LOGIC_OUTS0 INT_R_X7Y51/NL1BEG_N3 INT_R_X7Y51/NW2BEG3 INT_R_X7Y52/EL1END2 INT_R_X7Y52/IMUX13 INT_R_X7Y52/IMUX5 INT_R_X7Y52/NW2A3 
pips: CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y51/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X6Y52/INT_L.NW2END3->>EL1BEG2 INT_R_X7Y51/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X7Y51/INT_R.NL1BEG_N3->>IMUX21 INT_R_X7Y51/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X7Y52/INT_R.EL1END2->>IMUX13 INT_R_X7Y52/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[6][0] - 
wires: CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y51/CLBLM_M_AQ CLBLM_L_X8Y52/CLBLM_IMUX47 CLBLM_L_X8Y52/CLBLM_M_D5 CLBLM_L_X8Y52/CLBLM_NW2A0 CLBLM_R_X7Y52/CLBLM_IMUX0 CLBLM_R_X7Y52/CLBLM_IMUX16 CLBLM_R_X7Y52/CLBLM_L_A3 CLBLM_R_X7Y52/CLBLM_L_B3 CLBLM_R_X7Y52/CLBLM_NW2A0 INT_L_X8Y51/LOGIC_OUTS_L4 INT_L_X8Y51/NN2BEG0 INT_L_X8Y51/NW2BEG0 INT_L_X8Y52/IMUX_L47 INT_L_X8Y52/NN2A0 INT_L_X8Y52/NN2END_S2_0 INT_L_X8Y52/NW2A0 INT_L_X8Y53/NN2END0 INT_R_X7Y51/NW2END_S0_0 INT_R_X7Y52/IMUX0 INT_R_X7Y52/IMUX16 INT_R_X7Y52/NW2END0 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X8Y51/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X8Y51/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X8Y52/INT_L.NN2END_S2_0->>IMUX_L47 INT_R_X7Y52/INT_R.NW2END0->>IMUX0 INT_R_X7Y52/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[5][1] - 
wires: CLBLM_L_X8Y52/CLBLM_NE2A1 CLBLM_L_X8Y52/CLBLM_WR1END2 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y50/CLBLM_M_CQ CLBLM_R_X7Y51/CLBLM_IMUX34 CLBLM_R_X7Y51/CLBLM_L_C6 CLBLM_R_X7Y52/CLBLM_IMUX21 CLBLM_R_X7Y52/CLBLM_IMUX43 CLBLM_R_X7Y52/CLBLM_L_C4 CLBLM_R_X7Y52/CLBLM_M_D6 CLBLM_R_X7Y52/CLBLM_NE2A1 CLBLM_R_X7Y52/CLBLM_WR1END2 INT_L_X8Y52/NE2END1 INT_L_X8Y52/WR1BEG2 INT_R_X7Y50/LOGIC_OUTS6 INT_R_X7Y50/NL1BEG1 INT_R_X7Y51/IMUX34 INT_R_X7Y51/NE2BEG1 INT_R_X7Y51/NL1END1 INT_R_X7Y52/IMUX21 INT_R_X7Y52/IMUX43 INT_R_X7Y52/NE2A1 INT_R_X7Y52/WR1END2 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X8Y52/INT_L.NE2END1->>WR1BEG2 INT_R_X7Y50/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X7Y51/INT_R.NL1END1->>IMUX34 INT_R_X7Y51/INT_R.NL1END1->>NE2BEG1 INT_R_X7Y52/INT_R.WR1END2->>IMUX21 INT_R_X7Y52/INT_R.WR1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[5][0] - 
wires: CLBLM_L_X8Y52/CLBLM_EE2BEG1 CLBLM_L_X8Y52/CLBLM_IMUX44 CLBLM_L_X8Y52/CLBLM_M_D4 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y50/CLBLM_M_BQ CLBLM_R_X7Y52/CLBLM_EE2BEG1 CLBLM_R_X7Y52/CLBLM_IMUX33 CLBLM_R_X7Y52/CLBLM_IMUX45 CLBLM_R_X7Y52/CLBLM_L_C1 CLBLM_R_X7Y52/CLBLM_M_D2 INT_L_X8Y52/EE2A1 INT_L_X8Y52/IMUX_L44 INT_L_X8Y52/WR1END2 INT_R_X7Y50/LOGIC_OUTS5 INT_R_X7Y50/NN2BEG1 INT_R_X7Y51/NN2A1 INT_R_X7Y52/BYP_ALT1 INT_R_X7Y52/BYP_BOUNCE1 INT_R_X7Y52/EE2BEG1 INT_R_X7Y52/IMUX33 INT_R_X7Y52/IMUX45 INT_R_X7Y52/NN2END1 INT_R_X9Y52/EE2END1 INT_R_X9Y52/WR1BEG2 
pips: CLBLM_L_X8Y52/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y50/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y52/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X8Y52/INT_L.WR1END2->>IMUX_L44 INT_R_X7Y50/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X7Y52/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y52/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X7Y52/INT_R.NN2END1->>BYP_ALT1 INT_R_X7Y52/INT_R.NN2END1->>EE2BEG1 INT_R_X7Y52/INT_R.NN2END1->>IMUX33 INT_R_X9Y52/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt_reg_n_0_[2][2] - 
wires: CLBLM_R_X7Y51/CLBLM_IMUX13 CLBLM_R_X7Y51/CLBLM_IMUX45 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y51/CLBLM_L_B6 CLBLM_R_X7Y51/CLBLM_M_CQ CLBLM_R_X7Y51/CLBLM_M_D2 INT_R_X7Y51/IMUX13 INT_R_X7Y51/IMUX45 INT_R_X7Y51/LOGIC_OUTS6 
pips: CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y51/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X7Y51/INT_R.LOGIC_OUTS6->>IMUX13 INT_R_X7Y51/INT_R.LOGIC_OUTS6->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

count_cmd[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[0] - 
wires: CLBLL_L_X4Y41/CLBLL_SW2A2 CLBLL_L_X4Y42/CLBLL_IMUX20 CLBLL_L_X4Y42/CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y42/CLBLL_L_C2 CLBLL_L_X4Y42/CLBLL_L_CQ CLBLL_L_X4Y43/CLBLL_IMUX1 CLBLL_L_X4Y43/CLBLL_IMUX10 CLBLL_L_X4Y43/CLBLL_LL_A3 CLBLL_L_X4Y43/CLBLL_L_A4 CLBLM_R_X3Y41/CLBLM_IMUX6 CLBLM_R_X3Y41/CLBLM_L_A1 CLBLM_R_X3Y41/CLBLM_SW2A2 CLBLM_R_X5Y38/CLBLM_BYP1 CLBLM_R_X5Y38/CLBLM_M_AX CLBLM_R_X5Y43/CLBLM_IMUX0 CLBLM_R_X5Y43/CLBLM_L_A3 INT_L_X4Y41/SW2A2 INT_L_X4Y42/IMUX_L20 INT_L_X4Y42/LOGIC_OUTS_L2 INT_L_X4Y42/NL1BEG1 INT_L_X4Y42/SW2BEG2 INT_L_X4Y43/EL1BEG0 INT_L_X4Y43/IMUX_L1 INT_L_X4Y43/IMUX_L10 INT_L_X4Y43/NL1END1 INT_R_X3Y41/IMUX6 INT_R_X3Y41/SW2END2 INT_R_X5Y38/BYP1 INT_R_X5Y38/BYP_ALT1 INT_R_X5Y38/SS2END0 INT_R_X5Y39/SS2A0 INT_R_X5Y40/SL1END0 INT_R_X5Y40/SS2BEG0 INT_R_X5Y41/SL1BEG0 INT_R_X5Y41/SS2END0 INT_R_X5Y42/EL1END_S3_0 INT_R_X5Y42/SS2A0 INT_R_X5Y43/EL1END0 INT_R_X5Y43/IMUX0 INT_R_X5Y43/SS2BEG0 
pips: CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y42/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y38/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y42/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X4Y42/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X4Y42/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_L_X4Y43/INT_L.NL1END1->>EL1BEG0 INT_L_X4Y43/INT_L.NL1END1->>IMUX_L1 INT_L_X4Y43/INT_L.NL1END1->>IMUX_L10 INT_R_X3Y41/INT_R.SW2END2->>IMUX6 INT_R_X5Y38/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y38/INT_R.SS2END0->>BYP_ALT1 INT_R_X5Y40/INT_R.SL1END0->>SS2BEG0 INT_R_X5Y41/INT_R.SS2END0->>SL1BEG0 INT_R_X5Y43/INT_R.EL1END0->>IMUX0 INT_R_X5Y43/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

count_cmd[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[12]_i_2_n_6 - 
wires: CLBLM_R_X5Y40/CLBLM_IMUX3 CLBLM_R_X5Y40/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y40/CLBLM_L_A2 CLBLM_R_X5Y40/CLBLM_M_BMUX INT_R_X5Y40/FAN_ALT3 INT_R_X5Y40/FAN_BOUNCE3 INT_R_X5Y40/IMUX3 INT_R_X5Y40/LOGIC_OUTS21 
pips: CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y40/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y40/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y40/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X5Y40/INT_R.LOGIC_OUTS21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[12]_i_2_n_5 - 
wires: CLBLL_L_X4Y40/CLBLL_IMUX3 CLBLL_L_X4Y40/CLBLL_L_A2 CLBLM_R_X5Y40/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y40/CLBLM_M_CMUX INT_L_X4Y40/IMUX_L3 INT_L_X4Y40/WR1END1 INT_R_X5Y40/LOGIC_OUTS22 INT_R_X5Y40/WR1BEG1 
pips: CLBLL_L_X4Y40/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X5Y40/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X4Y40/INT_L.WR1END1->>IMUX_L3 INT_R_X5Y40/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[12]_i_2_n_4 - 
wires: CLBLM_R_X5Y40/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y40/CLBLM_M_DMUX CLBLM_R_X5Y42/CLBLM_IMUX0 CLBLM_R_X5Y42/CLBLM_L_A3 INT_R_X5Y40/LOGIC_OUTS23 INT_R_X5Y40/NL1BEG0 INT_R_X5Y40/NL1END_S3_0 INT_R_X5Y41/NL1END0 INT_R_X5Y41/NR1BEG0 INT_R_X5Y42/IMUX0 INT_R_X5Y42/NR1END0 
pips: CLBLM_R_X5Y40/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y40/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X5Y41/INT_R.NL1END0->>NR1BEG0 INT_R_X5Y42/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[16]_i_2_n_7 - 
wires: CLBLM_R_X5Y41/CLBLM_IMUX0 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y41/CLBLM_L_A3 CLBLM_R_X5Y41/CLBLM_M_AMUX INT_R_X5Y41/FAN_ALT7 INT_R_X5Y41/FAN_BOUNCE7 INT_R_X5Y41/IMUX0 INT_R_X5Y41/LOGIC_OUTS20 
pips: CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y41/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y41/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y41/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X5Y41/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[16]_i_2_n_6 - 
wires: CLBLM_R_X5Y41/CLBLM_IMUX25 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y41/CLBLM_L_B5 CLBLM_R_X5Y41/CLBLM_M_BMUX INT_R_X5Y41/IMUX25 INT_R_X5Y41/LOGIC_OUTS21 INT_R_X5Y41/SR1BEG_S0 
pips: CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y41/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y41/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X5Y41/INT_R.SR1BEG_S0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[16]_i_2_n_5 - 
wires: CLBLL_L_X4Y41/CLBLL_IMUX3 CLBLL_L_X4Y41/CLBLL_L_A2 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y41/CLBLM_M_CMUX INT_L_X4Y41/IMUX_L3 INT_L_X4Y41/WR1END1 INT_R_X5Y41/LOGIC_OUTS22 INT_R_X5Y41/WR1BEG1 
pips: CLBLL_L_X4Y41/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X5Y41/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X4Y41/INT_L.WR1END1->>IMUX_L3 INT_R_X5Y41/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[16]_i_2_n_4 - 
wires: CLBLM_R_X5Y41/CLBLM_IMUX21 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y41/CLBLM_L_C4 CLBLM_R_X5Y41/CLBLM_M_DMUX INT_R_X5Y41/BYP_ALT5 INT_R_X5Y41/BYP_BOUNCE5 INT_R_X5Y41/IMUX21 INT_R_X5Y41/LOGIC_OUTS23 
pips: CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y41/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X5Y41/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X5Y41/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X5Y41/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[20]_i_2_n_7 - 
wires: CLBLM_R_X5Y42/CLBLM_IMUX16 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y42/CLBLM_L_B3 CLBLM_R_X5Y42/CLBLM_M_AMUX INT_R_X5Y42/FAN_ALT7 INT_R_X5Y42/FAN_BOUNCE7 INT_R_X5Y42/IMUX16 INT_R_X5Y42/LOGIC_OUTS20 
pips: CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y42/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y42/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y42/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X5Y42/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[20]_i_2_n_6 - 
wires: CLBLM_R_X5Y42/CLBLM_IMUX23 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y42/CLBLM_L_C3 CLBLM_R_X5Y42/CLBLM_M_BMUX INT_R_X5Y42/IMUX23 INT_R_X5Y42/LOGIC_OUTS21 
pips: CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y42/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y42/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[20]_i_2_n_5 - 
wires: CLBLL_L_X4Y42/CLBLL_IMUX10 CLBLL_L_X4Y42/CLBLL_L_A4 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y42/CLBLM_M_CMUX INT_L_X4Y42/IMUX_L10 INT_L_X4Y42/WR1END1 INT_R_X5Y42/LOGIC_OUTS22 INT_R_X5Y42/WR1BEG1 
pips: CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X5Y42/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X4Y42/INT_L.WR1END1->>IMUX_L10 INT_R_X5Y42/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[4]_i_2_n_7 - 
wires: CLBLL_L_X4Y39/CLBLL_IMUX10 CLBLL_L_X4Y39/CLBLL_L_A4 CLBLM_R_X5Y38/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y38/CLBLM_M_AMUX INT_L_X4Y38/NL1BEG1 INT_L_X4Y38/WL1END1 INT_L_X4Y39/IMUX_L10 INT_L_X4Y39/NL1END1 INT_R_X5Y38/LOGIC_OUTS20 INT_R_X5Y38/WL1BEG1 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X5Y38/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X4Y38/INT_L.WL1END1->>NL1BEG1 INT_L_X4Y39/INT_L.NL1END1->>IMUX_L10 INT_R_X5Y38/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[20]_i_2_n_4 - 
wires: CLBLL_L_X4Y42/CLBLL_IMUX13 CLBLL_L_X4Y42/CLBLL_L_B6 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y42/CLBLM_M_DMUX INT_L_X4Y42/IMUX_L13 INT_L_X4Y42/WR1END2 INT_R_X5Y42/LOGIC_OUTS23 INT_R_X5Y42/WR1BEG2 
pips: CLBLL_L_X4Y42/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X4Y42/INT_L.WR1END2->>IMUX_L13 INT_R_X5Y42/INT_R.LOGIC_OUTS23->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[24]_i_2_n_7 - 
wires: CLBLM_R_X5Y43/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y43/CLBLM_M_AMUX CLBLM_R_X5Y46/CLBLM_IMUX2 CLBLM_R_X5Y46/CLBLM_M_A2 INT_R_X5Y43/LOGIC_OUTS20 INT_R_X5Y43/NN2BEG2 INT_R_X5Y44/NN2A2 INT_R_X5Y45/NL1BEG1 INT_R_X5Y45/NN2END2 INT_R_X5Y46/IMUX2 INT_R_X5Y46/NL1END1 
pips: CLBLM_R_X5Y43/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X5Y43/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y45/INT_R.NN2END2->>NL1BEG1 INT_R_X5Y46/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[24]_i_2_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y44/INT_INTERFACE_ER1BEG0 BRAM_L_X6Y40/BRAM_ER1BEG0_4 CLBLM_R_X5Y43/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y43/CLBLM_M_BMUX CLBLM_R_X5Y44/CLBLM_ER1BEG0 CLBLM_R_X7Y43/CLBLM_IMUX8 CLBLM_R_X7Y43/CLBLM_M_A5 INT_L_X6Y43/SE2A0 INT_L_X6Y44/ER1END0 INT_L_X6Y44/SE2BEG0 INT_R_X5Y43/ER1BEG_S0 INT_R_X5Y43/LOGIC_OUTS21 INT_R_X5Y44/ER1BEG0 INT_R_X7Y43/IMUX8 INT_R_X7Y43/SE2END0 VBRK_X18Y46/VBRK_ER1BEG0 
pips: CLBLM_R_X5Y43/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X6Y44/INT_L.ER1END0->>SE2BEG0 INT_R_X5Y43/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X7Y43/INT_R.SE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[24]_i_2_n_5 - 
wires: BRAM_INT_INTERFACE_L_X6Y43/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y40/BRAM_EE2BEG0_3 CLBLM_R_X5Y43/CLBLM_EE2BEG0 CLBLM_R_X5Y43/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y43/CLBLM_M_CMUX CLBLM_R_X7Y43/CLBLM_IMUX17 CLBLM_R_X7Y43/CLBLM_M_B3 INT_L_X6Y43/EE2A0 INT_R_X5Y43/EE2BEG0 INT_R_X5Y43/LOGIC_OUTS22 INT_R_X7Y43/EE2END0 INT_R_X7Y43/IMUX17 VBRK_X18Y45/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y43/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y43/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X5Y43/INT_R.LOGIC_OUTS22->>EE2BEG0 INT_R_X7Y43/INT_R.EE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[24]_i_2_n_4 - 
wires: BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_WL1END0 BRAM_L_X6Y40/BRAM_SE2A1_2 BRAM_L_X6Y40/BRAM_WL1END0_2 CLBLM_R_X5Y42/CLBLM_IMUX41 CLBLM_R_X5Y42/CLBLM_L_D1 CLBLM_R_X5Y42/CLBLM_SE2A1 CLBLM_R_X5Y42/CLBLM_WL1END0 CLBLM_R_X5Y43/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y43/CLBLM_M_DMUX INT_L_X6Y42/SE2END1 INT_L_X6Y42/WL1BEG0 INT_R_X5Y42/IMUX41 INT_R_X5Y42/SE2A1 INT_R_X5Y42/WL1END0 INT_R_X5Y43/LOGIC_OUTS23 INT_R_X5Y43/SE2BEG1 VBRK_X18Y44/VBRK_SE2A1 VBRK_X18Y44/VBRK_WL1END0 
pips: CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y43/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X6Y42/INT_L.SE2END1->>WL1BEG0 INT_R_X5Y42/INT_R.WL1END0->>IMUX41 INT_R_X5Y43/INT_R.LOGIC_OUTS23->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[28]_i_2_n_7 - 
wires: CLBLM_R_X5Y44/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y44/CLBLM_M_AMUX CLBLM_R_X5Y46/CLBLM_IMUX27 CLBLM_R_X5Y46/CLBLM_M_B4 INT_R_X5Y44/LOGIC_OUTS20 INT_R_X5Y44/NN2BEG2 INT_R_X5Y45/NN2A2 INT_R_X5Y46/IMUX27 INT_R_X5Y46/NN2END2 
pips: CLBLM_R_X5Y44/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X5Y44/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y46/INT_R.NN2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[28]_i_2_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y44/INT_INTERFACE_EL1BEG2 BRAM_L_X6Y40/BRAM_EL1BEG2_4 CLBLM_R_X5Y44/CLBLM_EL1BEG2 CLBLM_R_X5Y44/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y44/CLBLM_M_BMUX CLBLM_R_X7Y44/CLBLM_IMUX11 CLBLM_R_X7Y44/CLBLM_M_A4 INT_L_X6Y44/EL1BEG1 INT_L_X6Y44/EL1END2 INT_R_X5Y44/EL1BEG2 INT_R_X5Y44/LOGIC_OUTS21 INT_R_X7Y44/EL1END1 INT_R_X7Y44/IMUX11 VBRK_X18Y46/VBRK_EL1BEG2 
pips: CLBLM_R_X5Y44/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y44/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X6Y44/INT_L.EL1END2->>EL1BEG1 INT_R_X5Y44/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X7Y44/INT_R.EL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[27]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_WL1END1 BRAM_L_X6Y45/BRAM_SE2A2_0 BRAM_L_X6Y45/BRAM_WL1END1_0 CLBLM_R_X5Y45/CLBLM_IMUX3 CLBLM_R_X5Y45/CLBLM_L_A2 CLBLM_R_X5Y45/CLBLM_SE2A2 CLBLM_R_X5Y45/CLBLM_WL1END1 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y46/CLBLM_L_AMUX INT_L_X6Y45/SE2END2 INT_L_X6Y45/WL1BEG1 INT_R_X5Y45/IMUX3 INT_R_X5Y45/SE2A2 INT_R_X5Y45/WL1END1 INT_R_X5Y46/LOGIC_OUTS16 INT_R_X5Y46/SE2BEG2 VBRK_X18Y47/VBRK_SE2A2 VBRK_X18Y47/VBRK_WL1END1 
pips: CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y46/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X6Y45/INT_L.SE2END2->>WL1BEG1 INT_R_X5Y45/INT_R.WL1END1->>IMUX3 INT_R_X5Y46/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[28]_i_2_n_5 - 
wires: CLBLM_R_X5Y44/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y44/CLBLM_M_CMUX CLBLM_R_X5Y46/CLBLM_IMUX0 CLBLM_R_X5Y46/CLBLM_L_A3 INT_R_X5Y44/LOGIC_OUTS22 INT_R_X5Y44/NN2BEG0 INT_R_X5Y45/NN2A0 INT_R_X5Y45/NN2END_S2_0 INT_R_X5Y46/IMUX0 INT_R_X5Y46/NN2END0 
pips: CLBLM_R_X5Y44/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y44/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X5Y46/INT_R.NN2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[28]_i_1_n_0 - 
wires: CLBLM_R_X5Y45/CLBLM_IMUX7 CLBLM_R_X5Y45/CLBLM_M_A1 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y46/CLBLM_M_C INT_R_X5Y45/IMUX7 INT_R_X5Y45/SR1END3 INT_R_X5Y46/LOGIC_OUTS14 INT_R_X5Y46/SR1BEG3 INT_R_X5Y46/SR1END_N3_3 
pips: CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X5Y45/INT_R.SR1END3->>IMUX7 INT_R_X5Y46/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[28]_i_2_n_4 - 
wires: CLBLM_R_X5Y44/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y44/CLBLM_M_DMUX CLBLM_R_X5Y46/CLBLM_IMUX29 CLBLM_R_X5Y46/CLBLM_M_C2 INT_R_X5Y44/LOGIC_OUTS23 INT_R_X5Y44/NN2BEG1 INT_R_X5Y45/NN2A1 INT_R_X5Y46/BYP_ALT1 INT_R_X5Y46/BYP_BOUNCE1 INT_R_X5Y46/IMUX29 INT_R_X5Y46/NN2END1 
pips: CLBLM_R_X5Y44/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X5Y44/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X5Y46/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y46/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X5Y46/INT_R.NN2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_5_n_7 - 
wires: BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y45/BRAM_EE2BEG2_0 CLBLM_R_X5Y45/CLBLM_EE2BEG2 CLBLM_R_X5Y45/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y45/CLBLM_M_AMUX CLBLM_R_X7Y45/CLBLM_IMUX4 CLBLM_R_X7Y45/CLBLM_M_A6 INT_L_X6Y45/EE2A2 INT_R_X5Y45/EE2BEG2 INT_R_X5Y45/LOGIC_OUTS20 INT_R_X7Y45/EE2END2 INT_R_X7Y45/IMUX4 VBRK_X18Y47/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y45/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X5Y45/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X7Y45/INT_R.EE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[4]_i_2_n_6 - 
wires: CLBLM_R_X5Y38/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y38/CLBLM_M_BMUX CLBLM_R_X5Y41/CLBLM_IMUX36 CLBLM_R_X5Y41/CLBLM_L_D2 INT_R_X5Y38/LOGIC_OUTS21 INT_R_X5Y38/NN2BEG3 INT_R_X5Y39/NN2A3 INT_R_X5Y40/NL1BEG2 INT_R_X5Y40/NN2END3 INT_R_X5Y41/IMUX36 INT_R_X5Y41/NL1END2 
pips: CLBLM_R_X5Y38/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X5Y38/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X5Y40/INT_R.NN2END3->>NL1BEG2 INT_R_X5Y41/INT_R.NL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_5_n_6 - 
wires: BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y45/BRAM_EE2BEG3_0 CLBLM_R_X5Y45/CLBLM_EE2BEG3 CLBLM_R_X5Y45/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y45/CLBLM_M_BMUX CLBLM_R_X7Y45/CLBLM_IMUX15 CLBLM_R_X7Y45/CLBLM_M_B1 INT_L_X6Y45/EE2A3 INT_R_X5Y45/EE2BEG3 INT_R_X5Y45/LOGIC_OUTS21 INT_R_X7Y45/EE2END3 INT_R_X7Y45/IMUX15 VBRK_X18Y47/VBRK_EE2BEG3 
pips: CLBLM_R_X5Y45/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y45/INT_R.LOGIC_OUTS21->>EE2BEG3 INT_R_X7Y45/INT_R.EE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y43/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y43/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_SE2A1 BRAM_L_X6Y40/BRAM_SW2A1_3 BRAM_L_X6Y40/BRAM_WW2A1_3 BRAM_L_X6Y45/BRAM_SE2A1_0 CLBLL_L_X4Y39/CLBLL_CTRL0 CLBLL_L_X4Y39/CLBLL_L_SR CLBLL_L_X4Y40/CLBLL_CTRL0 CLBLL_L_X4Y40/CLBLL_L_SR CLBLL_L_X4Y41/CLBLL_CTRL0 CLBLL_L_X4Y41/CLBLL_L_SR CLBLL_L_X4Y42/CLBLL_CTRL0 CLBLL_L_X4Y42/CLBLL_L_SR CLBLM_R_X5Y39/CLBLM_CTRL0 CLBLM_R_X5Y39/CLBLM_L_SR CLBLM_R_X5Y40/CLBLM_CTRL0 CLBLM_R_X5Y40/CLBLM_L_SR CLBLM_R_X5Y41/CLBLM_CTRL0 CLBLM_R_X5Y41/CLBLM_L_SR CLBLM_R_X5Y42/CLBLM_CTRL0 CLBLM_R_X5Y42/CLBLM_L_SR CLBLM_R_X5Y43/CLBLM_SW2A1 CLBLM_R_X5Y43/CLBLM_WW2A1 CLBLM_R_X5Y45/CLBLM_CTRL0 CLBLM_R_X5Y45/CLBLM_CTRL1 CLBLM_R_X5Y45/CLBLM_L_SR CLBLM_R_X5Y45/CLBLM_M_SR CLBLM_R_X5Y45/CLBLM_SE2A1 CLBLM_R_X5Y46/CLBLM_CTRL1 CLBLM_R_X5Y46/CLBLM_M_SR CLBLM_R_X5Y47/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y47/CLBLM_M_B CLBLM_R_X7Y43/CLBLM_CTRL1 CLBLM_R_X7Y43/CLBLM_M_SR CLBLM_R_X7Y44/CLBLM_CTRL1 CLBLM_R_X7Y44/CLBLM_M_SR CLBLM_R_X7Y45/CLBLM_CTRL1 CLBLM_R_X7Y45/CLBLM_M_SR INT_L_X4Y38/NR1BEG2 INT_L_X4Y38/SS2END2 INT_L_X4Y39/CTRL_L0 INT_L_X4Y39/NR1END2 INT_L_X4Y39/SS2A2 INT_L_X4Y40/CTRL_L0 INT_L_X4Y40/SR1END2 INT_L_X4Y40/SS2BEG2 INT_L_X4Y41/BYP_ALT4 INT_L_X4Y41/BYP_BOUNCE4 INT_L_X4Y41/CTRL_L0 INT_L_X4Y41/SR1BEG2 INT_L_X4Y41/WL1END1 INT_L_X4Y42/CTRL_L0 INT_L_X4Y42/ER1BEG2 INT_L_X4Y42/SR1END2 INT_L_X4Y42/SW2END1 INT_L_X4Y43/SR1BEG2 INT_L_X4Y43/WW2END1 INT_L_X6Y43/ER1BEG2 INT_L_X6Y43/SL1END1 INT_L_X6Y43/SW2A1 INT_L_X6Y43/WW2BEG1 INT_L_X6Y44/ER1BEG2 INT_L_X6Y44/SL1BEG1 INT_L_X6Y44/SL1END1 INT_L_X6Y44/SW2BEG1 INT_L_X6Y45/ER1BEG2 INT_L_X6Y45/SE2END1 INT_L_X6Y45/SL1BEG1 INT_R_X5Y39/CTRL0 INT_R_X5Y39/NR1BEG2 INT_R_X5Y39/SR1END2 INT_R_X5Y39/SS2END2 INT_R_X5Y40/CTRL0 INT_R_X5Y40/NR1END2 INT_R_X5Y40/SR1BEG2 INT_R_X5Y40/SS2A2 INT_R_X5Y40/SS2END1 INT_R_X5Y41/CTRL0 INT_R_X5Y41/SR1END2 INT_R_X5Y41/SS2A1 INT_R_X5Y41/SS2BEG2 INT_R_X5Y41/WL1BEG1 INT_R_X5Y42/CTRL0 INT_R_X5Y42/ER1END2 INT_R_X5Y42/SL1END1 INT_R_X5Y42/SR1BEG2 INT_R_X5Y42/SS2BEG1 INT_R_X5Y42/SW2A1 INT_R_X5Y43/SL1BEG1 INT_R_X5Y43/SW2BEG1 INT_R_X5Y43/SW2END1 INT_R_X5Y43/WW2A1 INT_R_X5Y45/CTRL0 INT_R_X5Y45/CTRL1 INT_R_X5Y45/SE2A1 INT_R_X5Y45/SR1END2 INT_R_X5Y46/CTRL1 INT_R_X5Y46/SE2BEG1 INT_R_X5Y46/SL1END1 INT_R_X5Y46/SR1BEG2 INT_R_X5Y46/SR1END2 INT_R_X5Y47/LOGIC_OUTS13 INT_R_X5Y47/SL1BEG1 INT_R_X5Y47/SR1BEG2 INT_R_X7Y43/CTRL1 INT_R_X7Y43/ER1END2 INT_R_X7Y44/CTRL1 INT_R_X7Y44/ER1END2 INT_R_X7Y45/CTRL1 INT_R_X7Y45/ER1END2 VBRK_X18Y45/VBRK_SW2A1 VBRK_X18Y45/VBRK_WW2A1 VBRK_X18Y47/VBRK_SE2A1 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y40/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y41/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X4Y42/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLM_R_X5Y39/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y40/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y41/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y42/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y45/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y45/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y46/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y47/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y43/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X7Y44/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X7Y45/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X4Y38/INT_L.SS2END2->>NR1BEG2 INT_L_X4Y39/INT_L.NR1END2->>CTRL_L0 INT_L_X4Y40/INT_L.SR1END2->>CTRL_L0 INT_L_X4Y40/INT_L.SR1END2->>SS2BEG2 INT_L_X4Y41/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y41/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X4Y41/INT_L.WL1END1->>BYP_ALT4 INT_L_X4Y41/INT_L.WL1END1->>SR1BEG2 INT_L_X4Y42/INT_L.SR1END2->>CTRL_L0 INT_L_X4Y42/INT_L.SW2END1->>ER1BEG2 INT_L_X4Y43/INT_L.WW2END1->>SR1BEG2 INT_L_X6Y43/INT_L.SL1END1->>ER1BEG2 INT_L_X6Y43/INT_L.SL1END1->>WW2BEG1 INT_L_X6Y44/INT_L.SL1END1->>ER1BEG2 INT_L_X6Y44/INT_L.SL1END1->>SL1BEG1 INT_L_X6Y44/INT_L.SL1END1->>SW2BEG1 INT_L_X6Y45/INT_L.SE2END1->>ER1BEG2 INT_L_X6Y45/INT_L.SE2END1->>SL1BEG1 INT_R_X5Y39/INT_R.SR1END2->>CTRL0 INT_R_X5Y39/INT_R.SS2END2->>NR1BEG2 INT_R_X5Y40/INT_R.NR1END2->>CTRL0 INT_R_X5Y40/INT_R.SS2END1->>SR1BEG2 INT_R_X5Y41/INT_R.SR1END2->>CTRL0 INT_R_X5Y41/INT_R.SR1END2->>SS2BEG2 INT_R_X5Y41/INT_R.SR1END2->>WL1BEG1 INT_R_X5Y42/INT_R.ER1END2->>CTRL0 INT_R_X5Y42/INT_R.SL1END1->>SR1BEG2 INT_R_X5Y42/INT_R.SL1END1->>SS2BEG1 INT_R_X5Y43/INT_R.SW2END1->>SL1BEG1 INT_R_X5Y43/INT_R.SW2END1->>SW2BEG1 INT_R_X5Y45/INT_R.SR1END2->>CTRL0 INT_R_X5Y45/INT_R.SR1END2->>CTRL1 INT_R_X5Y46/INT_R.SL1END1->>SE2BEG1 INT_R_X5Y46/INT_R.SL1END1->>SR1BEG2 INT_R_X5Y46/INT_R.SR1END2->>CTRL1 INT_R_X5Y47/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X5Y47/INT_R.LOGIC_OUTS13->>SR1BEG2 INT_R_X7Y43/INT_R.ER1END2->>CTRL1 INT_R_X7Y44/INT_R.ER1END2->>CTRL1 INT_R_X7Y45/INT_R.ER1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

count_cmd[31]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[30] - 
wires: BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_WW2END1 BRAM_L_X6Y45/BRAM_WW2END1_0 CLBLL_L_X4Y44/CLBLL_SW2A2 CLBLL_L_X4Y45/CLBLL_IMUX23 CLBLL_L_X4Y45/CLBLL_IMUX29 CLBLL_L_X4Y45/CLBLL_LL_C2 CLBLL_L_X4Y45/CLBLL_L_C3 CLBLM_R_X3Y43/CLBLM_IMUX20 CLBLM_R_X3Y43/CLBLM_L_C2 CLBLM_R_X3Y44/CLBLM_SW2A2 CLBLM_R_X5Y45/CLBLM_IMUX12 CLBLM_R_X5Y45/CLBLM_IMUX20 CLBLM_R_X5Y45/CLBLM_L_C2 CLBLM_R_X5Y45/CLBLM_M_B6 CLBLM_R_X5Y45/CLBLM_WW2END1 CLBLM_R_X7Y45/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y45/CLBLM_M_BQ INT_L_X4Y44/SW2A2 INT_L_X4Y45/IMUX_L23 INT_L_X4Y45/IMUX_L29 INT_L_X4Y45/SW2BEG2 INT_L_X4Y45/WR1END3 INT_L_X6Y45/WW2A1 INT_R_X3Y43/IMUX20 INT_R_X3Y43/SL1END2 INT_R_X3Y44/SL1BEG2 INT_R_X3Y44/SW2END2 INT_R_X5Y45/IMUX12 INT_R_X5Y45/IMUX20 INT_R_X5Y45/WR1BEG3 INT_R_X5Y45/WW2END1 INT_R_X7Y45/LOGIC_OUTS5 INT_R_X7Y45/WW2BEG1 VBRK_X18Y47/VBRK_WW2END1 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y45/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X4Y45/INT_L.WR1END3->>IMUX_L23 INT_L_X4Y45/INT_L.WR1END3->>IMUX_L29 INT_L_X4Y45/INT_L.WR1END3->>SW2BEG2 INT_R_X3Y43/INT_R.SL1END2->>IMUX20 INT_R_X3Y44/INT_R.SW2END2->>SL1BEG2 INT_R_X5Y45/INT_R.WW2END1->>IMUX12 INT_R_X5Y45/INT_R.WW2END1->>IMUX20 INT_R_X5Y45/INT_R.WW2END1->>WR1BEG3 INT_R_X7Y45/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[31] - 
wires: CLBLL_L_X4Y43/CLBLL_SW2A3 CLBLL_L_X4Y45/CLBLL_IMUX21 CLBLL_L_X4Y45/CLBLL_IMUX22 CLBLL_L_X4Y45/CLBLL_LL_C3 CLBLL_L_X4Y45/CLBLL_L_C4 CLBLM_R_X3Y43/CLBLM_IMUX23 CLBLM_R_X3Y43/CLBLM_L_C3 CLBLM_R_X3Y43/CLBLM_SW2A3 CLBLM_R_X5Y45/CLBLM_IMUX23 CLBLM_R_X5Y45/CLBLM_IMUX35 CLBLM_R_X5Y45/CLBLM_L_C3 CLBLM_R_X5Y45/CLBLM_M_C6 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS7 CLBLM_R_X5Y46/CLBLM_M_DQ INT_L_X4Y43/SW2A3 INT_L_X4Y44/SR1END3 INT_L_X4Y44/SW2BEG3 INT_L_X4Y45/IMUX_L21 INT_L_X4Y45/IMUX_L22 INT_L_X4Y45/SR1BEG3 INT_L_X4Y45/SR1END_N3_3 INT_L_X4Y45/WL1END2 INT_R_X3Y43/IMUX23 INT_R_X3Y43/SW2END3 INT_R_X3Y44/SW2END_N0_3 INT_R_X5Y45/FAN_ALT3 INT_R_X5Y45/FAN_BOUNCE3 INT_R_X5Y45/IMUX23 INT_R_X5Y45/IMUX35 INT_R_X5Y45/SL1END3 INT_R_X5Y45/WL1BEG2 INT_R_X5Y46/LOGIC_OUTS7 INT_R_X5Y46/SL1BEG3 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X4Y44/INT_L.SR1END3->>SW2BEG3 INT_L_X4Y45/INT_L.WL1END2->>IMUX_L21 INT_L_X4Y45/INT_L.WL1END2->>IMUX_L22 INT_L_X4Y45/INT_L.WL1END2->>SR1BEG3 INT_R_X3Y43/INT_R.SW2END3->>IMUX23 INT_R_X5Y45/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y45/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X5Y45/INT_R.SL1END3->>FAN_ALT3 INT_R_X5Y45/INT_R.SL1END3->>IMUX23 INT_R_X5Y45/INT_R.SL1END3->>WL1BEG2 INT_R_X5Y46/INT_R.LOGIC_OUTS7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[29] - 
wires: BRAM_INT_INTERFACE_L_X6Y45/INT_INTERFACE_WW2END0 BRAM_L_X6Y45/BRAM_WW2END0_0 CLBLL_L_X4Y43/CLBLL_SW2A2 CLBLL_L_X4Y45/CLBLL_IMUX13 CLBLL_L_X4Y45/CLBLL_IMUX27 CLBLL_L_X4Y45/CLBLL_LL_B4 CLBLL_L_X4Y45/CLBLL_L_B6 CLBLM_R_X3Y43/CLBLM_IMUX14 CLBLM_R_X3Y43/CLBLM_L_B1 CLBLM_R_X3Y43/CLBLM_SW2A2 CLBLM_R_X5Y45/CLBLM_IMUX1 CLBLM_R_X5Y45/CLBLM_IMUX26 CLBLM_R_X5Y45/CLBLM_L_B4 CLBLM_R_X5Y45/CLBLM_M_A3 CLBLM_R_X5Y45/CLBLM_WW2END0 CLBLM_R_X7Y45/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y45/CLBLM_M_AQ INT_L_X4Y43/SW2A2 INT_L_X4Y44/SR1END2 INT_L_X4Y44/SW2BEG2 INT_L_X4Y45/IMUX_L13 INT_L_X4Y45/IMUX_L27 INT_L_X4Y45/SR1BEG2 INT_L_X4Y45/WR1END2 INT_L_X6Y45/WW2A0 INT_R_X3Y43/IMUX14 INT_R_X3Y43/SW2END2 INT_R_X5Y45/IMUX1 INT_R_X5Y45/IMUX26 INT_R_X5Y45/WR1BEG2 INT_R_X5Y45/WW2END0 INT_R_X7Y45/LOGIC_OUTS4 INT_R_X7Y45/WW2BEG0 VBRK_X18Y47/VBRK_WW2END0 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y45/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y44/INT_L.SR1END2->>SW2BEG2 INT_L_X4Y45/INT_L.WR1END2->>IMUX_L13 INT_L_X4Y45/INT_L.WR1END2->>IMUX_L27 INT_L_X4Y45/INT_L.WR1END2->>SR1BEG2 INT_R_X3Y43/INT_R.SW2END2->>IMUX14 INT_R_X5Y45/INT_R.WW2END0->>IMUX1 INT_R_X5Y45/INT_R.WW2END0->>IMUX26 INT_R_X5Y45/INT_R.WW2END0->>WR1BEG2 INT_R_X7Y45/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[28] - 
wires: CLBLL_L_X4Y43/CLBLL_WL1END3 CLBLL_L_X4Y45/CLBLL_IMUX15 CLBLL_L_X4Y45/CLBLL_IMUX26 CLBLL_L_X4Y45/CLBLL_LL_B1 CLBLL_L_X4Y45/CLBLL_L_B4 CLBLM_R_X3Y43/CLBLM_IMUX26 CLBLM_R_X3Y43/CLBLM_L_B4 CLBLM_R_X3Y43/CLBLM_WL1END3 CLBLM_R_X5Y44/CLBLM_IMUX43 CLBLM_R_X5Y44/CLBLM_M_D6 CLBLM_R_X5Y45/CLBLM_IMUX25 CLBLM_R_X5Y45/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y45/CLBLM_L_B5 CLBLM_R_X5Y45/CLBLM_M_AQ INT_L_X4Y43/WL1BEG3 INT_L_X4Y44/ER1BEG1 INT_L_X4Y44/SR1BEG_S0 INT_L_X4Y44/WL1BEG_N3 INT_L_X4Y44/WL1END3 INT_L_X4Y45/IMUX_L15 INT_L_X4Y45/IMUX_L26 INT_L_X4Y45/NW2END_S0_0 INT_L_X4Y45/SR1BEG_S0 INT_L_X4Y45/WL1END_N1_3 INT_L_X4Y46/NW2END0 INT_R_X3Y43/IMUX26 INT_R_X3Y43/SR1BEG_S0 INT_R_X3Y43/WL1END3 INT_R_X3Y44/WL1END_N1_3 INT_R_X5Y44/ER1END1 INT_R_X5Y44/IMUX43 INT_R_X5Y44/WL1BEG3 INT_R_X5Y45/IMUX25 INT_R_X5Y45/LOGIC_OUTS4 INT_R_X5Y45/NW2BEG0 INT_R_X5Y45/WL1BEG_N3 INT_R_X5Y46/NW2A0 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y45/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y44/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X4Y44/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_L_X4Y44/INT_L.WL1END3->>SR1BEG_S0 INT_L_X4Y45/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X4Y45/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X4Y45/INT_L.SR1BEG_S0->>IMUX_L26 INT_R_X3Y43/INT_R.SR1BEG_S0->>IMUX26 INT_R_X3Y43/INT_R.WL1END3->>SR1BEG_S0 INT_R_X5Y44/INT_R.ER1END1->>IMUX43 INT_R_X5Y45/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X5Y45/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X5Y45/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[27] - 
wires: CLBLL_L_X4Y44/CLBLL_SW2A0 CLBLL_L_X4Y45/CLBLL_IMUX18 CLBLL_L_X4Y45/CLBLL_IMUX19 CLBLL_L_X4Y45/CLBLL_LL_B2 CLBLL_L_X4Y45/CLBLL_L_B2 CLBLM_R_X3Y43/CLBLM_IMUX16 CLBLM_R_X3Y43/CLBLM_L_B3 CLBLM_R_X3Y44/CLBLM_SW2A0 CLBLM_R_X5Y44/CLBLM_IMUX35 CLBLM_R_X5Y44/CLBLM_M_C6 CLBLM_R_X5Y45/CLBLM_IMUX16 CLBLM_R_X5Y45/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y45/CLBLM_L_AQ CLBLM_R_X5Y45/CLBLM_L_B3 INT_L_X4Y44/SW2A0 INT_L_X4Y45/IMUX_L18 INT_L_X4Y45/IMUX_L19 INT_L_X4Y45/SW2BEG0 INT_L_X4Y45/WR1END1 INT_R_X3Y43/IMUX16 INT_R_X3Y43/SL1END0 INT_R_X3Y44/SL1BEG0 INT_R_X3Y44/SW2END0 INT_R_X5Y44/IMUX35 INT_R_X5Y44/SR1END1 INT_R_X5Y45/IMUX16 INT_R_X5Y45/LOGIC_OUTS0 INT_R_X5Y45/SR1BEG1 INT_R_X5Y45/WR1BEG1 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y45/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y45/INT_L.WR1END1->>IMUX_L18 INT_L_X4Y45/INT_L.WR1END1->>IMUX_L19 INT_L_X4Y45/INT_L.WR1END1->>SW2BEG0 INT_R_X3Y43/INT_R.SL1END0->>IMUX16 INT_R_X3Y44/INT_R.SW2END0->>SL1BEG0 INT_R_X5Y44/INT_R.SR1END1->>IMUX35 INT_R_X5Y45/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X5Y45/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X5Y45/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[26] - 
wires: BRAM_INT_INTERFACE_L_X6Y44/INT_INTERFACE_WR1END2 BRAM_L_X6Y40/BRAM_WR1END2_4 CLBLL_L_X4Y43/CLBLL_WW2END2 CLBLL_L_X4Y45/CLBLL_IMUX11 CLBLL_L_X4Y45/CLBLL_IMUX3 CLBLL_L_X4Y45/CLBLL_LL_A4 CLBLL_L_X4Y45/CLBLL_L_A2 CLBLM_R_X3Y43/CLBLM_IMUX5 CLBLM_R_X3Y43/CLBLM_L_A6 CLBLM_R_X3Y43/CLBLM_WW2END2 CLBLM_R_X5Y44/CLBLM_IMUX12 CLBLM_R_X5Y44/CLBLM_M_B6 CLBLM_R_X5Y44/CLBLM_WR1END2 CLBLM_R_X5Y45/CLBLM_IMUX9 CLBLM_R_X5Y45/CLBLM_L_A5 CLBLM_R_X7Y44/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y44/CLBLM_M_AQ INT_L_X4Y43/WW2A2 INT_L_X4Y45/IMUX_L11 INT_L_X4Y45/IMUX_L3 INT_L_X4Y45/NW2END2 INT_L_X6Y44/WR1BEG2 INT_L_X6Y44/WR1END1 INT_R_X3Y43/IMUX5 INT_R_X3Y43/WW2END2 INT_R_X5Y43/SR1END2 INT_R_X5Y43/WW2BEG2 INT_R_X5Y44/IMUX12 INT_R_X5Y44/NL1BEG1 INT_R_X5Y44/NW2BEG2 INT_R_X5Y44/SR1BEG2 INT_R_X5Y44/WR1END2 INT_R_X5Y45/IMUX9 INT_R_X5Y45/NL1END1 INT_R_X5Y45/NW2A2 INT_R_X7Y44/LOGIC_OUTS4 INT_R_X7Y44/WR1BEG1 VBRK_X18Y46/VBRK_WR1END2 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y44/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y45/INT_L.NW2END2->>IMUX_L11 INT_L_X4Y45/INT_L.NW2END2->>IMUX_L3 INT_L_X6Y44/INT_L.WR1END1->>WR1BEG2 INT_R_X3Y43/INT_R.WW2END2->>IMUX5 INT_R_X5Y43/INT_R.SR1END2->>WW2BEG2 INT_R_X5Y44/INT_R.WR1END2->>IMUX12 INT_R_X5Y44/INT_R.WR1END2->>NL1BEG1 INT_R_X5Y44/INT_R.WR1END2->>NW2BEG2 INT_R_X5Y44/INT_R.WR1END2->>SR1BEG2 INT_R_X5Y45/INT_R.NL1END1->>IMUX9 INT_R_X7Y44/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[25] - 
wires: CLBLL_L_X4Y43/CLBLL_SW2A0 CLBLL_L_X4Y45/CLBLL_IMUX0 CLBLL_L_X4Y45/CLBLL_IMUX8 CLBLL_L_X4Y45/CLBLL_LL_A5 CLBLL_L_X4Y45/CLBLL_L_A3 CLBLM_R_X3Y43/CLBLM_IMUX9 CLBLM_R_X3Y43/CLBLM_L_A5 CLBLM_R_X3Y43/CLBLM_SW2A0 CLBLM_R_X5Y44/CLBLM_IMUX4 CLBLM_R_X5Y44/CLBLM_M_A6 CLBLM_R_X5Y45/CLBLM_IMUX10 CLBLM_R_X5Y45/CLBLM_L_A4 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y46/CLBLM_M_BQ INT_L_X4Y43/SW2A0 INT_L_X4Y44/NL1BEG0 INT_L_X4Y44/NL1END_S3_0 INT_L_X4Y44/SW2BEG0 INT_L_X4Y44/WL1END0 INT_L_X4Y45/IMUX_L0 INT_L_X4Y45/IMUX_L8 INT_L_X4Y45/NL1END0 INT_R_X3Y43/IMUX9 INT_R_X3Y43/SW2END0 INT_R_X5Y44/IMUX4 INT_R_X5Y44/NR1BEG1 INT_R_X5Y44/SS2END1 INT_R_X5Y44/WL1BEG0 INT_R_X5Y45/IMUX10 INT_R_X5Y45/NR1END1 INT_R_X5Y45/SS2A1 INT_R_X5Y46/LOGIC_OUTS5 INT_R_X5Y46/SS2BEG1 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y46/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X4Y44/INT_L.WL1END0->>NL1BEG0 INT_L_X4Y44/INT_L.WL1END0->>SW2BEG0 INT_L_X4Y45/INT_L.NL1END0->>IMUX_L0 INT_L_X4Y45/INT_L.NL1END0->>IMUX_L8 INT_R_X3Y43/INT_R.SW2END0->>IMUX9 INT_R_X5Y44/INT_R.SS2END1->>IMUX4 INT_R_X5Y44/INT_R.SS2END1->>NR1BEG1 INT_R_X5Y44/INT_R.SS2END1->>WL1BEG0 INT_R_X5Y45/INT_R.NR1END1->>IMUX10 INT_R_X5Y46/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[24] - 
wires: CLBLL_L_X4Y43/CLBLL_WR1END1 CLBLL_L_X4Y45/CLBLL_IMUX1 CLBLL_L_X4Y45/CLBLL_IMUX9 CLBLL_L_X4Y45/CLBLL_LL_A3 CLBLL_L_X4Y45/CLBLL_L_A5 CLBLM_R_X3Y43/CLBLM_IMUX3 CLBLM_R_X3Y43/CLBLM_L_A2 CLBLM_R_X3Y43/CLBLM_WR1END1 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y42/CLBLM_L_DQ CLBLM_R_X5Y43/CLBLM_IMUX43 CLBLM_R_X5Y43/CLBLM_M_D6 CLBLM_R_X5Y45/CLBLM_IMUX6 CLBLM_R_X5Y45/CLBLM_L_A1 INT_L_X4Y42/WR1END_S1_0 INT_L_X4Y43/NN2BEG0 INT_L_X4Y43/WR1BEG1 INT_L_X4Y43/WR1END0 INT_L_X4Y44/EL1BEG3 INT_L_X4Y44/NN2A0 INT_L_X4Y44/NN2END_S2_0 INT_L_X4Y45/EL1BEG_N3 INT_L_X4Y45/IMUX_L1 INT_L_X4Y45/IMUX_L9 INT_L_X4Y45/NN2END0 INT_R_X3Y43/IMUX3 INT_R_X3Y43/WR1END1 INT_R_X5Y42/LOGIC_OUTS3 INT_R_X5Y42/NL1BEG2 INT_R_X5Y42/WR1BEG_S0 INT_R_X5Y43/IMUX43 INT_R_X5Y43/NL1END2 INT_R_X5Y43/WR1BEG0 INT_R_X5Y44/EL1END3 INT_R_X5Y44/NR1BEG3 INT_R_X5Y45/IMUX6 INT_R_X5Y45/NR1END3 
pips: CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y45/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X3Y43/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y42/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y45/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y43/INT_L.WR1END0->>NN2BEG0 INT_L_X4Y43/INT_L.WR1END0->>WR1BEG1 INT_L_X4Y45/INT_L.NN2END0->>EL1BEG_N3 INT_L_X4Y45/INT_L.NN2END0->>IMUX_L1 INT_L_X4Y45/INT_L.NN2END0->>IMUX_L9 INT_R_X3Y43/INT_R.WR1END1->>IMUX3 INT_R_X5Y42/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X5Y42/INT_R.LOGIC_OUTS3->>WR1BEG_S0 INT_R_X5Y43/INT_R.NL1END2->>IMUX43 INT_R_X5Y44/INT_R.EL1END3->>NR1BEG3 INT_R_X5Y45/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y44/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y40/BRAM_EE2BEG2_4 CLBLL_L_X4Y39/CLBLL_FAN6 CLBLL_L_X4Y39/CLBLL_L_CE CLBLL_L_X4Y40/CLBLL_FAN6 CLBLL_L_X4Y40/CLBLL_L_CE CLBLL_L_X4Y41/CLBLL_FAN6 CLBLL_L_X4Y41/CLBLL_L_CE CLBLL_L_X4Y42/CLBLL_FAN6 CLBLL_L_X4Y42/CLBLL_L_CE CLBLM_R_X5Y39/CLBLM_FAN6 CLBLM_R_X5Y39/CLBLM_L_CE CLBLM_R_X5Y40/CLBLM_FAN6 CLBLM_R_X5Y40/CLBLM_L_CE CLBLM_R_X5Y41/CLBLM_FAN6 CLBLM_R_X5Y41/CLBLM_L_CE CLBLM_R_X5Y42/CLBLM_FAN6 CLBLM_R_X5Y42/CLBLM_L_CE CLBLM_R_X5Y44/CLBLM_EE2BEG2 CLBLM_R_X5Y45/CLBLM_FAN6 CLBLM_R_X5Y45/CLBLM_FAN7 CLBLM_R_X5Y45/CLBLM_L_CE CLBLM_R_X5Y45/CLBLM_M_CE CLBLM_R_X5Y46/CLBLM_FAN7 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y46/CLBLM_L_B CLBLM_R_X5Y46/CLBLM_M_CE CLBLM_R_X7Y43/CLBLM_FAN7 CLBLM_R_X7Y43/CLBLM_M_CE CLBLM_R_X7Y44/CLBLM_FAN7 CLBLM_R_X7Y44/CLBLM_M_CE CLBLM_R_X7Y45/CLBLM_FAN7 CLBLM_R_X7Y45/CLBLM_M_CE INT_L_X4Y39/FAN_ALT6 INT_L_X4Y39/FAN_L6 INT_L_X4Y39/SE2A1 INT_L_X4Y39/SL1END1 INT_L_X4Y40/FAN_ALT6 INT_L_X4Y40/FAN_L6 INT_L_X4Y40/SE2BEG1 INT_L_X4Y40/SL1BEG1 INT_L_X4Y40/SL1END1 INT_L_X4Y41/FAN_ALT6 INT_L_X4Y41/FAN_L6 INT_L_X4Y41/SE2A1 INT_L_X4Y41/SL1BEG1 INT_L_X4Y41/SL1END1 INT_L_X4Y42/FAN_ALT6 INT_L_X4Y42/FAN_L6 INT_L_X4Y42/SE2A1 INT_L_X4Y42/SE2BEG1 INT_L_X4Y42/SL1BEG1 INT_L_X4Y42/SS2END1 INT_L_X4Y43/SE2BEG1 INT_L_X4Y43/SL1END1 INT_L_X4Y43/SS2A1 INT_L_X4Y44/ER1BEG2 INT_L_X4Y44/SL1BEG1 INT_L_X4Y44/SS2BEG1 INT_L_X4Y44/SW2END1 INT_L_X6Y44/EE2A2 INT_R_X5Y39/FAN6 INT_R_X5Y39/FAN_ALT6 INT_R_X5Y39/SE2END1 INT_R_X5Y40/FAN6 INT_R_X5Y40/FAN_ALT6 INT_R_X5Y40/SL1END1 INT_R_X5Y41/FAN6 INT_R_X5Y41/FAN_ALT6 INT_R_X5Y41/SE2END1 INT_R_X5Y41/SL1BEG1 INT_R_X5Y42/FAN6 INT_R_X5Y42/FAN_ALT6 INT_R_X5Y42/SE2END1 INT_R_X5Y44/EE2BEG2 INT_R_X5Y44/ER1END2 INT_R_X5Y44/NR1BEG2 INT_R_X5Y44/SW2A1 INT_R_X5Y45/FAN6 INT_R_X5Y45/FAN7 INT_R_X5Y45/FAN_ALT6 INT_R_X5Y45/FAN_ALT7 INT_R_X5Y45/NR1END2 INT_R_X5Y45/SL1END1 INT_R_X5Y45/SW2BEG1 INT_R_X5Y46/BYP_ALT4 INT_R_X5Y46/BYP_BOUNCE4 INT_R_X5Y46/FAN7 INT_R_X5Y46/FAN_ALT7 INT_R_X5Y46/LOGIC_OUTS9 INT_R_X5Y46/SL1BEG1 INT_R_X7Y43/FAN7 INT_R_X7Y43/FAN_ALT7 INT_R_X7Y43/SL1END2 INT_R_X7Y44/EE2END2 INT_R_X7Y44/FAN7 INT_R_X7Y44/FAN_ALT7 INT_R_X7Y44/NR1BEG2 INT_R_X7Y44/SL1BEG2 INT_R_X7Y45/FAN7 INT_R_X7Y45/FAN_ALT7 INT_R_X7Y45/NR1END2 VBRK_X18Y46/VBRK_EE2BEG2 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y40/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y41/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X4Y42/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X5Y39/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y40/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y41/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y42/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y45/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y45/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y46/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y46/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y43/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y44/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y45/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X4Y39/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y39/INT_L.SL1END1->>FAN_ALT6 INT_L_X4Y40/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y40/INT_L.SL1END1->>FAN_ALT6 INT_L_X4Y40/INT_L.SL1END1->>SE2BEG1 INT_L_X4Y40/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y41/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y41/INT_L.SL1END1->>FAN_ALT6 INT_L_X4Y41/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y42/INT_L.FAN_ALT6->>FAN_L6 INT_L_X4Y42/INT_L.SS2END1->>FAN_ALT6 INT_L_X4Y42/INT_L.SS2END1->>SE2BEG1 INT_L_X4Y42/INT_L.SS2END1->>SL1BEG1 INT_L_X4Y43/INT_L.SL1END1->>SE2BEG1 INT_L_X4Y44/INT_L.SW2END1->>ER1BEG2 INT_L_X4Y44/INT_L.SW2END1->>SL1BEG1 INT_L_X4Y44/INT_L.SW2END1->>SS2BEG1 INT_R_X5Y39/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y39/INT_R.SE2END1->>FAN_ALT6 INT_R_X5Y40/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y40/INT_R.SL1END1->>FAN_ALT6 INT_R_X5Y41/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y41/INT_R.SE2END1->>FAN_ALT6 INT_R_X5Y41/INT_R.SE2END1->>SL1BEG1 INT_R_X5Y42/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y42/INT_R.SE2END1->>FAN_ALT6 INT_R_X5Y44/INT_R.ER1END2->>EE2BEG2 INT_R_X5Y44/INT_R.ER1END2->>NR1BEG2 INT_R_X5Y45/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y45/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y45/INT_R.NR1END2->>FAN_ALT7 INT_R_X5Y45/INT_R.SL1END1->>FAN_ALT6 INT_R_X5Y45/INT_R.SL1END1->>SW2BEG1 INT_R_X5Y46/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y46/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X5Y46/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y46/INT_R.LOGIC_OUTS9->>BYP_ALT4 INT_R_X5Y46/INT_R.LOGIC_OUTS9->>SL1BEG1 INT_R_X7Y43/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y43/INT_R.SL1END2->>FAN_ALT7 INT_R_X7Y44/INT_R.EE2END2->>FAN_ALT7 INT_R_X7Y44/INT_R.EE2END2->>NR1BEG2 INT_R_X7Y44/INT_R.EE2END2->>SL1BEG2 INT_R_X7Y44/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y45/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y45/INT_R.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

count_cmd[31]_i_4_n_0 - 
wires: CLBLM_R_X5Y46/CLBLM_IMUX13 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y46/CLBLM_L_B6 CLBLM_R_X5Y46/CLBLM_L_C INT_R_X5Y46/IMUX13 INT_R_X5Y46/LOGIC_OUTS10 
pips: CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y46/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_5_n_5 - 
wires: CLBLM_R_X5Y45/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y45/CLBLM_M_CMUX CLBLM_R_X5Y46/CLBLM_IMUX44 CLBLM_R_X5Y46/CLBLM_M_D4 INT_R_X5Y45/LOGIC_OUTS22 INT_R_X5Y45/NL1BEG2 INT_R_X5Y45/NL1BEG_N3 INT_R_X5Y46/IMUX44 INT_R_X5Y46/NL1END2 
pips: CLBLM_R_X5Y45/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X5Y45/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X5Y45/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X5Y46/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[23] - 
wires: BRAM_INT_INTERFACE_L_X6Y43/INT_INTERFACE_WW2END1 BRAM_L_X6Y40/BRAM_WW2END1_3 CLBLL_L_X4Y42/CLBLL_SW2A2 CLBLL_L_X4Y44/CLBLL_IMUX41 CLBLL_L_X4Y44/CLBLL_IMUX44 CLBLL_L_X4Y44/CLBLL_LL_D4 CLBLL_L_X4Y44/CLBLL_L_D1 CLBLM_R_X3Y42/CLBLM_IMUX36 CLBLM_R_X3Y42/CLBLM_L_D2 CLBLM_R_X3Y42/CLBLM_SW2A2 CLBLM_R_X5Y43/CLBLM_IMUX35 CLBLM_R_X5Y43/CLBLM_M_C6 CLBLM_R_X5Y43/CLBLM_WW2END1 CLBLM_R_X5Y44/CLBLM_IMUX41 CLBLM_R_X5Y44/CLBLM_L_D1 CLBLM_R_X7Y43/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y43/CLBLM_M_BQ INT_L_X4Y42/SW2A2 INT_L_X4Y43/SR1END2 INT_L_X4Y43/SW2BEG2 INT_L_X4Y44/FAN_ALT5 INT_L_X4Y44/FAN_BOUNCE5 INT_L_X4Y44/IMUX_L41 INT_L_X4Y44/IMUX_L44 INT_L_X4Y44/SR1BEG2 INT_L_X4Y44/WR1END2 INT_L_X6Y43/WW2A1 INT_R_X3Y42/IMUX36 INT_R_X3Y42/SW2END2 INT_R_X5Y43/IMUX35 INT_R_X5Y43/NL1BEG1 INT_R_X5Y43/WW2END1 INT_R_X5Y44/IMUX41 INT_R_X5Y44/NL1END1 INT_R_X5Y44/WR1BEG2 INT_R_X7Y43/LOGIC_OUTS5 INT_R_X7Y43/WW2BEG1 VBRK_X18Y45/VBRK_WW2END1 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y43/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X4Y43/INT_L.SR1END2->>SW2BEG2 INT_L_X4Y44/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y44/INT_L.FAN_BOUNCE5->>IMUX_L41 INT_L_X4Y44/INT_L.WR1END2->>FAN_ALT5 INT_L_X4Y44/INT_L.WR1END2->>IMUX_L44 INT_L_X4Y44/INT_L.WR1END2->>SR1BEG2 INT_R_X3Y42/INT_R.SW2END2->>IMUX36 INT_R_X5Y43/INT_R.WW2END1->>IMUX35 INT_R_X5Y43/INT_R.WW2END1->>NL1BEG1 INT_R_X5Y44/INT_R.NL1END1->>IMUX41 INT_R_X5Y44/INT_R.NL1END1->>WR1BEG2 INT_R_X7Y43/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[22] - 
wires: BRAM_INT_INTERFACE_L_X6Y43/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X6Y44/INT_INTERFACE_NW2A1 BRAM_L_X6Y40/BRAM_NW2A1_4 BRAM_L_X6Y40/BRAM_WR1END2_3 CLBLL_L_X4Y44/CLBLL_ER1BEG1 CLBLL_L_X4Y44/CLBLL_IMUX42 CLBLL_L_X4Y44/CLBLL_IMUX43 CLBLL_L_X4Y44/CLBLL_LL_D6 CLBLL_L_X4Y44/CLBLL_L_D6 CLBLL_L_X4Y44/CLBLL_WW2END0 CLBLM_R_X3Y42/CLBLM_IMUX41 CLBLM_R_X3Y42/CLBLM_L_D1 CLBLM_R_X3Y44/CLBLM_ER1BEG1 CLBLM_R_X3Y44/CLBLM_WW2END0 CLBLM_R_X5Y43/CLBLM_IMUX12 CLBLM_R_X5Y43/CLBLM_M_B6 CLBLM_R_X5Y43/CLBLM_WR1END2 CLBLM_R_X5Y44/CLBLM_IMUX42 CLBLM_R_X5Y44/CLBLM_L_D6 CLBLM_R_X5Y44/CLBLM_NW2A1 CLBLM_R_X7Y43/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y43/CLBLM_M_AQ INT_L_X4Y44/ER1END1 INT_L_X4Y44/IMUX_L42 INT_L_X4Y44/IMUX_L43 INT_L_X4Y44/WW2A0 INT_L_X6Y43/NW2BEG1 INT_L_X6Y43/WR1BEG2 INT_L_X6Y43/WR1END1 INT_L_X6Y44/NW2A1 INT_R_X3Y42/IMUX41 INT_R_X3Y42/SS2END0 INT_R_X3Y43/SS2A0 INT_R_X3Y44/ER1BEG1 INT_R_X3Y44/SS2BEG0 INT_R_X3Y44/WW2END0 INT_R_X5Y43/IMUX12 INT_R_X5Y43/WR1END2 INT_R_X5Y44/IMUX42 INT_R_X5Y44/NW2END1 INT_R_X5Y44/WW2BEG0 INT_R_X7Y43/LOGIC_OUTS4 INT_R_X7Y43/WR1BEG1 VBRK_X18Y45/VBRK_WR1END2 VBRK_X18Y46/VBRK_NW2A1 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y43/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y44/INT_L.ER1END1->>IMUX_L42 INT_L_X4Y44/INT_L.ER1END1->>IMUX_L43 INT_L_X6Y43/INT_L.WR1END1->>NW2BEG1 INT_L_X6Y43/INT_L.WR1END1->>WR1BEG2 INT_R_X3Y42/INT_R.SS2END0->>IMUX41 INT_R_X3Y44/INT_R.WW2END0->>ER1BEG1 INT_R_X3Y44/INT_R.WW2END0->>SS2BEG0 INT_R_X5Y43/INT_R.WR1END2->>IMUX12 INT_R_X5Y44/INT_R.NW2END1->>IMUX42 INT_R_X5Y44/INT_R.NW2END1->>WW2BEG0 INT_R_X7Y43/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[21] - 
wires: CLBLL_L_X4Y42/CLBLL_WL1END3 CLBLL_L_X4Y44/CLBLL_IMUX45 CLBLL_L_X4Y44/CLBLL_IMUX46 CLBLL_L_X4Y44/CLBLL_LL_D2 CLBLL_L_X4Y44/CLBLL_L_D5 CLBLM_R_X3Y42/CLBLM_IMUX46 CLBLM_R_X3Y42/CLBLM_L_D5 CLBLM_R_X3Y42/CLBLM_WL1END3 CLBLM_R_X5Y43/CLBLM_IMUX4 CLBLM_R_X5Y43/CLBLM_M_A6 CLBLM_R_X5Y44/CLBLM_IMUX37 CLBLM_R_X5Y44/CLBLM_L_D4 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y46/CLBLM_M_AQ INT_L_X4Y42/WL1BEG3 INT_L_X4Y43/WL1BEG_N3 INT_L_X4Y43/WL1END0 INT_L_X4Y43/WL1END3 INT_L_X4Y44/IMUX_L45 INT_L_X4Y44/IMUX_L46 INT_L_X4Y44/NL1BEG_N3 INT_L_X4Y44/WL1END_N1_3 INT_R_X3Y42/IMUX46 INT_R_X3Y42/WL1END3 INT_R_X3Y43/WL1END_N1_3 INT_R_X5Y43/IMUX4 INT_R_X5Y43/SR1END1 INT_R_X5Y43/WL1BEG0 INT_R_X5Y43/WL1BEG3 INT_R_X5Y44/IMUX37 INT_R_X5Y44/SR1BEG1 INT_R_X5Y44/SR1END2 INT_R_X5Y44/SS2END0 INT_R_X5Y44/WL1BEG_N3 INT_R_X5Y45/SR1BEG2 INT_R_X5Y45/SR1END1 INT_R_X5Y45/SS2A0 INT_R_X5Y46/LOGIC_OUTS4 INT_R_X5Y46/SR1BEG1 INT_R_X5Y46/SS2BEG0 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y46/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y43/INT_L.WL1END0->>WL1BEG_N3 INT_L_X4Y44/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X4Y44/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X4Y44/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X3Y42/INT_R.WL1END3->>IMUX46 INT_R_X5Y43/INT_R.SR1END1->>IMUX4 INT_R_X5Y43/INT_R.SR1END1->>WL1BEG0 INT_R_X5Y44/INT_R.SR1END2->>IMUX37 INT_R_X5Y44/INT_R.SS2END0->>SR1BEG1 INT_R_X5Y44/INT_R.SS2END0->>WL1BEG_N3 INT_R_X5Y45/INT_R.SR1END1->>SR1BEG2 INT_R_X5Y46/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X5Y46/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[20] - 
wires: BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_EE2A1 BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_WR1END2 BRAM_L_X6Y40/BRAM_EE2A1_2 BRAM_L_X6Y40/BRAM_WR1END2_2 CLBLL_L_X4Y42/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y42/CLBLL_L_BQ CLBLL_L_X4Y42/CLBLL_WL1END0 CLBLL_L_X4Y44/CLBLL_IMUX32 CLBLL_L_X4Y44/CLBLL_IMUX33 CLBLL_L_X4Y44/CLBLL_LL_C1 CLBLL_L_X4Y44/CLBLL_L_C1 CLBLM_R_X3Y42/CLBLM_IMUX33 CLBLM_R_X3Y42/CLBLM_L_C1 CLBLM_R_X3Y42/CLBLM_WL1END0 CLBLM_R_X5Y42/CLBLM_EE2A1 CLBLM_R_X5Y42/CLBLM_IMUX43 CLBLM_R_X5Y42/CLBLM_M_D6 CLBLM_R_X5Y42/CLBLM_WR1END2 CLBLM_R_X5Y44/CLBLM_IMUX34 CLBLM_R_X5Y44/CLBLM_L_C6 INT_L_X4Y42/EE2BEG1 INT_L_X4Y42/LOGIC_OUTS_L1 INT_L_X4Y42/NE2BEG1 INT_L_X4Y42/NN2BEG1 INT_L_X4Y42/WL1BEG0 INT_L_X4Y43/FAN_BOUNCE_S3_2 INT_L_X4Y43/NE2A1 INT_L_X4Y43/NN2A1 INT_L_X4Y44/FAN_ALT2 INT_L_X4Y44/FAN_BOUNCE2 INT_L_X4Y44/IMUX_L32 INT_L_X4Y44/IMUX_L33 INT_L_X4Y44/NN2END1 INT_L_X6Y42/EE2END1 INT_L_X6Y42/WR1BEG2 INT_R_X3Y42/IMUX33 INT_R_X3Y42/WL1END0 INT_R_X5Y42/EE2A1 INT_R_X5Y42/IMUX43 INT_R_X5Y42/WR1END2 INT_R_X5Y43/NE2END1 INT_R_X5Y43/NR1BEG1 INT_R_X5Y44/IMUX34 INT_R_X5Y44/NR1END1 VBRK_X18Y44/VBRK_EE2A1 VBRK_X18Y44/VBRK_WR1END2 
pips: CLBLL_L_X4Y42/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X4Y42/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X4Y42/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X4Y42/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X4Y42/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X4Y44/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y44/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X4Y44/INT_L.NN2END1->>FAN_ALT2 INT_L_X4Y44/INT_L.NN2END1->>IMUX_L33 INT_L_X6Y42/INT_L.EE2END1->>WR1BEG2 INT_R_X3Y42/INT_R.WL1END0->>IMUX33 INT_R_X5Y42/INT_R.WR1END2->>IMUX43 INT_R_X5Y43/INT_R.NE2END1->>NR1BEG1 INT_R_X5Y44/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[19] - 
wires: CLBLL_L_X4Y42/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y42/CLBLL_L_AQ CLBLL_L_X4Y43/CLBLL_NW2A0 CLBLL_L_X4Y44/CLBLL_IMUX29 CLBLL_L_X4Y44/CLBLL_IMUX30 CLBLL_L_X4Y44/CLBLL_LL_C2 CLBLL_L_X4Y44/CLBLL_L_C5 CLBLL_L_X4Y44/CLBLL_NE2A3 CLBLM_R_X3Y42/CLBLM_IMUX23 CLBLM_R_X3Y42/CLBLM_L_C3 CLBLM_R_X3Y43/CLBLM_NW2A0 CLBLM_R_X3Y44/CLBLM_NE2A3 CLBLM_R_X5Y42/CLBLM_IMUX35 CLBLM_R_X5Y42/CLBLM_M_C6 CLBLM_R_X5Y44/CLBLM_IMUX20 CLBLM_R_X5Y44/CLBLM_L_C2 INT_L_X4Y42/LOGIC_OUTS_L0 INT_L_X4Y42/NW2BEG0 INT_L_X4Y43/NW2A0 INT_L_X4Y44/EL1BEG2 INT_L_X4Y44/IMUX_L29 INT_L_X4Y44/IMUX_L30 INT_L_X4Y44/NE2END3 INT_R_X3Y42/IMUX23 INT_R_X3Y42/NW2END_S0_0 INT_R_X3Y43/NE2BEG3 INT_R_X3Y43/NL1BEG_N3 INT_R_X3Y43/NW2END0 INT_R_X3Y44/NE2A3 INT_R_X5Y42/FAN_ALT5 INT_R_X5Y42/FAN_BOUNCE5 INT_R_X5Y42/IMUX35 INT_R_X5Y42/SS2END2 INT_R_X5Y43/SS2A2 INT_R_X5Y44/EL1END2 INT_R_X5Y44/IMUX20 INT_R_X5Y44/SS2BEG2 
pips: CLBLL_L_X4Y42/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X4Y42/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X4Y44/INT_L.NE2END3->>EL1BEG2 INT_L_X4Y44/INT_L.NE2END3->>IMUX_L29 INT_L_X4Y44/INT_L.NE2END3->>IMUX_L30 INT_R_X3Y42/INT_R.NW2END_S0_0->>IMUX23 INT_R_X3Y43/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X3Y43/INT_R.NW2END0->>NL1BEG_N3 INT_R_X5Y42/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y42/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X5Y42/INT_R.SS2END2->>FAN_ALT5 INT_R_X5Y44/INT_R.EL1END2->>IMUX20 INT_R_X5Y44/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[18] - 
wires: CLBLL_L_X4Y42/CLBLL_WW2END2 CLBLL_L_X4Y44/CLBLL_IMUX20 CLBLL_L_X4Y44/CLBLL_IMUX28 CLBLL_L_X4Y44/CLBLL_LL_C4 CLBLL_L_X4Y44/CLBLL_L_C2 CLBLL_L_X4Y44/CLBLL_NE2A2 CLBLM_R_X3Y42/CLBLM_IMUX21 CLBLM_R_X3Y42/CLBLM_L_C4 CLBLM_R_X3Y42/CLBLM_WW2END2 CLBLM_R_X3Y44/CLBLM_NE2A2 CLBLM_R_X5Y42/CLBLM_IMUX12 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y42/CLBLM_L_CQ CLBLM_R_X5Y42/CLBLM_M_B6 CLBLM_R_X5Y44/CLBLM_IMUX21 CLBLM_R_X5Y44/CLBLM_L_C4 INT_L_X4Y42/WW2A2 INT_L_X4Y44/IMUX_L20 INT_L_X4Y44/IMUX_L28 INT_L_X4Y44/NE2END2 INT_R_X3Y42/IMUX21 INT_R_X3Y42/NL1BEG2 INT_R_X3Y42/WW2END2 INT_R_X3Y43/NE2BEG2 INT_R_X3Y43/NL1END2 INT_R_X3Y44/NE2A2 INT_R_X5Y42/IMUX12 INT_R_X5Y42/LOGIC_OUTS2 INT_R_X5Y42/NN2BEG2 INT_R_X5Y42/WW2BEG2 INT_R_X5Y43/NN2A2 INT_R_X5Y44/IMUX21 INT_R_X5Y44/NN2END2 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X4Y44/INT_L.NE2END2->>IMUX_L20 INT_L_X4Y44/INT_L.NE2END2->>IMUX_L28 INT_R_X3Y42/INT_R.WW2END2->>IMUX21 INT_R_X3Y42/INT_R.WW2END2->>NL1BEG2 INT_R_X3Y43/INT_R.NL1END2->>NE2BEG2 INT_R_X5Y42/INT_R.LOGIC_OUTS2->>IMUX12 INT_R_X5Y42/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X5Y42/INT_R.LOGIC_OUTS2->>WW2BEG2 INT_R_X5Y44/INT_R.NN2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[17] - 
wires: CLBLL_L_X4Y42/CLBLL_ER1BEG2 CLBLL_L_X4Y42/CLBLL_WW2END1 CLBLL_L_X4Y44/CLBLL_IMUX14 CLBLL_L_X4Y44/CLBLL_IMUX15 CLBLL_L_X4Y44/CLBLL_LL_B1 CLBLL_L_X4Y44/CLBLL_L_B1 CLBLM_R_X3Y42/CLBLM_ER1BEG2 CLBLM_R_X3Y42/CLBLM_IMUX19 CLBLM_R_X3Y42/CLBLM_L_B2 CLBLM_R_X3Y42/CLBLM_WW2END1 CLBLM_R_X5Y42/CLBLM_IMUX4 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y42/CLBLM_L_BQ CLBLM_R_X5Y42/CLBLM_M_A6 CLBLM_R_X5Y44/CLBLM_IMUX13 CLBLM_R_X5Y44/CLBLM_L_B6 INT_L_X4Y42/ER1END2 INT_L_X4Y42/NE2BEG2 INT_L_X4Y42/WW2A1 INT_L_X4Y43/NE2A2 INT_L_X4Y44/IMUX_L14 INT_L_X4Y44/IMUX_L15 INT_L_X4Y44/WR1END3 INT_R_X3Y42/ER1BEG2 INT_R_X3Y42/IMUX19 INT_R_X3Y42/WW2END1 INT_R_X5Y42/IMUX4 INT_R_X5Y42/LOGIC_OUTS1 INT_R_X5Y42/SL1END2 INT_R_X5Y42/WW2BEG1 INT_R_X5Y43/NE2END2 INT_R_X5Y43/NR1BEG2 INT_R_X5Y43/SL1BEG2 INT_R_X5Y44/IMUX13 INT_R_X5Y44/NR1END2 INT_R_X5Y44/WR1BEG3 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y42/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y42/INT_L.ER1END2->>NE2BEG2 INT_L_X4Y44/INT_L.WR1END3->>IMUX_L14 INT_L_X4Y44/INT_L.WR1END3->>IMUX_L15 INT_R_X3Y42/INT_R.WW2END1->>ER1BEG2 INT_R_X3Y42/INT_R.WW2END1->>IMUX19 INT_R_X5Y42/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X5Y42/INT_R.SL1END2->>IMUX4 INT_R_X5Y43/INT_R.NE2END2->>NR1BEG2 INT_R_X5Y43/INT_R.NE2END2->>SL1BEG2 INT_R_X5Y44/INT_R.NR1END2->>IMUX13 INT_R_X5Y44/INT_R.NR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[16] - 
wires: BRAM_INT_INTERFACE_L_X6Y41/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X6Y42/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X6Y44/INT_INTERFACE_WR1END3 BRAM_L_X6Y40/BRAM_NE2A2_2 BRAM_L_X6Y40/BRAM_WL1END1_1 BRAM_L_X6Y40/BRAM_WR1END3_4 CLBLL_L_X4Y42/CLBLL_WR1END3 CLBLL_L_X4Y44/CLBLL_IMUX13 CLBLL_L_X4Y44/CLBLL_IMUX27 CLBLL_L_X4Y44/CLBLL_LL_B4 CLBLL_L_X4Y44/CLBLL_L_B6 CLBLM_R_X3Y42/CLBLM_IMUX14 CLBLM_R_X3Y42/CLBLM_L_B1 CLBLM_R_X3Y42/CLBLM_WR1END3 CLBLM_R_X5Y41/CLBLM_IMUX43 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y41/CLBLM_L_CQ CLBLM_R_X5Y41/CLBLM_M_D6 CLBLM_R_X5Y41/CLBLM_WL1END1 CLBLM_R_X5Y42/CLBLM_NE2A2 CLBLM_R_X5Y44/CLBLM_IMUX14 CLBLM_R_X5Y44/CLBLM_L_B1 CLBLM_R_X5Y44/CLBLM_WR1END3 INT_L_X4Y42/NN2BEG2 INT_L_X4Y42/NW2END2 INT_L_X4Y42/WR1BEG3 INT_L_X4Y43/NN2A2 INT_L_X4Y44/IMUX_L13 INT_L_X4Y44/IMUX_L27 INT_L_X4Y44/NN2END2 INT_L_X6Y41/SL1END2 INT_L_X6Y41/WL1BEG1 INT_L_X6Y42/NE2END2 INT_L_X6Y42/NN2BEG2 INT_L_X6Y42/SL1BEG2 INT_L_X6Y43/NN2A2 INT_L_X6Y44/NN2END2 INT_L_X6Y44/WR1BEG3 INT_R_X3Y42/IMUX14 INT_R_X3Y42/WR1END3 INT_R_X5Y41/IMUX43 INT_R_X5Y41/LOGIC_OUTS2 INT_R_X5Y41/NE2BEG2 INT_R_X5Y41/NW2BEG2 INT_R_X5Y41/WL1END1 INT_R_X5Y42/NE2A2 INT_R_X5Y42/NW2A2 INT_R_X5Y44/IMUX14 INT_R_X5Y44/WR1END3 VBRK_X18Y43/VBRK_WL1END1 VBRK_X18Y44/VBRK_NE2A2 VBRK_X18Y46/VBRK_WR1END3 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X4Y42/INT_L.NW2END2->>NN2BEG2 INT_L_X4Y42/INT_L.NW2END2->>WR1BEG3 INT_L_X4Y44/INT_L.NN2END2->>IMUX_L13 INT_L_X4Y44/INT_L.NN2END2->>IMUX_L27 INT_L_X6Y41/INT_L.SL1END2->>WL1BEG1 INT_L_X6Y42/INT_L.NE2END2->>NN2BEG2 INT_L_X6Y42/INT_L.NE2END2->>SL1BEG2 INT_L_X6Y44/INT_L.NN2END2->>WR1BEG3 INT_R_X3Y42/INT_R.WR1END3->>IMUX14 INT_R_X5Y41/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X5Y41/INT_R.LOGIC_OUTS2->>NW2BEG2 INT_R_X5Y41/INT_R.WL1END1->>IMUX43 INT_R_X5Y44/INT_R.WR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[15] - 
wires: CLBLL_L_X4Y41/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y41/CLBLL_L_AQ CLBLL_L_X4Y42/CLBLL_NW2A0 CLBLL_L_X4Y43/CLBLL_NE2A0 CLBLL_L_X4Y44/CLBLL_IMUX16 CLBLL_L_X4Y44/CLBLL_IMUX24 CLBLL_L_X4Y44/CLBLL_LL_B5 CLBLL_L_X4Y44/CLBLL_L_B3 CLBLM_R_X3Y42/CLBLM_IMUX16 CLBLM_R_X3Y42/CLBLM_L_B3 CLBLM_R_X3Y42/CLBLM_NW2A0 CLBLM_R_X3Y43/CLBLM_NE2A0 CLBLM_R_X5Y41/CLBLM_IMUX35 CLBLM_R_X5Y41/CLBLM_M_C6 CLBLM_R_X5Y44/CLBLM_IMUX19 CLBLM_R_X5Y44/CLBLM_L_B2 INT_L_X4Y41/ER1BEG1 INT_L_X4Y41/LOGIC_OUTS_L0 INT_L_X4Y41/NW2BEG0 INT_L_X4Y42/NE2END_S3_0 INT_L_X4Y42/NW2A0 INT_L_X4Y43/NE2END0 INT_L_X4Y43/NR1BEG0 INT_L_X4Y44/IMUX_L16 INT_L_X4Y44/IMUX_L24 INT_L_X4Y44/NR1END0 INT_R_X3Y41/NW2END_S0_0 INT_R_X3Y42/IMUX16 INT_R_X3Y42/NE2BEG0 INT_R_X3Y42/NW2END0 INT_R_X3Y43/NE2A0 INT_R_X5Y41/ER1END1 INT_R_X5Y41/IMUX35 INT_R_X5Y41/NR1BEG1 INT_R_X5Y42/NN2BEG1 INT_R_X5Y42/NR1END1 INT_R_X5Y43/NN2A1 INT_R_X5Y44/IMUX19 INT_R_X5Y44/NN2END1 
pips: CLBLL_L_X4Y41/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X4Y41/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X4Y41/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X4Y43/INT_L.NE2END0->>NR1BEG0 INT_L_X4Y44/INT_L.NR1END0->>IMUX_L16 INT_L_X4Y44/INT_L.NR1END0->>IMUX_L24 INT_R_X3Y42/INT_R.NW2END0->>IMUX16 INT_R_X3Y42/INT_R.NW2END0->>NE2BEG0 INT_R_X5Y41/INT_R.ER1END1->>IMUX35 INT_R_X5Y41/INT_R.ER1END1->>NR1BEG1 INT_R_X5Y42/INT_R.NR1END1->>NN2BEG1 INT_R_X5Y44/INT_R.NN2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[14] - 
wires: CLBLL_L_X4Y42/CLBLL_NW2A1 CLBLL_L_X4Y44/CLBLL_IMUX10 CLBLL_L_X4Y44/CLBLL_IMUX11 CLBLL_L_X4Y44/CLBLL_LL_A4 CLBLL_L_X4Y44/CLBLL_L_A4 CLBLM_R_X3Y42/CLBLM_IMUX10 CLBLM_R_X3Y42/CLBLM_L_A4 CLBLM_R_X3Y42/CLBLM_NW2A1 CLBLM_R_X5Y41/CLBLM_IMUX12 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y41/CLBLM_L_BQ CLBLM_R_X5Y41/CLBLM_M_B6 CLBLM_R_X5Y44/CLBLM_IMUX0 CLBLM_R_X5Y44/CLBLM_L_A3 INT_L_X4Y40/ER1BEG2 INT_L_X4Y40/SW2END1 INT_L_X4Y41/NN2BEG1 INT_L_X4Y41/NW2BEG1 INT_L_X4Y41/WL1END0 INT_L_X4Y42/NN2A1 INT_L_X4Y42/NW2A1 INT_L_X4Y43/NN2END1 INT_L_X4Y43/NR1BEG1 INT_L_X4Y44/EL1BEG0 INT_L_X4Y44/IMUX_L10 INT_L_X4Y44/IMUX_L11 INT_L_X4Y44/NR1END1 INT_R_X3Y42/IMUX10 INT_R_X3Y42/NW2END1 INT_R_X5Y40/ER1END2 INT_R_X5Y40/NR1BEG2 INT_R_X5Y40/SW2A1 INT_R_X5Y41/IMUX12 INT_R_X5Y41/LOGIC_OUTS1 INT_R_X5Y41/NR1END2 INT_R_X5Y41/SW2BEG1 INT_R_X5Y41/WL1BEG0 INT_R_X5Y43/EL1END_S3_0 INT_R_X5Y44/EL1END0 INT_R_X5Y44/IMUX0 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X4Y40/INT_L.SW2END1->>ER1BEG2 INT_L_X4Y41/INT_L.WL1END0->>NN2BEG1 INT_L_X4Y41/INT_L.WL1END0->>NW2BEG1 INT_L_X4Y43/INT_L.NN2END1->>NR1BEG1 INT_L_X4Y44/INT_L.NR1END1->>EL1BEG0 INT_L_X4Y44/INT_L.NR1END1->>IMUX_L10 INT_L_X4Y44/INT_L.NR1END1->>IMUX_L11 INT_R_X3Y42/INT_R.NW2END1->>IMUX10 INT_R_X5Y40/INT_R.ER1END2->>NR1BEG2 INT_R_X5Y41/INT_R.LOGIC_OUTS1->>SW2BEG1 INT_R_X5Y41/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X5Y41/INT_R.NR1END2->>IMUX12 INT_R_X5Y44/INT_R.EL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[13] - 
wires: CLBLL_L_X4Y41/CLBLL_WL1END2 CLBLL_L_X4Y43/CLBLL_NE2A2 CLBLL_L_X4Y44/CLBLL_IMUX4 CLBLL_L_X4Y44/CLBLL_IMUX5 CLBLL_L_X4Y44/CLBLL_LL_A6 CLBLL_L_X4Y44/CLBLL_L_A6 CLBLM_R_X3Y41/CLBLM_WL1END2 CLBLM_R_X3Y42/CLBLM_IMUX3 CLBLM_R_X3Y42/CLBLM_L_A2 CLBLM_R_X3Y43/CLBLM_NE2A2 CLBLM_R_X5Y41/CLBLM_IMUX4 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y41/CLBLM_L_AQ CLBLM_R_X5Y41/CLBLM_M_A6 CLBLM_R_X5Y44/CLBLM_IMUX5 CLBLM_R_X5Y44/CLBLM_L_A6 INT_L_X4Y41/NW2END_S0_0 INT_L_X4Y41/WL1BEG2 INT_L_X4Y42/NW2END0 INT_L_X4Y43/NE2BEG2 INT_L_X4Y43/NE2END2 INT_L_X4Y43/NR1BEG2 INT_L_X4Y44/IMUX_L4 INT_L_X4Y44/IMUX_L5 INT_L_X4Y44/NE2A2 INT_L_X4Y44/NR1END2 INT_R_X3Y41/NL1BEG2 INT_R_X3Y41/WL1END2 INT_R_X3Y42/IMUX3 INT_R_X3Y42/NE2BEG2 INT_R_X3Y42/NL1END2 INT_R_X3Y43/NE2A2 INT_R_X5Y41/BYP_ALT0 INT_R_X5Y41/BYP_BOUNCE0 INT_R_X5Y41/IMUX4 INT_R_X5Y41/LOGIC_OUTS0 INT_R_X5Y41/NW2BEG0 INT_R_X5Y42/NW2A0 INT_R_X5Y44/IMUX5 INT_R_X5Y44/NE2END2 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y41/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y41/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X4Y43/INT_L.NE2END2->>NE2BEG2 INT_L_X4Y43/INT_L.NE2END2->>NR1BEG2 INT_L_X4Y44/INT_L.NR1END2->>IMUX_L4 INT_L_X4Y44/INT_L.NR1END2->>IMUX_L5 INT_R_X3Y41/INT_R.WL1END2->>NL1BEG2 INT_R_X3Y42/INT_R.NL1END2->>IMUX3 INT_R_X3Y42/INT_R.NL1END2->>NE2BEG2 INT_R_X5Y41/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y41/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X5Y41/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X5Y41/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X5Y44/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[12] - 
wires: CLBLL_L_X4Y42/CLBLL_WW2END0 CLBLL_L_X4Y44/CLBLL_IMUX2 CLBLL_L_X4Y44/CLBLL_IMUX3 CLBLL_L_X4Y44/CLBLL_LL_A2 CLBLL_L_X4Y44/CLBLL_L_A2 CLBLM_R_X3Y42/CLBLM_IMUX9 CLBLM_R_X3Y42/CLBLM_L_A5 CLBLM_R_X3Y42/CLBLM_WW2END0 CLBLM_R_X5Y40/CLBLM_IMUX43 CLBLM_R_X5Y40/CLBLM_M_D6 CLBLM_R_X5Y42/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y42/CLBLM_L_AQ CLBLM_R_X5Y44/CLBLM_IMUX9 CLBLM_R_X5Y44/CLBLM_L_A5 INT_L_X4Y42/WW2A0 INT_L_X4Y44/IMUX_L2 INT_L_X4Y44/IMUX_L3 INT_L_X4Y44/WR1END1 INT_R_X3Y42/IMUX9 INT_R_X3Y42/WW2END0 INT_R_X5Y40/IMUX43 INT_R_X5Y40/SR1END1 INT_R_X5Y41/SL1END0 INT_R_X5Y41/SR1BEG1 INT_R_X5Y42/LOGIC_OUTS0 INT_R_X5Y42/NR1BEG0 INT_R_X5Y42/SL1BEG0 INT_R_X5Y42/WW2BEG0 INT_R_X5Y43/NR1BEG0 INT_R_X5Y43/NR1END0 INT_R_X5Y44/IMUX9 INT_R_X5Y44/NR1END0 INT_R_X5Y44/WR1BEG1 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y44/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X3Y42/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y42/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y44/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X4Y44/INT_L.WR1END1->>IMUX_L2 INT_L_X4Y44/INT_L.WR1END1->>IMUX_L3 INT_R_X3Y42/INT_R.WW2END0->>IMUX9 INT_R_X5Y40/INT_R.SR1END1->>IMUX43 INT_R_X5Y41/INT_R.SL1END0->>SR1BEG1 INT_R_X5Y42/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y42/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X5Y42/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X5Y43/INT_R.NR1END0->>NR1BEG0 INT_R_X5Y44/INT_R.NR1END0->>IMUX9 INT_R_X5Y44/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[11] - 
wires: CLBLL_L_X4Y40/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y40/CLBLL_L_AQ CLBLL_L_X4Y41/CLBLL_NW2A0 CLBLL_L_X4Y43/CLBLL_IMUX40 CLBLL_L_X4Y43/CLBLL_IMUX41 CLBLL_L_X4Y43/CLBLL_LL_D1 CLBLL_L_X4Y43/CLBLL_L_D1 CLBLM_R_X3Y41/CLBLM_IMUX37 CLBLM_R_X3Y41/CLBLM_L_D4 CLBLM_R_X3Y41/CLBLM_NW2A0 CLBLM_R_X5Y40/CLBLM_IMUX35 CLBLM_R_X5Y40/CLBLM_M_C6 CLBLM_R_X5Y43/CLBLM_IMUX37 CLBLM_R_X5Y43/CLBLM_L_D4 INT_L_X4Y40/ER1BEG1 INT_L_X4Y40/LOGIC_OUTS_L0 INT_L_X4Y40/NN2BEG0 INT_L_X4Y40/NW2BEG0 INT_L_X4Y41/NN2A0 INT_L_X4Y41/NN2END_S2_0 INT_L_X4Y41/NW2A0 INT_L_X4Y42/NE2BEG0 INT_L_X4Y42/NN2END0 INT_L_X4Y42/NR1BEG0 INT_L_X4Y43/IMUX_L40 INT_L_X4Y43/IMUX_L41 INT_L_X4Y43/NE2A0 INT_L_X4Y43/NR1END0 INT_R_X3Y40/NW2END_S0_0 INT_R_X3Y41/IMUX37 INT_R_X3Y41/NL1BEG_N3 INT_R_X3Y41/NW2END0 INT_R_X5Y40/ER1END1 INT_R_X5Y40/IMUX35 INT_R_X5Y42/NE2END_S3_0 INT_R_X5Y43/IMUX37 INT_R_X5Y43/NE2END0 INT_R_X5Y43/NL1BEG_N3 
pips: CLBLL_L_X4Y40/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X4Y40/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X4Y40/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X4Y40/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X4Y42/INT_L.NN2END0->>NE2BEG0 INT_L_X4Y42/INT_L.NN2END0->>NR1BEG0 INT_L_X4Y43/INT_L.NR1END0->>IMUX_L40 INT_L_X4Y43/INT_L.NR1END0->>IMUX_L41 INT_R_X3Y41/INT_R.NL1BEG_N3->>IMUX37 INT_R_X3Y41/INT_R.NW2END0->>NL1BEG_N3 INT_R_X5Y40/INT_R.ER1END1->>IMUX35 INT_R_X5Y43/INT_R.NE2END0->>NL1BEG_N3 INT_R_X5Y43/INT_R.NL1BEG_N3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[10] - 
wires: CLBLL_L_X4Y40/CLBLL_WL1END2 CLBLL_L_X4Y43/CLBLL_IMUX42 CLBLL_L_X4Y43/CLBLL_IMUX47 CLBLL_L_X4Y43/CLBLL_LL_D5 CLBLL_L_X4Y43/CLBLL_L_D6 CLBLL_L_X4Y43/CLBLL_NE2A1 CLBLM_R_X3Y40/CLBLM_WL1END2 CLBLM_R_X3Y41/CLBLM_IMUX36 CLBLM_R_X3Y41/CLBLM_L_D2 CLBLM_R_X3Y43/CLBLM_NE2A1 CLBLM_R_X5Y40/CLBLM_IMUX12 CLBLM_R_X5Y40/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y40/CLBLM_L_AQ CLBLM_R_X5Y40/CLBLM_M_B6 CLBLM_R_X5Y43/CLBLM_IMUX46 CLBLM_R_X5Y43/CLBLM_L_D5 INT_L_X4Y40/NW2END_S0_0 INT_L_X4Y40/WL1BEG2 INT_L_X4Y41/NW2END0 INT_L_X4Y43/EL1BEG3 INT_L_X4Y43/IMUX_L42 INT_L_X4Y43/IMUX_L47 INT_L_X4Y43/NE2END1 INT_L_X4Y43/NL1BEG0 INT_L_X4Y43/NL1END_S3_0 INT_L_X4Y44/EL1BEG_N3 INT_L_X4Y44/NL1END0 INT_R_X3Y40/NL1BEG2 INT_R_X3Y40/WL1END2 INT_R_X3Y41/IMUX36 INT_R_X3Y41/NL1BEG1 INT_R_X3Y41/NL1END2 INT_R_X3Y42/NE2BEG1 INT_R_X3Y42/NL1END1 INT_R_X3Y43/NE2A1 INT_R_X5Y40/BYP_ALT0 INT_R_X5Y40/BYP_BOUNCE0 INT_R_X5Y40/IMUX12 INT_R_X5Y40/LOGIC_OUTS0 INT_R_X5Y40/NW2BEG0 INT_R_X5Y41/NW2A0 INT_R_X5Y43/EL1END3 INT_R_X5Y43/IMUX46 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y40/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X4Y40/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X4Y43/INT_L.NE2END1->>IMUX_L42 INT_L_X4Y43/INT_L.NE2END1->>NL1BEG0 INT_L_X4Y43/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X4Y44/INT_L.NL1END0->>EL1BEG_N3 INT_R_X3Y40/INT_R.WL1END2->>NL1BEG2 INT_R_X3Y41/INT_R.NL1END2->>IMUX36 INT_R_X3Y41/INT_R.NL1END2->>NL1BEG1 INT_R_X3Y42/INT_R.NL1END1->>NE2BEG1 INT_R_X5Y40/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y40/INT_R.BYP_BOUNCE0->>IMUX12 INT_R_X5Y40/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X5Y40/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X5Y43/INT_R.EL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[9] - 
wires: CLBLL_L_X4Y41/CLBLL_WL1END0 CLBLL_L_X4Y43/CLBLL_IMUX36 CLBLL_L_X4Y43/CLBLL_IMUX43 CLBLL_L_X4Y43/CLBLL_LL_D6 CLBLL_L_X4Y43/CLBLL_L_D2 CLBLM_R_X3Y41/CLBLM_IMUX41 CLBLM_R_X3Y41/CLBLM_L_D1 CLBLM_R_X3Y41/CLBLM_WL1END0 CLBLM_R_X5Y40/CLBLM_IMUX4 CLBLM_R_X5Y40/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y40/CLBLM_L_CQ CLBLM_R_X5Y40/CLBLM_M_A6 CLBLM_R_X5Y43/CLBLM_IMUX41 CLBLM_R_X5Y43/CLBLM_L_D1 INT_L_X4Y41/WL1BEG0 INT_L_X4Y41/WR1END2 INT_L_X4Y43/IMUX_L36 INT_L_X4Y43/IMUX_L43 INT_L_X4Y43/WR1END2 INT_R_X3Y41/IMUX41 INT_R_X3Y41/WL1END0 INT_R_X5Y40/IMUX4 INT_R_X5Y40/LOGIC_OUTS2 INT_R_X5Y40/NL1BEG1 INT_R_X5Y41/NL1END1 INT_R_X5Y41/NN2BEG1 INT_R_X5Y41/WR1BEG2 INT_R_X5Y42/NN2A1 INT_R_X5Y43/IMUX41 INT_R_X5Y43/NN2END1 INT_R_X5Y43/WR1BEG2 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y40/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X4Y41/INT_L.WR1END2->>WL1BEG0 INT_L_X4Y43/INT_L.WR1END2->>IMUX_L36 INT_L_X4Y43/INT_L.WR1END2->>IMUX_L43 INT_R_X3Y41/INT_R.WL1END0->>IMUX41 INT_R_X5Y40/INT_R.LOGIC_OUTS2->>IMUX4 INT_R_X5Y40/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X5Y41/INT_R.NL1END1->>NN2BEG1 INT_R_X5Y41/INT_R.NL1END1->>WR1BEG2 INT_R_X5Y43/INT_R.NN2END1->>IMUX41 INT_R_X5Y43/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[8] - 
wires: CLBLL_L_X4Y39/CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y39/CLBLL_L_BQ CLBLL_L_X4Y41/CLBLL_WR1END2 CLBLL_L_X4Y43/CLBLL_IMUX28 CLBLL_L_X4Y43/CLBLL_IMUX33 CLBLL_L_X4Y43/CLBLL_LL_C4 CLBLL_L_X4Y43/CLBLL_L_C1 CLBLM_R_X3Y41/CLBLM_IMUX20 CLBLM_R_X3Y41/CLBLM_L_C2 CLBLM_R_X3Y41/CLBLM_WR1END2 CLBLM_R_X5Y39/CLBLM_IMUX43 CLBLM_R_X5Y39/CLBLM_M_D6 CLBLM_R_X5Y43/CLBLM_IMUX34 CLBLM_R_X5Y43/CLBLM_L_C6 INT_L_X4Y39/LOGIC_OUTS_L1 INT_L_X4Y39/NE2BEG1 INT_L_X4Y39/NN2BEG1 INT_L_X4Y40/NE2A1 INT_L_X4Y40/NN2A1 INT_L_X4Y41/NN2END1 INT_L_X4Y41/WR1BEG2 INT_L_X4Y43/IMUX_L28 INT_L_X4Y43/IMUX_L33 INT_L_X4Y43/NW2END1 INT_L_X4Y43/SR1END1 INT_L_X4Y44/NW2END1 INT_L_X4Y44/SR1BEG1 INT_R_X3Y41/IMUX20 INT_R_X3Y41/WR1END2 INT_R_X5Y39/IMUX43 INT_R_X5Y39/SS2END1 INT_R_X5Y40/NE2END1 INT_R_X5Y40/NN2BEG1 INT_R_X5Y40/SS2A1 INT_R_X5Y41/NN2A1 INT_R_X5Y41/SR1END1 INT_R_X5Y41/SS2BEG1 INT_R_X5Y42/NN2END1 INT_R_X5Y42/NR1BEG1 INT_R_X5Y42/NW2BEG1 INT_R_X5Y42/SR1BEG1 INT_R_X5Y43/IMUX34 INT_R_X5Y43/NR1END1 INT_R_X5Y43/NW2A1 INT_R_X5Y43/NW2BEG1 INT_R_X5Y44/NW2A1 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X4Y39/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X4Y39/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X4Y41/INT_L.NN2END1->>WR1BEG2 INT_L_X4Y43/INT_L.NW2END1->>IMUX_L33 INT_L_X4Y43/INT_L.SR1END1->>IMUX_L28 INT_L_X4Y44/INT_L.NW2END1->>SR1BEG1 INT_R_X3Y41/INT_R.WR1END2->>IMUX20 INT_R_X5Y39/INT_R.SS2END1->>IMUX43 INT_R_X5Y40/INT_R.NE2END1->>NN2BEG1 INT_R_X5Y41/INT_R.SR1END1->>SS2BEG1 INT_R_X5Y42/INT_R.NN2END1->>NR1BEG1 INT_R_X5Y42/INT_R.NN2END1->>NW2BEG1 INT_R_X5Y42/INT_R.NN2END1->>SR1BEG1 INT_R_X5Y43/INT_R.NR1END1->>IMUX34 INT_R_X5Y43/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[7] - 
wires: CLBLL_L_X4Y41/CLBLL_NW2A1 CLBLL_L_X4Y43/CLBLL_EL1BEG3 CLBLL_L_X4Y43/CLBLL_IMUX22 CLBLL_L_X4Y43/CLBLL_IMUX23 CLBLL_L_X4Y43/CLBLL_LL_C3 CLBLL_L_X4Y43/CLBLL_L_C3 CLBLM_R_X3Y41/CLBLM_IMUX34 CLBLM_R_X3Y41/CLBLM_L_C6 CLBLM_R_X3Y41/CLBLM_NW2A1 CLBLM_R_X3Y43/CLBLM_EL1BEG3 CLBLM_R_X5Y39/CLBLM_IMUX35 CLBLM_R_X5Y39/CLBLM_M_C6 CLBLM_R_X5Y40/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y40/CLBLM_L_BQ CLBLM_R_X5Y43/CLBLM_IMUX20 CLBLM_R_X5Y43/CLBLM_L_C2 INT_L_X4Y40/NW2BEG1 INT_L_X4Y40/WL1END0 INT_L_X4Y41/NW2A1 INT_L_X4Y43/EL1BEG2 INT_L_X4Y43/EL1END3 INT_L_X4Y43/IMUX_L22 INT_L_X4Y43/IMUX_L23 INT_R_X3Y41/IMUX34 INT_R_X3Y41/NL1BEG0 INT_R_X3Y41/NL1END_S3_0 INT_R_X3Y41/NW2END1 INT_R_X3Y42/NL1END0 INT_R_X3Y42/NN2BEG0 INT_R_X3Y43/EL1BEG3 INT_R_X3Y43/NN2A0 INT_R_X3Y43/NN2END_S2_0 INT_R_X3Y44/EL1BEG_N3 INT_R_X3Y44/NN2END0 INT_R_X5Y39/IMUX35 INT_R_X5Y39/SL1END1 INT_R_X5Y40/LOGIC_OUTS1 INT_R_X5Y40/SL1BEG1 INT_R_X5Y40/WL1BEG0 INT_R_X5Y43/EL1END2 INT_R_X5Y43/IMUX20 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y40/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X4Y40/INT_L.WL1END0->>NW2BEG1 INT_L_X4Y43/INT_L.EL1END3->>EL1BEG2 INT_L_X4Y43/INT_L.EL1END3->>IMUX_L22 INT_L_X4Y43/INT_L.EL1END3->>IMUX_L23 INT_R_X3Y41/INT_R.NW2END1->>IMUX34 INT_R_X3Y41/INT_R.NW2END1->>NL1BEG0 INT_R_X3Y42/INT_R.NL1END0->>NN2BEG0 INT_R_X3Y44/INT_R.NN2END0->>EL1BEG_N3 INT_R_X5Y39/INT_R.SL1END1->>IMUX35 INT_R_X5Y40/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X5Y40/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X5Y43/INT_R.EL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[6] - 
wires: CLBLL_L_X4Y41/CLBLL_WW2END2 CLBLL_L_X4Y43/CLBLL_IMUX31 CLBLL_L_X4Y43/CLBLL_IMUX34 CLBLL_L_X4Y43/CLBLL_LL_C5 CLBLL_L_X4Y43/CLBLL_L_C6 CLBLM_R_X3Y41/CLBLM_IMUX21 CLBLM_R_X3Y41/CLBLM_L_C4 CLBLM_R_X3Y41/CLBLM_WW2END2 CLBLM_R_X5Y39/CLBLM_IMUX12 CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y39/CLBLM_L_DQ CLBLM_R_X5Y39/CLBLM_M_B6 CLBLM_R_X5Y43/CLBLM_IMUX23 CLBLM_R_X5Y43/CLBLM_L_C3 INT_L_X4Y41/WW2A2 INT_L_X4Y43/IMUX_L31 INT_L_X4Y43/IMUX_L34 INT_L_X4Y43/SR1BEG_S0 INT_L_X4Y43/WR1END_S1_0 INT_L_X4Y44/WR1END0 INT_R_X3Y41/IMUX21 INT_R_X3Y41/WW2END2 INT_R_X5Y39/FAN_ALT1 INT_R_X5Y39/FAN_ALT3 INT_R_X5Y39/FAN_BOUNCE1 INT_R_X5Y39/FAN_BOUNCE3 INT_R_X5Y39/IMUX12 INT_R_X5Y39/LOGIC_OUTS3 INT_R_X5Y39/NN2BEG3 INT_R_X5Y40/NN2A3 INT_R_X5Y41/NN2BEG3 INT_R_X5Y41/NN2END3 INT_R_X5Y41/WW2BEG2 INT_R_X5Y42/NN2A3 INT_R_X5Y43/IMUX23 INT_R_X5Y43/NN2END3 INT_R_X5Y43/WR1BEG_S0 INT_R_X5Y44/WR1BEG0 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X4Y43/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X4Y43/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X4Y43/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X3Y41/INT_R.WW2END2->>IMUX21 INT_R_X5Y39/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y39/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y39/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X5Y39/INT_R.FAN_BOUNCE3->>FAN_ALT1 INT_R_X5Y39/INT_R.LOGIC_OUTS3->>FAN_ALT3 INT_R_X5Y39/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X5Y41/INT_R.NN2END3->>NN2BEG3 INT_R_X5Y41/INT_R.NN2END3->>WW2BEG2 INT_R_X5Y43/INT_R.NN2END3->>IMUX23 INT_R_X5Y43/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[5] - 
wires: CLBLL_L_X4Y41/CLBLL_WW2END1 CLBLL_L_X4Y43/CLBLL_IMUX14 CLBLL_L_X4Y43/CLBLL_IMUX15 CLBLL_L_X4Y43/CLBLL_LL_B1 CLBLL_L_X4Y43/CLBLL_L_B1 CLBLM_R_X3Y41/CLBLM_IMUX19 CLBLM_R_X3Y41/CLBLM_L_B2 CLBLM_R_X3Y41/CLBLM_WW2END1 CLBLM_R_X5Y39/CLBLM_IMUX4 CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y39/CLBLM_L_CQ CLBLM_R_X5Y39/CLBLM_M_A6 CLBLM_R_X5Y43/CLBLM_IMUX13 CLBLM_R_X5Y43/CLBLM_L_B6 INT_L_X4Y41/WW2A1 INT_L_X4Y43/IMUX_L14 INT_L_X4Y43/IMUX_L15 INT_L_X4Y43/WR1END3 INT_R_X3Y41/IMUX19 INT_R_X3Y41/WW2END1 INT_R_X5Y39/IMUX4 INT_R_X5Y39/LOGIC_OUTS2 INT_R_X5Y39/NN2BEG2 INT_R_X5Y40/NN2A2 INT_R_X5Y41/NN2BEG2 INT_R_X5Y41/NN2END2 INT_R_X5Y41/WW2BEG1 INT_R_X5Y42/NN2A2 INT_R_X5Y43/IMUX13 INT_R_X5Y43/NN2END2 INT_R_X5Y43/WR1BEG3 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X4Y43/INT_L.WR1END3->>IMUX_L14 INT_L_X4Y43/INT_L.WR1END3->>IMUX_L15 INT_R_X3Y41/INT_R.WW2END1->>IMUX19 INT_R_X5Y39/INT_R.LOGIC_OUTS2->>IMUX4 INT_R_X5Y39/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X5Y41/INT_R.NN2END2->>NN2BEG2 INT_R_X5Y41/INT_R.NN2END2->>WW2BEG1 INT_R_X5Y43/INT_R.NN2END2->>IMUX13 INT_R_X5Y43/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[4] - 
wires: CLBLL_L_X4Y41/CLBLL_WW2END0 CLBLL_L_X4Y43/CLBLL_EL1BEG0 CLBLL_L_X4Y43/CLBLL_IMUX16 CLBLL_L_X4Y43/CLBLL_IMUX24 CLBLL_L_X4Y43/CLBLL_LL_B5 CLBLL_L_X4Y43/CLBLL_L_B3 CLBLM_R_X3Y41/CLBLM_IMUX25 CLBLM_R_X3Y41/CLBLM_L_B5 CLBLM_R_X3Y41/CLBLM_WW2END0 CLBLM_R_X3Y43/CLBLM_EL1BEG0 CLBLM_R_X5Y38/CLBLM_IMUX43 CLBLM_R_X5Y38/CLBLM_M_D6 CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y39/CLBLM_L_BQ CLBLM_R_X5Y43/CLBLM_IMUX19 CLBLM_R_X5Y43/CLBLM_L_B2 INT_L_X4Y41/WW2A0 INT_L_X4Y42/EL1END_S3_0 INT_L_X4Y43/EL1END0 INT_L_X4Y43/ER1BEG1 INT_L_X4Y43/IMUX_L16 INT_L_X4Y43/IMUX_L24 INT_R_X3Y41/IMUX25 INT_R_X3Y41/NN2BEG1 INT_R_X3Y41/WW2END0 INT_R_X3Y42/NN2A1 INT_R_X3Y43/EL1BEG0 INT_R_X3Y43/NN2END1 INT_R_X5Y38/IMUX43 INT_R_X5Y38/SL1END1 INT_R_X5Y39/LOGIC_OUTS1 INT_R_X5Y39/NN2BEG1 INT_R_X5Y39/SL1BEG1 INT_R_X5Y40/NN2A1 INT_R_X5Y41/NN2END1 INT_R_X5Y41/WW2BEG0 INT_R_X5Y43/ER1END1 INT_R_X5Y43/IMUX19 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y38/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X4Y43/INT_L.EL1END0->>ER1BEG1 INT_L_X4Y43/INT_L.EL1END0->>IMUX_L16 INT_L_X4Y43/INT_L.EL1END0->>IMUX_L24 INT_R_X3Y41/INT_R.WW2END0->>IMUX25 INT_R_X3Y41/INT_R.WW2END0->>NN2BEG1 INT_R_X3Y43/INT_R.NN2END1->>EL1BEG0 INT_R_X5Y38/INT_R.SL1END1->>IMUX43 INT_R_X5Y39/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X5Y39/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X5Y41/INT_R.NN2END1->>WW2BEG0 INT_R_X5Y43/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[3] - 
wires: CLBLL_L_X4Y39/CLBLL_WW2END0 CLBLL_L_X4Y43/CLBLL_IMUX18 CLBLL_L_X4Y43/CLBLL_IMUX19 CLBLL_L_X4Y43/CLBLL_LL_B2 CLBLL_L_X4Y43/CLBLL_L_B2 CLBLM_R_X3Y39/CLBLM_WW2END0 CLBLM_R_X3Y41/CLBLM_IMUX16 CLBLM_R_X3Y41/CLBLM_L_B3 CLBLM_R_X5Y38/CLBLM_IMUX35 CLBLM_R_X5Y38/CLBLM_M_C6 CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y39/CLBLM_L_AQ CLBLM_R_X5Y43/CLBLM_IMUX16 CLBLM_R_X5Y43/CLBLM_L_B3 INT_L_X4Y39/WW2A0 INT_L_X4Y43/IMUX_L18 INT_L_X4Y43/IMUX_L19 INT_L_X4Y43/WR1END1 INT_R_X3Y39/NL1BEG0 INT_R_X3Y39/NL1END_S3_0 INT_R_X3Y39/WW2END0 INT_R_X3Y40/NL1END0 INT_R_X3Y40/NR1BEG0 INT_R_X3Y41/IMUX16 INT_R_X3Y41/NR1END0 INT_R_X5Y38/IMUX35 INT_R_X5Y38/SR1END1 INT_R_X5Y39/LOGIC_OUTS0 INT_R_X5Y39/NN2BEG0 INT_R_X5Y39/SR1BEG1 INT_R_X5Y39/WW2BEG0 INT_R_X5Y40/NN2A0 INT_R_X5Y40/NN2END_S2_0 INT_R_X5Y41/NN2BEG0 INT_R_X5Y41/NN2END0 INT_R_X5Y42/NN2A0 INT_R_X5Y42/NN2END_S2_0 INT_R_X5Y43/IMUX16 INT_R_X5Y43/NN2END0 INT_R_X5Y43/WR1BEG1 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y38/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y39/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X4Y43/INT_L.WR1END1->>IMUX_L18 INT_L_X4Y43/INT_L.WR1END1->>IMUX_L19 INT_R_X3Y39/INT_R.WW2END0->>NL1BEG0 INT_R_X3Y40/INT_R.NL1END0->>NR1BEG0 INT_R_X3Y41/INT_R.NR1END0->>IMUX16 INT_R_X5Y38/INT_R.SR1END1->>IMUX35 INT_R_X5Y39/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X5Y39/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X5Y39/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X5Y41/INT_R.NN2END0->>NN2BEG0 INT_R_X5Y43/INT_R.NN2END0->>IMUX16 INT_R_X5Y43/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg_n_0_[2] - 
wires: CLBLL_L_X4Y38/CLBLL_SE2A3 CLBLL_L_X4Y41/CLBLL_WW2END3 CLBLL_L_X4Y43/CLBLL_IMUX6 CLBLL_L_X4Y43/CLBLL_IMUX7 CLBLL_L_X4Y43/CLBLL_LL_A1 CLBLL_L_X4Y43/CLBLL_L_A1 CLBLL_L_X4Y43/CLBLL_NE2A3 CLBLM_R_X3Y38/CLBLM_SE2A3 CLBLM_R_X3Y41/CLBLM_IMUX9 CLBLM_R_X3Y41/CLBLM_L_A5 CLBLM_R_X3Y41/CLBLM_WW2END3 CLBLM_R_X3Y43/CLBLM_NE2A3 CLBLM_R_X5Y38/CLBLM_IMUX12 CLBLM_R_X5Y38/CLBLM_M_B6 CLBLM_R_X5Y41/CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y41/CLBLM_L_DQ CLBLM_R_X5Y43/CLBLM_IMUX10 CLBLM_R_X5Y43/CLBLM_L_A4 INT_L_X4Y38/EL1BEG2 INT_L_X4Y38/SE2END3 INT_L_X4Y41/WW2A3 INT_L_X4Y43/IMUX_L6 INT_L_X4Y43/IMUX_L7 INT_L_X4Y43/NE2END3 INT_R_X3Y38/SE2A3 INT_R_X3Y39/SE2BEG3 INT_R_X3Y39/SS2END3 INT_R_X3Y40/SS2A3 INT_R_X3Y40/SS2END_N0_3 INT_R_X3Y41/IMUX9 INT_R_X3Y41/SR1BEG_S0 INT_R_X3Y41/SS2BEG3 INT_R_X3Y41/WW2END3 INT_R_X3Y42/NE2BEG3 INT_R_X3Y42/NL1BEG_N3 INT_R_X3Y42/WW2END_N0_3 INT_R_X3Y43/NE2A3 INT_R_X5Y38/EL1END2 INT_R_X5Y38/IMUX12 INT_R_X5Y41/LOGIC_OUTS3 INT_R_X5Y41/NL1BEG2 INT_R_X5Y41/WW2BEG3 INT_R_X5Y42/NL1BEG1 INT_R_X5Y42/NL1END2 INT_R_X5Y43/IMUX10 INT_R_X5Y43/NL1END1 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y38/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y41/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X4Y38/INT_L.SE2END3->>EL1BEG2 INT_L_X4Y43/INT_L.NE2END3->>IMUX_L6 INT_L_X4Y43/INT_L.NE2END3->>IMUX_L7 INT_R_X3Y39/INT_R.SS2END3->>SE2BEG3 INT_R_X3Y41/INT_R.SR1BEG_S0->>IMUX9 INT_R_X3Y41/INT_R.WW2END3->>SR1BEG_S0 INT_R_X3Y41/INT_R.WW2END3->>SS2BEG3 INT_R_X3Y42/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X3Y42/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X5Y38/INT_R.EL1END2->>IMUX12 INT_R_X5Y41/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X5Y41/INT_R.LOGIC_OUTS3->>WW2BEG3 INT_R_X5Y42/INT_R.NL1END2->>NL1BEG1 INT_R_X5Y43/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd_reg_n_0_[1] - 
wires: CLBLL_L_X4Y39/CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y39/CLBLL_L_AQ CLBLL_L_X4Y41/CLBLL_WR1END1 CLBLL_L_X4Y43/CLBLL_IMUX0 CLBLL_L_X4Y43/CLBLL_IMUX8 CLBLL_L_X4Y43/CLBLL_LL_A5 CLBLL_L_X4Y43/CLBLL_L_A3 CLBLM_R_X3Y41/CLBLM_IMUX10 CLBLM_R_X3Y41/CLBLM_L_A4 CLBLM_R_X3Y41/CLBLM_WR1END1 CLBLM_R_X5Y38/CLBLM_IMUX7 CLBLM_R_X5Y38/CLBLM_M_A1 CLBLM_R_X5Y43/CLBLM_IMUX6 CLBLM_R_X5Y43/CLBLM_L_A1 INT_L_X4Y38/EL1BEG3 INT_L_X4Y39/EL1BEG_N3 INT_L_X4Y39/LOGIC_OUTS_L0 INT_L_X4Y39/NN2BEG0 INT_L_X4Y40/NN2A0 INT_L_X4Y40/NN2END_S2_0 INT_L_X4Y41/NN2BEG0 INT_L_X4Y41/NN2END0 INT_L_X4Y41/WR1BEG1 INT_L_X4Y42/EL1BEG3 INT_L_X4Y42/NN2A0 INT_L_X4Y42/NN2END_S2_0 INT_L_X4Y43/EL1BEG_N3 INT_L_X4Y43/IMUX_L0 INT_L_X4Y43/IMUX_L8 INT_L_X4Y43/NN2END0 INT_R_X3Y41/IMUX10 INT_R_X3Y41/WR1END1 INT_R_X5Y38/EL1END3 INT_R_X5Y38/IMUX7 INT_R_X5Y42/EL1END3 INT_R_X5Y42/NR1BEG3 INT_R_X5Y43/IMUX6 INT_R_X5Y43/NR1END3 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X4Y43/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y41/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y43/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y39/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X4Y39/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X4Y41/INT_L.NN2END0->>NN2BEG0 INT_L_X4Y41/INT_L.NN2END0->>WR1BEG1 INT_L_X4Y43/INT_L.NN2END0->>EL1BEG_N3 INT_L_X4Y43/INT_L.NN2END0->>IMUX_L0 INT_L_X4Y43/INT_L.NN2END0->>IMUX_L8 INT_R_X3Y41/INT_R.WR1END1->>IMUX10 INT_R_X5Y38/INT_R.EL1END3->>IMUX7 INT_R_X5Y42/INT_R.EL1END3->>NR1BEG3 INT_R_X5Y43/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

count_cmd[31]_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_61_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_62_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_63_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_64_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[31]_i_65_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[4]_i_2_n_5 - 
wires: CLBLM_R_X5Y38/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y38/CLBLM_M_CMUX CLBLM_R_X5Y39/CLBLM_IMUX0 CLBLM_R_X5Y39/CLBLM_L_A3 INT_R_X5Y38/LOGIC_OUTS22 INT_R_X5Y38/NR1BEG0 INT_R_X5Y39/IMUX0 INT_R_X5Y39/NR1END0 
pips: CLBLM_R_X5Y38/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X5Y38/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X5Y39/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[4]_i_2_n_4 - 
wires: CLBLM_R_X5Y38/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y38/CLBLM_M_DMUX CLBLM_R_X5Y39/CLBLM_IMUX16 CLBLM_R_X5Y39/CLBLM_L_B3 INT_R_X5Y38/LOGIC_OUTS23 INT_R_X5Y38/NL1BEG0 INT_R_X5Y38/NL1END_S3_0 INT_R_X5Y39/IMUX16 INT_R_X5Y39/NL1END0 
pips: CLBLM_R_X5Y38/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X5Y38/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X5Y39/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[8]_i_2_n_7 - 
wires: CLBLM_R_X5Y39/CLBLM_IMUX20 CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y39/CLBLM_L_C2 CLBLM_R_X5Y39/CLBLM_M_AMUX INT_R_X5Y39/IMUX20 INT_R_X5Y39/LOGIC_OUTS20 
pips: CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y39/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y39/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[8]_i_2_n_6 - 
wires: CLBLM_R_X5Y39/CLBLM_IMUX39 CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y39/CLBLM_L_D3 CLBLM_R_X5Y39/CLBLM_M_BMUX INT_R_X5Y39/IMUX39 INT_R_X5Y39/LOGIC_OUTS21 
pips: CLBLM_R_X5Y39/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y39/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X5Y39/INT_R.LOGIC_OUTS21->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[8]_i_2_n_5 - 
wires: CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y39/CLBLM_M_CMUX CLBLM_R_X5Y40/CLBLM_IMUX25 CLBLM_R_X5Y40/CLBLM_L_B5 INT_R_X5Y39/LOGIC_OUTS22 INT_R_X5Y39/NR1BEG0 INT_R_X5Y40/IMUX25 INT_R_X5Y40/NR1END0 
pips: CLBLM_R_X5Y39/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X5Y39/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X5Y40/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[8]_i_2_n_4 - 
wires: CLBLL_L_X4Y39/CLBLL_IMUX25 CLBLL_L_X4Y39/CLBLL_L_B5 CLBLM_R_X5Y39/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y39/CLBLM_M_DMUX INT_L_X4Y39/IMUX_L25 INT_L_X4Y39/WL1END0 INT_R_X5Y39/LOGIC_OUTS23 INT_R_X5Y39/WL1BEG0 
pips: CLBLL_L_X4Y39/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X5Y39/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X4Y39/INT_L.WL1END0->>IMUX_L25 INT_R_X5Y39/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[12]_i_2_n_7 - 
wires: CLBLM_R_X5Y40/CLBLM_IMUX20 CLBLM_R_X5Y40/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y40/CLBLM_L_C2 CLBLM_R_X5Y40/CLBLM_M_AMUX INT_R_X5Y40/IMUX20 INT_R_X5Y40/LOGIC_OUTS20 
pips: CLBLM_R_X5Y40/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y40/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y40/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[12]_i_2_n_0 - 
wires: CLBLM_R_X5Y40/CLBLM_M_COUT CLBLM_R_X5Y40/CLBLM_M_COUT_N CLBLM_R_X5Y41/CLBLM_M_CIN 
pips: CLBLM_R_X5Y40/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[8]_i_2_n_0 - 
wires: CLBLM_R_X5Y39/CLBLM_M_COUT CLBLM_R_X5Y39/CLBLM_M_COUT_N CLBLM_R_X5Y40/CLBLM_M_CIN 
pips: CLBLM_R_X5Y39/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[16]_i_2_n_0 - 
wires: CLBLM_R_X5Y41/CLBLM_M_COUT CLBLM_R_X5Y41/CLBLM_M_COUT_N CLBLM_R_X5Y42/CLBLM_M_CIN 
pips: CLBLM_R_X5Y41/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[20]_i_2_n_0 - 
wires: CLBLM_R_X5Y42/CLBLM_M_COUT CLBLM_R_X5Y42/CLBLM_M_COUT_N CLBLM_R_X5Y43/CLBLM_M_CIN 
pips: CLBLM_R_X5Y42/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[24]_i_2_n_0 - 
wires: CLBLM_R_X5Y43/CLBLM_M_COUT CLBLM_R_X5Y43/CLBLM_M_COUT_N CLBLM_R_X5Y44/CLBLM_M_CIN 
pips: CLBLM_R_X5Y43/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[28]_i_2_n_0 - 
wires: CLBLM_R_X5Y44/CLBLM_M_COUT CLBLM_R_X5Y44/CLBLM_M_COUT_N CLBLM_R_X5Y45/CLBLM_M_CIN 
pips: CLBLM_R_X5Y44/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_26_n_0 - 
wires: CLBLL_L_X4Y44/CLBLL_L_COUT CLBLL_L_X4Y44/CLBLL_L_COUT_N CLBLL_L_X4Y45/CLBLL_L_CIN 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_14_n_0 - 
wires: CLBLM_R_X3Y42/CLBLM_L_COUT CLBLM_R_X3Y42/CLBLM_L_COUT_N CLBLM_R_X3Y43/CLBLM_L_CIN 
pips: CLBLM_R_X3Y42/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_30_n_0 - 
wires: CLBLM_R_X3Y41/CLBLM_L_COUT CLBLM_R_X3Y41/CLBLM_L_COUT_N CLBLM_R_X3Y42/CLBLM_L_CIN 
pips: CLBLM_R_X3Y41/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_18_n_0 - 
wires: CLBLL_L_X4Y44/CLBLL_LL_COUT CLBLL_L_X4Y44/CLBLL_LL_COUT_N CLBLL_L_X4Y45/CLBLL_LL_CIN 
pips: CLBLL_L_X4Y44/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_35_n_0 - 
wires: CLBLL_L_X4Y43/CLBLL_LL_COUT CLBLL_L_X4Y43/CLBLL_LL_COUT_N CLBLL_L_X4Y44/CLBLL_LL_CIN 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_22_n_0 - 
wires: CLBLM_R_X5Y44/CLBLM_L_COUT CLBLM_R_X5Y44/CLBLM_L_COUT_N CLBLM_R_X5Y45/CLBLM_L_CIN 
pips: CLBLM_R_X5Y44/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_40_n_0 - 
wires: CLBLM_R_X5Y43/CLBLM_L_COUT CLBLM_R_X5Y43/CLBLM_L_COUT_N CLBLM_R_X5Y44/CLBLM_L_CIN 
pips: CLBLM_R_X5Y43/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[31]_i_45_n_0 - 
wires: CLBLL_L_X4Y43/CLBLL_L_COUT CLBLL_L_X4Y43/CLBLL_L_COUT_N CLBLL_L_X4Y44/CLBLL_L_CIN 
pips: CLBLL_L_X4Y43/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_cmd_reg[4]_i_2_n_0 - 
wires: CLBLM_R_X5Y38/CLBLM_M_COUT CLBLM_R_X5Y38/CLBLM_M_COUT_N CLBLM_R_X5Y39/CLBLM_M_CIN 
pips: CLBLM_R_X5Y38/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

flag1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

flag1_i_2_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_IMUX5 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y47/CLBLM_L_A6 CLBLM_L_X8Y47/CLBLM_L_C INT_L_X8Y47/IMUX_L5 INT_L_X8Y47/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y47/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y47/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

flag_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

flag - 
wires: CLBLM_L_X8Y47/CLBLM_IMUX14 CLBLM_L_X8Y47/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y47/CLBLM_L_B1 CLBLM_L_X8Y47/CLBLM_L_D INT_L_X8Y47/IMUX_L14 INT_L_X8Y47/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y47/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y47/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y47/INT_L.LOGIC_OUTS_L11->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[31]_i_4_n_0 - 
wires: BRKH_INT_X3Y49/BRKH_INT_SE2A2 BRKH_INT_X3Y49/BRKH_INT_SS2A2 BRKH_INT_X4Y49/BRKH_INT_SS2END3 BRKH_INT_X4Y49/BRKH_INT_SS2END_N0_3 CLBLL_L_X4Y47/CLBLL_IMUX12 CLBLL_L_X4Y47/CLBLL_IMUX29 CLBLL_L_X4Y47/CLBLL_IMUX4 CLBLL_L_X4Y47/CLBLL_IMUX44 CLBLL_L_X4Y47/CLBLL_LL_A6 CLBLL_L_X4Y47/CLBLL_LL_B6 CLBLL_L_X4Y47/CLBLL_LL_C2 CLBLL_L_X4Y47/CLBLL_LL_D4 CLBLL_L_X4Y47/CLBLL_SE2A2 CLBLL_L_X4Y48/CLBLL_IMUX12 CLBLL_L_X4Y48/CLBLL_IMUX2 CLBLL_L_X4Y48/CLBLL_IMUX22 CLBLL_L_X4Y48/CLBLL_LL_A2 CLBLL_L_X4Y48/CLBLL_LL_B6 CLBLL_L_X4Y48/CLBLL_LL_C3 CLBLL_L_X4Y49/CLBLL_IMUX15 CLBLL_L_X4Y49/CLBLL_IMUX29 CLBLL_L_X4Y49/CLBLL_IMUX7 CLBLL_L_X4Y49/CLBLL_LL_A1 CLBLL_L_X4Y49/CLBLL_LL_B1 CLBLL_L_X4Y49/CLBLL_LL_C2 CLBLL_L_X4Y49/CLBLL_SE2A2 CLBLL_L_X4Y50/CLBLL_IMUX24 CLBLL_L_X4Y50/CLBLL_IMUX28 CLBLL_L_X4Y50/CLBLL_IMUX8 CLBLL_L_X4Y50/CLBLL_LL_A5 CLBLL_L_X4Y50/CLBLL_LL_B5 CLBLL_L_X4Y50/CLBLL_LL_C4 CLBLL_L_X4Y50/CLBLL_SE2A2 CLBLL_L_X4Y51/CLBLL_IMUX15 CLBLL_L_X4Y51/CLBLL_IMUX7 CLBLL_L_X4Y51/CLBLL_LL_A1 CLBLL_L_X4Y51/CLBLL_LL_B1 CLBLL_L_X4Y52/CLBLL_IMUX12 CLBLL_L_X4Y52/CLBLL_IMUX4 CLBLL_L_X4Y52/CLBLL_LL_A6 CLBLL_L_X4Y52/CLBLL_LL_B6 CLBLL_L_X4Y52/CLBLL_LL_C CLBLL_L_X4Y52/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y52/CLBLL_WL1END1 CLBLL_L_X4Y53/CLBLL_IMUX2 CLBLL_L_X4Y53/CLBLL_IMUX27 CLBLL_L_X4Y53/CLBLL_IMUX29 CLBLL_L_X4Y53/CLBLL_LL_A2 CLBLL_L_X4Y53/CLBLL_LL_B4 CLBLL_L_X4Y53/CLBLL_LL_C2 CLBLL_L_X4Y54/CLBLL_IMUX27 CLBLL_L_X4Y54/CLBLL_IMUX4 CLBLL_L_X4Y54/CLBLL_LL_A6 CLBLL_L_X4Y54/CLBLL_LL_B4 CLBLM_R_X3Y47/CLBLM_SE2A2 CLBLM_R_X3Y48/CLBLM_IMUX6 CLBLM_R_X3Y48/CLBLM_L_A1 CLBLM_R_X3Y49/CLBLM_SE2A2 CLBLM_R_X3Y50/CLBLM_IMUX5 CLBLM_R_X3Y50/CLBLM_L_A6 CLBLM_R_X3Y50/CLBLM_SE2A2 CLBLM_R_X3Y51/CLBLM_IMUX14 CLBLM_R_X3Y51/CLBLM_IMUX6 CLBLM_R_X3Y51/CLBLM_L_A1 CLBLM_R_X3Y51/CLBLM_L_B1 CLBLM_R_X3Y52/CLBLM_IMUX13 CLBLM_R_X3Y52/CLBLM_IMUX3 CLBLM_R_X3Y52/CLBLM_L_A2 CLBLM_R_X3Y52/CLBLM_L_B6 CLBLM_R_X3Y52/CLBLM_WL1END1 CLBLM_R_X3Y53/CLBLM_IMUX5 CLBLM_R_X3Y53/CLBLM_L_A6 CLBLM_R_X5Y49/CLBLM_IMUX1 CLBLM_R_X5Y49/CLBLM_M_A3 CLBLM_R_X5Y50/CLBLM_IMUX7 CLBLM_R_X5Y50/CLBLM_M_A1 CLBLM_R_X5Y54/CLBLM_IMUX11 CLBLM_R_X5Y54/CLBLM_M_A4 INT_L_X4Y47/IMUX_L12 INT_L_X4Y47/IMUX_L29 INT_L_X4Y47/IMUX_L4 INT_L_X4Y47/IMUX_L44 INT_L_X4Y47/SE2END2 INT_L_X4Y48/ER1BEG_S0 INT_L_X4Y48/FAN_ALT1 INT_L_X4Y48/FAN_BOUNCE1 INT_L_X4Y48/IMUX_L12 INT_L_X4Y48/IMUX_L2 INT_L_X4Y48/IMUX_L22 INT_L_X4Y48/SL1END3 INT_L_X4Y49/ER1BEG0 INT_L_X4Y49/IMUX_L15 INT_L_X4Y49/IMUX_L29 INT_L_X4Y49/IMUX_L7 INT_L_X4Y49/SE2END2 INT_L_X4Y49/SL1BEG3 INT_L_X4Y49/SS2END3 INT_L_X4Y50/ER1BEG3 INT_L_X4Y50/IMUX_L24 INT_L_X4Y50/IMUX_L28 INT_L_X4Y50/IMUX_L8 INT_L_X4Y50/SE2END2 INT_L_X4Y50/SL1END0 INT_L_X4Y50/SS2A3 INT_L_X4Y50/SS2END_N0_3 INT_L_X4Y51/IMUX_L15 INT_L_X4Y51/IMUX_L7 INT_L_X4Y51/SL1BEG0 INT_L_X4Y51/SR1BEG_S0 INT_L_X4Y51/SR1END3 INT_L_X4Y51/SS2BEG3 INT_L_X4Y52/IMUX_L12 INT_L_X4Y52/IMUX_L4 INT_L_X4Y52/LOGIC_OUTS_L14 INT_L_X4Y52/NL1BEG1 INT_L_X4Y52/NN2BEG2 INT_L_X4Y52/SR1BEG3 INT_L_X4Y52/SR1END_N3_3 INT_L_X4Y52/WL1BEG1 INT_L_X4Y53/BYP_ALT1 INT_L_X4Y53/BYP_BOUNCE1 INT_L_X4Y53/IMUX_L2 INT_L_X4Y53/IMUX_L27 INT_L_X4Y53/IMUX_L29 INT_L_X4Y53/NE2BEG1 INT_L_X4Y53/NL1END1 INT_L_X4Y53/NN2A2 INT_L_X4Y53/NR1BEG1 INT_L_X4Y54/IMUX_L27 INT_L_X4Y54/IMUX_L4 INT_L_X4Y54/NE2A1 INT_L_X4Y54/NN2END2 INT_L_X4Y54/NR1END1 INT_R_X3Y47/SE2A2 INT_R_X3Y48/IMUX6 INT_R_X3Y48/SE2BEG2 INT_R_X3Y48/SS2END2 INT_R_X3Y49/SE2A2 INT_R_X3Y49/SS2A2 INT_R_X3Y50/IMUX5 INT_R_X3Y50/SE2A2 INT_R_X3Y50/SE2BEG2 INT_R_X3Y50/SL1END2 INT_R_X3Y50/SS2BEG2 INT_R_X3Y51/IMUX14 INT_R_X3Y51/IMUX6 INT_R_X3Y51/SE2BEG2 INT_R_X3Y51/SL1BEG2 INT_R_X3Y51/SR1END2 INT_R_X3Y52/IMUX13 INT_R_X3Y52/IMUX3 INT_R_X3Y52/NN2BEG2 INT_R_X3Y52/SL1END2 INT_R_X3Y52/SR1BEG2 INT_R_X3Y52/WL1END1 INT_R_X3Y53/IMUX5 INT_R_X3Y53/NN2A2 INT_R_X3Y53/SL1BEG2 INT_R_X3Y53/SR1END2 INT_R_X3Y54/NN2END2 INT_R_X3Y54/SR1BEG2 INT_R_X5Y49/ER1END0 INT_R_X5Y49/IMUX1 INT_R_X5Y50/ER1END3 INT_R_X5Y50/IMUX7 INT_R_X5Y51/ER1END_N3_3 INT_R_X5Y54/IMUX11 INT_R_X5Y54/NE2END1 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X3Y48/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y50/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y53/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y49/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y50/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y54/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X4Y47/INT_L.SE2END2->>IMUX_L12 INT_L_X4Y47/INT_L.SE2END2->>IMUX_L29 INT_L_X4Y47/INT_L.SE2END2->>IMUX_L4 INT_L_X4Y47/INT_L.SE2END2->>IMUX_L44 INT_L_X4Y48/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y48/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X4Y48/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X4Y48/INT_L.SL1END3->>ER1BEG_S0 INT_L_X4Y48/INT_L.SL1END3->>FAN_ALT1 INT_L_X4Y48/INT_L.SL1END3->>IMUX_L22 INT_L_X4Y49/INT_L.SE2END2->>IMUX_L29 INT_L_X4Y49/INT_L.SS2END3->>IMUX_L15 INT_L_X4Y49/INT_L.SS2END3->>IMUX_L7 INT_L_X4Y49/INT_L.SS2END3->>SL1BEG3 INT_L_X4Y50/INT_L.SE2END2->>ER1BEG3 INT_L_X4Y50/INT_L.SE2END2->>IMUX_L28 INT_L_X4Y50/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y50/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X4Y51/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X4Y51/INT_L.SR1END3->>IMUX_L15 INT_L_X4Y51/INT_L.SR1END3->>IMUX_L7 INT_L_X4Y51/INT_L.SR1END3->>SR1BEG_S0 INT_L_X4Y51/INT_L.SR1END3->>SS2BEG3 INT_L_X4Y52/INT_L.LOGIC_OUTS_L14->>IMUX_L12 INT_L_X4Y52/INT_L.LOGIC_OUTS_L14->>IMUX_L4 INT_L_X4Y52/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X4Y52/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X4Y52/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X4Y52/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X4Y53/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y53/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X4Y53/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X4Y53/INT_L.NL1END1->>BYP_ALT1 INT_L_X4Y53/INT_L.NL1END1->>IMUX_L2 INT_L_X4Y53/INT_L.NL1END1->>NE2BEG1 INT_L_X4Y53/INT_L.NL1END1->>NR1BEG1 INT_L_X4Y54/INT_L.NN2END2->>IMUX_L4 INT_L_X4Y54/INT_L.NR1END1->>IMUX_L27 INT_R_X3Y48/INT_R.SS2END2->>IMUX6 INT_R_X3Y48/INT_R.SS2END2->>SE2BEG2 INT_R_X3Y50/INT_R.SL1END2->>IMUX5 INT_R_X3Y50/INT_R.SL1END2->>SE2BEG2 INT_R_X3Y50/INT_R.SL1END2->>SS2BEG2 INT_R_X3Y51/INT_R.SR1END2->>IMUX14 INT_R_X3Y51/INT_R.SR1END2->>IMUX6 INT_R_X3Y51/INT_R.SR1END2->>SE2BEG2 INT_R_X3Y51/INT_R.SR1END2->>SL1BEG2 INT_R_X3Y52/INT_R.SL1END2->>IMUX13 INT_R_X3Y52/INT_R.WL1END1->>IMUX3 INT_R_X3Y52/INT_R.WL1END1->>NN2BEG2 INT_R_X3Y52/INT_R.WL1END1->>SR1BEG2 INT_R_X3Y53/INT_R.SR1END2->>IMUX5 INT_R_X3Y53/INT_R.SR1END2->>SL1BEG2 INT_R_X3Y54/INT_R.NN2END2->>SR1BEG2 INT_R_X5Y49/INT_R.ER1END0->>IMUX1 INT_R_X5Y50/INT_R.ER1END3->>IMUX7 INT_R_X5Y54/INT_R.NE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

int_index[31]_i_5_n_0 - 
wires: BRKH_INT_X3Y49/BRKH_INT_NN2A0 BRKH_INT_X3Y49/BRKH_INT_NN2END_S2_0 BRKH_INT_X4Y49/BRKH_INT_SE2A1 BRKH_INT_X4Y49/BRKH_INT_SS2END1 CLBLL_L_X4Y47/CLBLL_IMUX2 CLBLL_L_X4Y47/CLBLL_IMUX27 CLBLL_L_X4Y47/CLBLL_IMUX35 CLBLL_L_X4Y47/CLBLL_IMUX43 CLBLL_L_X4Y47/CLBLL_LL_A2 CLBLL_L_X4Y47/CLBLL_LL_B4 CLBLL_L_X4Y47/CLBLL_LL_C6 CLBLL_L_X4Y47/CLBLL_LL_D6 CLBLL_L_X4Y47/CLBLL_WL1END0 CLBLL_L_X4Y48/CLBLL_IMUX11 CLBLL_L_X4Y48/CLBLL_IMUX27 CLBLL_L_X4Y48/CLBLL_IMUX35 CLBLL_L_X4Y48/CLBLL_LL_A4 CLBLL_L_X4Y48/CLBLL_LL_B4 CLBLL_L_X4Y48/CLBLL_LL_C6 CLBLL_L_X4Y49/CLBLL_IMUX12 CLBLL_L_X4Y49/CLBLL_IMUX35 CLBLL_L_X4Y49/CLBLL_IMUX4 CLBLL_L_X4Y49/CLBLL_LL_A6 CLBLL_L_X4Y49/CLBLL_LL_B6 CLBLL_L_X4Y49/CLBLL_LL_C6 CLBLL_L_X4Y50/CLBLL_IMUX11 CLBLL_L_X4Y50/CLBLL_IMUX27 CLBLL_L_X4Y50/CLBLL_IMUX35 CLBLL_L_X4Y50/CLBLL_LL_A4 CLBLL_L_X4Y50/CLBLL_LL_B4 CLBLL_L_X4Y50/CLBLL_LL_C6 CLBLL_L_X4Y51/CLBLL_IMUX11 CLBLL_L_X4Y51/CLBLL_IMUX27 CLBLL_L_X4Y51/CLBLL_LL_A4 CLBLL_L_X4Y51/CLBLL_LL_B4 CLBLL_L_X4Y51/CLBLL_WL1END0 CLBLL_L_X4Y52/CLBLL_IMUX15 CLBLL_L_X4Y52/CLBLL_IMUX2 CLBLL_L_X4Y52/CLBLL_LL_A2 CLBLL_L_X4Y52/CLBLL_LL_B1 CLBLL_L_X4Y53/CLBLL_IMUX24 CLBLL_L_X4Y53/CLBLL_IMUX35 CLBLL_L_X4Y53/CLBLL_IMUX8 CLBLL_L_X4Y53/CLBLL_LL_A5 CLBLL_L_X4Y53/CLBLL_LL_B5 CLBLL_L_X4Y53/CLBLL_LL_C6 CLBLL_L_X4Y53/CLBLL_WL1END0 CLBLL_L_X4Y54/CLBLL_IMUX24 CLBLL_L_X4Y54/CLBLL_IMUX8 CLBLL_L_X4Y54/CLBLL_LL_A5 CLBLL_L_X4Y54/CLBLL_LL_B5 CLBLM_R_X3Y47/CLBLM_WL1END0 CLBLM_R_X3Y48/CLBLM_IMUX0 CLBLM_R_X3Y48/CLBLM_L_A3 CLBLM_R_X3Y50/CLBLM_IMUX0 CLBLM_R_X3Y50/CLBLM_L_A3 CLBLM_R_X3Y51/CLBLM_IMUX25 CLBLM_R_X3Y51/CLBLM_IMUX9 CLBLM_R_X3Y51/CLBLM_L_A5 CLBLM_R_X3Y51/CLBLM_L_B5 CLBLM_R_X3Y51/CLBLM_WL1END0 CLBLM_R_X3Y52/CLBLM_IMUX0 CLBLM_R_X3Y52/CLBLM_IMUX19 CLBLM_R_X3Y52/CLBLM_L_A3 CLBLM_R_X3Y52/CLBLM_L_B2 CLBLM_R_X3Y53/CLBLM_IMUX10 CLBLM_R_X3Y53/CLBLM_L_A4 CLBLM_R_X3Y53/CLBLM_WL1END0 CLBLM_R_X5Y49/CLBLM_IMUX2 CLBLM_R_X5Y49/CLBLM_M_A2 CLBLM_R_X5Y50/CLBLM_IMUX2 CLBLM_R_X5Y50/CLBLM_M_A2 CLBLM_R_X5Y52/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y52/CLBLM_M_A CLBLM_R_X5Y54/CLBLM_IMUX8 CLBLM_R_X5Y54/CLBLM_M_A5 INT_L_X4Y47/IMUX_L2 INT_L_X4Y47/IMUX_L27 INT_L_X4Y47/IMUX_L35 INT_L_X4Y47/IMUX_L43 INT_L_X4Y47/SL1END1 INT_L_X4Y47/WL1BEG0 INT_L_X4Y48/IMUX_L11 INT_L_X4Y48/IMUX_L27 INT_L_X4Y48/IMUX_L35 INT_L_X4Y48/SL1BEG1 INT_L_X4Y48/SL1END1 INT_L_X4Y49/IMUX_L12 INT_L_X4Y49/IMUX_L35 INT_L_X4Y49/IMUX_L4 INT_L_X4Y49/SE2A1 INT_L_X4Y49/SL1BEG1 INT_L_X4Y49/SS2END1 INT_L_X4Y50/IMUX_L11 INT_L_X4Y50/IMUX_L27 INT_L_X4Y50/IMUX_L35 INT_L_X4Y50/SE2BEG1 INT_L_X4Y50/SL1END1 INT_L_X4Y50/SS2A1 INT_L_X4Y51/IMUX_L11 INT_L_X4Y51/IMUX_L27 INT_L_X4Y51/SL1BEG1 INT_L_X4Y51/SR1END1 INT_L_X4Y51/SS2BEG1 INT_L_X4Y51/WL1BEG0 INT_L_X4Y52/IMUX_L15 INT_L_X4Y52/IMUX_L2 INT_L_X4Y52/NL1BEG0 INT_L_X4Y52/NL1END_S3_0 INT_L_X4Y52/SR1BEG1 INT_L_X4Y52/WR1END1 INT_L_X4Y53/IMUX_L24 INT_L_X4Y53/IMUX_L35 INT_L_X4Y53/IMUX_L8 INT_L_X4Y53/NL1END0 INT_L_X4Y53/NR1BEG0 INT_L_X4Y53/SR1END1 INT_L_X4Y53/WL1BEG0 INT_L_X4Y54/IMUX_L24 INT_L_X4Y54/IMUX_L8 INT_L_X4Y54/NR1END0 INT_L_X4Y54/SR1BEG1 INT_L_X4Y54/WR1END1 INT_R_X3Y47/NL1BEG0 INT_R_X3Y47/NL1END_S3_0 INT_R_X3Y47/WL1END0 INT_R_X3Y48/IMUX0 INT_R_X3Y48/NL1END0 INT_R_X3Y48/NN2BEG0 INT_R_X3Y49/NN2A0 INT_R_X3Y49/NN2END_S2_0 INT_R_X3Y50/IMUX0 INT_R_X3Y50/NN2END0 INT_R_X3Y51/IMUX25 INT_R_X3Y51/IMUX9 INT_R_X3Y51/NL1BEG0 INT_R_X3Y51/NL1END_S3_0 INT_R_X3Y51/WL1END0 INT_R_X3Y52/IMUX0 INT_R_X3Y52/IMUX19 INT_R_X3Y52/NL1END0 INT_R_X3Y52/SR1END1 INT_R_X3Y53/IMUX10 INT_R_X3Y53/SR1BEG1 INT_R_X3Y53/WL1END0 INT_R_X5Y49/IMUX2 INT_R_X5Y49/SE2END1 INT_R_X5Y50/IMUX2 INT_R_X5Y50/SS2END0 INT_R_X5Y51/SS2A0 INT_R_X5Y52/LOGIC_OUTS12 INT_R_X5Y52/NN2BEG0 INT_R_X5Y52/SS2BEG0 INT_R_X5Y52/WR1BEG1 INT_R_X5Y53/NN2A0 INT_R_X5Y53/NN2END_S2_0 INT_R_X5Y54/IMUX8 INT_R_X5Y54/NN2END0 INT_R_X5Y54/WR1BEG1 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X3Y48/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y50/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X3Y53/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y49/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y50/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y52/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y54/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X4Y47/INT_L.SL1END1->>IMUX_L2 INT_L_X4Y47/INT_L.SL1END1->>IMUX_L27 INT_L_X4Y47/INT_L.SL1END1->>IMUX_L35 INT_L_X4Y47/INT_L.SL1END1->>IMUX_L43 INT_L_X4Y47/INT_L.SL1END1->>WL1BEG0 INT_L_X4Y48/INT_L.SL1END1->>IMUX_L11 INT_L_X4Y48/INT_L.SL1END1->>IMUX_L27 INT_L_X4Y48/INT_L.SL1END1->>IMUX_L35 INT_L_X4Y48/INT_L.SL1END1->>SL1BEG1 INT_L_X4Y49/INT_L.SS2END1->>IMUX_L12 INT_L_X4Y49/INT_L.SS2END1->>IMUX_L35 INT_L_X4Y49/INT_L.SS2END1->>IMUX_L4 INT_L_X4Y49/INT_L.SS2END1->>SL1BEG1 INT_L_X4Y50/INT_L.SL1END1->>IMUX_L11 INT_L_X4Y50/INT_L.SL1END1->>IMUX_L27 INT_L_X4Y50/INT_L.SL1END1->>IMUX_L35 INT_L_X4Y50/INT_L.SL1END1->>SE2BEG1 INT_L_X4Y51/INT_L.SR1END1->>IMUX_L11 INT_L_X4Y51/INT_L.SR1END1->>IMUX_L27 INT_L_X4Y51/INT_L.SR1END1->>SL1BEG1 INT_L_X4Y51/INT_L.SR1END1->>SS2BEG1 INT_L_X4Y51/INT_L.SR1END1->>WL1BEG0 INT_L_X4Y52/INT_L.NL1END_S3_0->>IMUX_L15 INT_L_X4Y52/INT_L.WR1END1->>IMUX_L2 INT_L_X4Y52/INT_L.WR1END1->>NL1BEG0 INT_L_X4Y52/INT_L.WR1END1->>SR1BEG1 INT_L_X4Y53/INT_L.NL1END0->>IMUX_L24 INT_L_X4Y53/INT_L.NL1END0->>IMUX_L8 INT_L_X4Y53/INT_L.NL1END0->>NR1BEG0 INT_L_X4Y53/INT_L.SR1END1->>IMUX_L35 INT_L_X4Y53/INT_L.SR1END1->>WL1BEG0 INT_L_X4Y54/INT_L.NR1END0->>IMUX_L24 INT_L_X4Y54/INT_L.NR1END0->>IMUX_L8 INT_L_X4Y54/INT_L.WR1END1->>SR1BEG1 INT_R_X3Y47/INT_R.WL1END0->>NL1BEG0 INT_R_X3Y48/INT_R.NL1END0->>IMUX0 INT_R_X3Y48/INT_R.NL1END0->>NN2BEG0 INT_R_X3Y50/INT_R.NN2END0->>IMUX0 INT_R_X3Y51/INT_R.WL1END0->>IMUX25 INT_R_X3Y51/INT_R.WL1END0->>IMUX9 INT_R_X3Y51/INT_R.WL1END0->>NL1BEG0 INT_R_X3Y52/INT_R.NL1END0->>IMUX0 INT_R_X3Y52/INT_R.SR1END1->>IMUX19 INT_R_X3Y53/INT_R.WL1END0->>IMUX10 INT_R_X3Y53/INT_R.WL1END0->>SR1BEG1 INT_R_X5Y49/INT_R.SE2END1->>IMUX2 INT_R_X5Y50/INT_R.SS2END0->>IMUX2 INT_R_X5Y52/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X5Y52/INT_R.LOGIC_OUTS12->>SS2BEG0 INT_R_X5Y52/INT_R.LOGIC_OUTS12->>WR1BEG1 INT_R_X5Y54/INT_R.NN2END0->>IMUX8 INT_R_X5Y54/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

int_index[31]_i_6_n_0 - 
wires: BRKH_INT_X4Y49/BRKH_INT_NN2A3 BRKH_INT_X4Y49/BRKH_INT_NW2BEG2 CLBLL_L_X4Y47/CLBLL_IMUX1 CLBLL_L_X4Y47/CLBLL_IMUX17 CLBLL_L_X4Y47/CLBLL_IMUX28 CLBLL_L_X4Y47/CLBLL_IMUX45 CLBLL_L_X4Y47/CLBLL_LL_A3 CLBLL_L_X4Y47/CLBLL_LL_B3 CLBLL_L_X4Y47/CLBLL_LL_C4 CLBLL_L_X4Y47/CLBLL_LL_D2 CLBLL_L_X4Y47/CLBLL_SE2A0 CLBLL_L_X4Y48/CLBLL_IMUX15 CLBLL_L_X4Y48/CLBLL_IMUX31 CLBLL_L_X4Y48/CLBLL_IMUX7 CLBLL_L_X4Y48/CLBLL_LL_A1 CLBLL_L_X4Y48/CLBLL_LL_B1 CLBLL_L_X4Y48/CLBLL_LL_C5 CLBLL_L_X4Y48/CLBLL_LL_D CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y49/CLBLL_IMUX11 CLBLL_L_X4Y49/CLBLL_IMUX27 CLBLL_L_X4Y49/CLBLL_IMUX28 CLBLL_L_X4Y49/CLBLL_LL_A4 CLBLL_L_X4Y49/CLBLL_LL_B4 CLBLL_L_X4Y49/CLBLL_LL_C4 CLBLL_L_X4Y49/CLBLL_WR1END0 CLBLL_L_X4Y50/CLBLL_IMUX12 CLBLL_L_X4Y50/CLBLL_IMUX2 CLBLL_L_X4Y50/CLBLL_IMUX22 CLBLL_L_X4Y50/CLBLL_LL_A2 CLBLL_L_X4Y50/CLBLL_LL_B6 CLBLL_L_X4Y50/CLBLL_LL_C3 CLBLL_L_X4Y50/CLBLL_NW2A2 CLBLL_L_X4Y51/CLBLL_IMUX12 CLBLL_L_X4Y51/CLBLL_IMUX4 CLBLL_L_X4Y51/CLBLL_LL_A6 CLBLL_L_X4Y51/CLBLL_LL_B6 CLBLL_L_X4Y52/CLBLL_IMUX1 CLBLL_L_X4Y52/CLBLL_IMUX17 CLBLL_L_X4Y52/CLBLL_LL_A3 CLBLL_L_X4Y52/CLBLL_LL_B3 CLBLL_L_X4Y53/CLBLL_EL1BEG0 CLBLL_L_X4Y53/CLBLL_IMUX1 CLBLL_L_X4Y53/CLBLL_IMUX18 CLBLL_L_X4Y53/CLBLL_IMUX32 CLBLL_L_X4Y53/CLBLL_LL_A3 CLBLL_L_X4Y53/CLBLL_LL_B2 CLBLL_L_X4Y53/CLBLL_LL_C1 CLBLL_L_X4Y54/CLBLL_IMUX18 CLBLL_L_X4Y54/CLBLL_IMUX2 CLBLL_L_X4Y54/CLBLL_LL_A2 CLBLL_L_X4Y54/CLBLL_LL_B2 CLBLL_L_X4Y54/CLBLL_NE2A1 CLBLM_R_X3Y47/CLBLM_SE2A0 CLBLM_R_X3Y48/CLBLM_IMUX9 CLBLM_R_X3Y48/CLBLM_L_A5 CLBLM_R_X3Y49/CLBLM_WR1END0 CLBLM_R_X3Y50/CLBLM_IMUX3 CLBLM_R_X3Y50/CLBLM_L_A2 CLBLM_R_X3Y50/CLBLM_NW2A2 CLBLM_R_X3Y51/CLBLM_IMUX10 CLBLM_R_X3Y51/CLBLM_IMUX26 CLBLM_R_X3Y51/CLBLM_L_A4 CLBLM_R_X3Y51/CLBLM_L_B4 CLBLM_R_X3Y52/CLBLM_IMUX10 CLBLM_R_X3Y52/CLBLM_IMUX26 CLBLM_R_X3Y52/CLBLM_L_A4 CLBLM_R_X3Y52/CLBLM_L_B4 CLBLM_R_X3Y53/CLBLM_EL1BEG0 CLBLM_R_X3Y53/CLBLM_IMUX3 CLBLM_R_X3Y53/CLBLM_L_A2 CLBLM_R_X3Y54/CLBLM_NE2A1 CLBLM_R_X5Y49/CLBLM_IMUX8 CLBLM_R_X5Y49/CLBLM_M_A5 CLBLM_R_X5Y50/CLBLM_IMUX4 CLBLM_R_X5Y50/CLBLM_M_A6 CLBLM_R_X5Y54/CLBLM_IMUX1 CLBLM_R_X5Y54/CLBLM_M_A3 INT_L_X4Y47/IMUX_L1 INT_L_X4Y47/IMUX_L17 INT_L_X4Y47/IMUX_L28 INT_L_X4Y47/IMUX_L45 INT_L_X4Y47/NE2BEG0 INT_L_X4Y47/SE2A3 INT_L_X4Y47/SE2END0 INT_L_X4Y47/WL1END2 INT_L_X4Y48/IMUX_L15 INT_L_X4Y48/IMUX_L31 INT_L_X4Y48/IMUX_L7 INT_L_X4Y48/LOGIC_OUTS_L15 INT_L_X4Y48/NE2A0 INT_L_X4Y48/NL1BEG2 INT_L_X4Y48/NN2BEG3 INT_L_X4Y48/SE2BEG3 INT_L_X4Y48/WR1BEG_S0 INT_L_X4Y49/IMUX_L11 INT_L_X4Y49/IMUX_L27 INT_L_X4Y49/IMUX_L28 INT_L_X4Y49/NL1END2 INT_L_X4Y49/NN2A3 INT_L_X4Y49/NW2BEG2 INT_L_X4Y49/WR1BEG0 INT_L_X4Y50/EL1BEG2 INT_L_X4Y50/FAN_ALT1 INT_L_X4Y50/FAN_BOUNCE1 INT_L_X4Y50/IMUX_L12 INT_L_X4Y50/IMUX_L2 INT_L_X4Y50/IMUX_L22 INT_L_X4Y50/NL1BEG2 INT_L_X4Y50/NN2END3 INT_L_X4Y50/NW2A2 INT_L_X4Y51/IMUX_L12 INT_L_X4Y51/IMUX_L4 INT_L_X4Y51/NL1BEG1 INT_L_X4Y51/NL1END2 INT_L_X4Y52/EL1END_S3_0 INT_L_X4Y52/IMUX_L1 INT_L_X4Y52/IMUX_L17 INT_L_X4Y52/NL1END1 INT_L_X4Y53/EL1END0 INT_L_X4Y53/IMUX_L1 INT_L_X4Y53/IMUX_L18 INT_L_X4Y53/IMUX_L32 INT_L_X4Y53/SL1END1 INT_L_X4Y54/EL1BEG0 INT_L_X4Y54/IMUX_L18 INT_L_X4Y54/IMUX_L2 INT_L_X4Y54/NE2END1 INT_L_X4Y54/SL1BEG1 INT_R_X3Y47/SE2A0 INT_R_X3Y48/IMUX9 INT_R_X3Y48/SE2BEG0 INT_R_X3Y48/SR1BEG_S0 INT_R_X3Y48/WR1END_S1_0 INT_R_X3Y49/WR1END0 INT_R_X3Y50/IMUX3 INT_R_X3Y50/NL1BEG1 INT_R_X3Y50/NW2END2 INT_R_X3Y51/IMUX10 INT_R_X3Y51/IMUX26 INT_R_X3Y51/NL1END1 INT_R_X3Y51/NN2BEG1 INT_R_X3Y51/NR1BEG1 INT_R_X3Y52/IMUX10 INT_R_X3Y52/IMUX26 INT_R_X3Y52/NN2A1 INT_R_X3Y52/NR1END1 INT_R_X3Y53/EL1BEG0 INT_R_X3Y53/IMUX3 INT_R_X3Y53/NE2BEG1 INT_R_X3Y53/NN2END1 INT_R_X3Y54/NE2A1 INT_R_X5Y47/NE2END_S3_0 INT_R_X5Y47/SE2END3 INT_R_X5Y47/WL1BEG2 INT_R_X5Y48/NE2END0 INT_R_X5Y48/NR1BEG0 INT_R_X5Y49/IMUX8 INT_R_X5Y49/NR1END0 INT_R_X5Y50/EL1END2 INT_R_X5Y50/IMUX4 INT_R_X5Y53/EL1END_S3_0 INT_R_X5Y54/EL1END0 INT_R_X5Y54/IMUX1 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y48/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X3Y48/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y50/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X3Y53/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y49/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y50/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y54/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X4Y47/INT_L.SE2END0->>IMUX_L1 INT_L_X4Y47/INT_L.SE2END0->>IMUX_L17 INT_L_X4Y47/INT_L.SE2END0->>NE2BEG0 INT_L_X4Y47/INT_L.WL1END2->>IMUX_L28 INT_L_X4Y47/INT_L.WL1END2->>IMUX_L45 INT_L_X4Y48/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X4Y48/INT_L.LOGIC_OUTS_L15->>IMUX_L31 INT_L_X4Y48/INT_L.LOGIC_OUTS_L15->>IMUX_L7 INT_L_X4Y48/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X4Y48/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X4Y48/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_L_X4Y48/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_L_X4Y49/INT_L.NL1END2->>IMUX_L11 INT_L_X4Y49/INT_L.NL1END2->>IMUX_L27 INT_L_X4Y49/INT_L.NL1END2->>IMUX_L28 INT_L_X4Y49/INT_L.NL1END2->>NW2BEG2 INT_L_X4Y50/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y50/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X4Y50/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X4Y50/INT_L.NN2END3->>EL1BEG2 INT_L_X4Y50/INT_L.NN2END3->>FAN_ALT1 INT_L_X4Y50/INT_L.NN2END3->>IMUX_L22 INT_L_X4Y50/INT_L.NN2END3->>NL1BEG2 INT_L_X4Y51/INT_L.NL1END2->>IMUX_L12 INT_L_X4Y51/INT_L.NL1END2->>IMUX_L4 INT_L_X4Y51/INT_L.NL1END2->>NL1BEG1 INT_L_X4Y52/INT_L.NL1END1->>IMUX_L1 INT_L_X4Y52/INT_L.NL1END1->>IMUX_L17 INT_L_X4Y53/INT_L.EL1END0->>IMUX_L1 INT_L_X4Y53/INT_L.EL1END0->>IMUX_L32 INT_L_X4Y53/INT_L.SL1END1->>IMUX_L18 INT_L_X4Y54/INT_L.NE2END1->>EL1BEG0 INT_L_X4Y54/INT_L.NE2END1->>IMUX_L18 INT_L_X4Y54/INT_L.NE2END1->>IMUX_L2 INT_L_X4Y54/INT_L.NE2END1->>SL1BEG1 INT_R_X3Y48/INT_R.SR1BEG_S0->>IMUX9 INT_R_X3Y48/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X3Y48/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X3Y50/INT_R.NW2END2->>IMUX3 INT_R_X3Y50/INT_R.NW2END2->>NL1BEG1 INT_R_X3Y51/INT_R.NL1END1->>IMUX10 INT_R_X3Y51/INT_R.NL1END1->>IMUX26 INT_R_X3Y51/INT_R.NL1END1->>NN2BEG1 INT_R_X3Y51/INT_R.NL1END1->>NR1BEG1 INT_R_X3Y52/INT_R.NR1END1->>IMUX10 INT_R_X3Y52/INT_R.NR1END1->>IMUX26 INT_R_X3Y53/INT_R.NN2END1->>EL1BEG0 INT_R_X3Y53/INT_R.NN2END1->>IMUX3 INT_R_X3Y53/INT_R.NN2END1->>NE2BEG1 INT_R_X5Y47/INT_R.SE2END3->>WL1BEG2 INT_R_X5Y48/INT_R.NE2END0->>NR1BEG0 INT_R_X5Y49/INT_R.NR1END0->>IMUX8 INT_R_X5Y50/INT_R.EL1END2->>IMUX4 INT_R_X5Y54/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

int_index[31]_i_7_n_0 - 
wires: BRKH_INT_X3Y49/BRKH_INT_SE2A0 BRKH_INT_X4Y49/BRKH_INT_NE2BEG0 BRKH_INT_X4Y49/BRKH_INT_SE2A3 BRKH_INT_X5Y49/BRKH_INT_NE2END_S3_0 CLBLL_L_X4Y47/CLBLL_IMUX24 CLBLL_L_X4Y47/CLBLL_IMUX32 CLBLL_L_X4Y47/CLBLL_IMUX40 CLBLL_L_X4Y47/CLBLL_IMUX8 CLBLL_L_X4Y47/CLBLL_LL_A5 CLBLL_L_X4Y47/CLBLL_LL_B5 CLBLL_L_X4Y47/CLBLL_LL_C1 CLBLL_L_X4Y47/CLBLL_LL_D1 CLBLL_L_X4Y48/CLBLL_IMUX17 CLBLL_L_X4Y48/CLBLL_IMUX32 CLBLL_L_X4Y48/CLBLL_IMUX8 CLBLL_L_X4Y48/CLBLL_LL_A5 CLBLL_L_X4Y48/CLBLL_LL_B3 CLBLL_L_X4Y48/CLBLL_LL_C1 CLBLL_L_X4Y49/CLBLL_IMUX1 CLBLL_L_X4Y49/CLBLL_IMUX22 CLBLL_L_X4Y49/CLBLL_IMUX24 CLBLL_L_X4Y49/CLBLL_LL_A3 CLBLL_L_X4Y49/CLBLL_LL_B5 CLBLL_L_X4Y49/CLBLL_LL_C3 CLBLL_L_X4Y49/CLBLL_SE2A0 CLBLL_L_X4Y49/CLBLL_WL1END1 CLBLL_L_X4Y50/CLBLL_IMUX15 CLBLL_L_X4Y50/CLBLL_IMUX31 CLBLL_L_X4Y50/CLBLL_IMUX7 CLBLL_L_X4Y50/CLBLL_LL_A1 CLBLL_L_X4Y50/CLBLL_LL_B1 CLBLL_L_X4Y50/CLBLL_LL_C5 CLBLL_L_X4Y50/CLBLL_LL_D CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y51/CLBLL_IMUX24 CLBLL_L_X4Y51/CLBLL_IMUX8 CLBLL_L_X4Y51/CLBLL_LL_A5 CLBLL_L_X4Y51/CLBLL_LL_B5 CLBLL_L_X4Y51/CLBLL_SE2A0 CLBLL_L_X4Y51/CLBLL_WR1END0 CLBLL_L_X4Y52/CLBLL_IMUX24 CLBLL_L_X4Y52/CLBLL_IMUX8 CLBLL_L_X4Y52/CLBLL_LL_A5 CLBLL_L_X4Y52/CLBLL_LL_B5 CLBLL_L_X4Y52/CLBLL_WR1END0 CLBLL_L_X4Y53/CLBLL_IMUX11 CLBLL_L_X4Y53/CLBLL_IMUX12 CLBLL_L_X4Y53/CLBLL_IMUX28 CLBLL_L_X4Y53/CLBLL_LL_A4 CLBLL_L_X4Y53/CLBLL_LL_B6 CLBLL_L_X4Y53/CLBLL_LL_C4 CLBLL_L_X4Y54/CLBLL_IMUX15 CLBLL_L_X4Y54/CLBLL_IMUX7 CLBLL_L_X4Y54/CLBLL_LL_A1 CLBLL_L_X4Y54/CLBLL_LL_B1 CLBLM_R_X3Y48/CLBLM_IMUX5 CLBLM_R_X3Y48/CLBLM_L_A6 CLBLM_R_X3Y49/CLBLM_SE2A0 CLBLM_R_X3Y49/CLBLM_WL1END1 CLBLM_R_X3Y50/CLBLM_IMUX9 CLBLM_R_X3Y50/CLBLM_L_A5 CLBLM_R_X3Y51/CLBLM_IMUX0 CLBLM_R_X3Y51/CLBLM_IMUX16 CLBLM_R_X3Y51/CLBLM_L_A3 CLBLM_R_X3Y51/CLBLM_L_B3 CLBLM_R_X3Y51/CLBLM_SE2A0 CLBLM_R_X3Y51/CLBLM_WR1END0 CLBLM_R_X3Y52/CLBLM_IMUX25 CLBLM_R_X3Y52/CLBLM_IMUX9 CLBLM_R_X3Y52/CLBLM_L_A5 CLBLM_R_X3Y52/CLBLM_L_B5 CLBLM_R_X3Y52/CLBLM_WR1END0 CLBLM_R_X3Y53/CLBLM_IMUX9 CLBLM_R_X3Y53/CLBLM_L_A5 CLBLM_R_X5Y49/CLBLM_IMUX11 CLBLM_R_X5Y49/CLBLM_M_A4 CLBLM_R_X5Y50/CLBLM_IMUX8 CLBLM_R_X5Y50/CLBLM_M_A5 CLBLM_R_X5Y54/CLBLM_IMUX2 CLBLM_R_X5Y54/CLBLM_M_A2 INT_L_X4Y47/IMUX_L24 INT_L_X4Y47/IMUX_L32 INT_L_X4Y47/IMUX_L40 INT_L_X4Y47/IMUX_L8 INT_L_X4Y47/SL1END0 INT_L_X4Y48/IMUX_L17 INT_L_X4Y48/IMUX_L32 INT_L_X4Y48/IMUX_L8 INT_L_X4Y48/SL1BEG0 INT_L_X4Y48/SL1END0 INT_L_X4Y49/ER1BEG1 INT_L_X4Y49/IMUX_L1 INT_L_X4Y49/IMUX_L22 INT_L_X4Y49/IMUX_L24 INT_L_X4Y49/NE2BEG0 INT_L_X4Y49/SE2A3 INT_L_X4Y49/SE2END0 INT_L_X4Y49/SL1BEG0 INT_L_X4Y49/WL1BEG1 INT_L_X4Y49/WL1END2 INT_L_X4Y50/IMUX_L15 INT_L_X4Y50/IMUX_L31 INT_L_X4Y50/IMUX_L7 INT_L_X4Y50/LOGIC_OUTS_L15 INT_L_X4Y50/NE2A0 INT_L_X4Y50/NR1BEG3 INT_L_X4Y50/SE2BEG3 INT_L_X4Y50/WR1BEG_S0 INT_L_X4Y51/IMUX_L24 INT_L_X4Y51/IMUX_L8 INT_L_X4Y51/NR1BEG0 INT_L_X4Y51/NR1BEG3 INT_L_X4Y51/NR1END3 INT_L_X4Y51/SE2END0 INT_L_X4Y51/WR1BEG0 INT_L_X4Y51/WR1BEG_S0 INT_L_X4Y52/IMUX_L24 INT_L_X4Y52/IMUX_L8 INT_L_X4Y52/NL1BEG2 INT_L_X4Y52/NN2BEG3 INT_L_X4Y52/NR1END0 INT_L_X4Y52/NR1END3 INT_L_X4Y52/WR1BEG0 INT_L_X4Y53/EL1BEG1 INT_L_X4Y53/IMUX_L11 INT_L_X4Y53/IMUX_L12 INT_L_X4Y53/IMUX_L28 INT_L_X4Y53/NL1END2 INT_L_X4Y53/NN2A3 INT_L_X4Y54/IMUX_L15 INT_L_X4Y54/IMUX_L7 INT_L_X4Y54/NN2END3 INT_R_X3Y48/IMUX5 INT_R_X3Y48/SR1END2 INT_R_X3Y49/SE2A0 INT_R_X3Y49/SR1BEG2 INT_R_X3Y49/WL1END1 INT_R_X3Y50/IMUX9 INT_R_X3Y50/SE2BEG0 INT_R_X3Y50/SR1BEG_S0 INT_R_X3Y50/WR1END_S1_0 INT_R_X3Y51/IMUX0 INT_R_X3Y51/IMUX16 INT_R_X3Y51/NN2BEG0 INT_R_X3Y51/SE2A0 INT_R_X3Y51/WR1END0 INT_R_X3Y51/WR1END_S1_0 INT_R_X3Y52/IMUX25 INT_R_X3Y52/IMUX9 INT_R_X3Y52/NN2A0 INT_R_X3Y52/NN2END_S2_0 INT_R_X3Y52/SE2BEG0 INT_R_X3Y52/SR1BEG_S0 INT_R_X3Y52/WR1END0 INT_R_X3Y53/IMUX9 INT_R_X3Y53/NN2END0 INT_R_X5Y49/ER1END1 INT_R_X5Y49/IMUX11 INT_R_X5Y49/NE2END_S3_0 INT_R_X5Y49/SE2END3 INT_R_X5Y49/WL1BEG2 INT_R_X5Y50/IMUX8 INT_R_X5Y50/NE2END0 INT_R_X5Y53/EL1END1 INT_R_X5Y53/NR1BEG1 INT_R_X5Y54/IMUX2 INT_R_X5Y54/NR1END1 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y50/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X3Y48/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X3Y50/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X3Y53/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y49/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y50/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y54/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X4Y47/INT_L.SL1END0->>IMUX_L24 INT_L_X4Y47/INT_L.SL1END0->>IMUX_L32 INT_L_X4Y47/INT_L.SL1END0->>IMUX_L40 INT_L_X4Y47/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y48/INT_L.SL1END0->>IMUX_L17 INT_L_X4Y48/INT_L.SL1END0->>IMUX_L32 INT_L_X4Y48/INT_L.SL1END0->>IMUX_L8 INT_L_X4Y48/INT_L.SL1END0->>SL1BEG0 INT_L_X4Y49/INT_L.SE2END0->>ER1BEG1 INT_L_X4Y49/INT_L.SE2END0->>IMUX_L1 INT_L_X4Y49/INT_L.SE2END0->>IMUX_L24 INT_L_X4Y49/INT_L.SE2END0->>NE2BEG0 INT_L_X4Y49/INT_L.SE2END0->>SL1BEG0 INT_L_X4Y49/INT_L.WL1END2->>IMUX_L22 INT_L_X4Y49/INT_L.WL1END2->>WL1BEG1 INT_L_X4Y50/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X4Y50/INT_L.LOGIC_OUTS_L15->>IMUX_L31 INT_L_X4Y50/INT_L.LOGIC_OUTS_L15->>IMUX_L7 INT_L_X4Y50/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X4Y50/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_L_X4Y50/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_L_X4Y51/INT_L.NR1END3->>NR1BEG3 INT_L_X4Y51/INT_L.NR1END3->>WR1BEG_S0 INT_L_X4Y51/INT_L.SE2END0->>IMUX_L24 INT_L_X4Y51/INT_L.SE2END0->>IMUX_L8 INT_L_X4Y51/INT_L.SE2END0->>NR1BEG0 INT_L_X4Y52/INT_L.NR1END0->>IMUX_L24 INT_L_X4Y52/INT_L.NR1END0->>IMUX_L8 INT_L_X4Y52/INT_L.NR1END3->>NL1BEG2 INT_L_X4Y52/INT_L.NR1END3->>NN2BEG3 INT_L_X4Y53/INT_L.NL1END2->>EL1BEG1 INT_L_X4Y53/INT_L.NL1END2->>IMUX_L11 INT_L_X4Y53/INT_L.NL1END2->>IMUX_L12 INT_L_X4Y53/INT_L.NL1END2->>IMUX_L28 INT_L_X4Y54/INT_L.NN2END3->>IMUX_L15 INT_L_X4Y54/INT_L.NN2END3->>IMUX_L7 INT_R_X3Y48/INT_R.SR1END2->>IMUX5 INT_R_X3Y49/INT_R.WL1END1->>SR1BEG2 INT_R_X3Y50/INT_R.SR1BEG_S0->>IMUX9 INT_R_X3Y50/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X3Y50/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X3Y51/INT_R.WR1END0->>IMUX0 INT_R_X3Y51/INT_R.WR1END0->>IMUX16 INT_R_X3Y51/INT_R.WR1END0->>NN2BEG0 INT_R_X3Y52/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X3Y52/INT_R.SR1BEG_S0->>IMUX25 INT_R_X3Y52/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X3Y52/INT_R.WR1END0->>IMUX9 INT_R_X3Y53/INT_R.NN2END0->>IMUX9 INT_R_X5Y49/INT_R.ER1END1->>IMUX11 INT_R_X5Y49/INT_R.SE2END3->>WL1BEG2 INT_R_X5Y50/INT_R.NE2END0->>IMUX8 INT_R_X5Y53/INT_R.EL1END1->>NR1BEG1 INT_R_X5Y54/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

int_index[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[10] - 
wires: CLBLL_L_X4Y49/CLBLL_IMUX2 CLBLL_L_X4Y49/CLBLL_LL_A2 CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y49/CLBLL_L_BMUX INT_L_X4Y49/IMUX_L2 INT_L_X4Y49/LOGIC_OUTS_L17 INT_L_X4Y49/SR1BEG_S0 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X4Y49/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y49/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X4Y49/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[11] - 
wires: CLBLL_L_X4Y49/CLBLL_IMUX17 CLBLL_L_X4Y49/CLBLL_LL_B3 CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y49/CLBLL_L_CMUX INT_L_X4Y49/IMUX_L17 INT_L_X4Y49/LOGIC_OUTS_L18 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y49/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y49/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[12] - 
wires: BRKH_INT_X4Y49/BRKH_INT_EL1END_S3_0 BRKH_INT_X4Y49/BRKH_INT_NW2BEG1 CLBLL_L_X4Y49/CLBLL_IMUX31 CLBLL_L_X4Y49/CLBLL_LL_C5 CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y49/CLBLL_L_DMUX CLBLL_L_X4Y50/CLBLL_EL1BEG0 CLBLL_L_X4Y50/CLBLL_NW2A1 CLBLM_R_X3Y50/CLBLM_EL1BEG0 CLBLM_R_X3Y50/CLBLM_NW2A1 INT_L_X4Y49/EL1END_S3_0 INT_L_X4Y49/IMUX_L31 INT_L_X4Y49/LOGIC_OUTS_L19 INT_L_X4Y49/NW2BEG1 INT_L_X4Y50/EL1END0 INT_L_X4Y50/NW2A1 INT_R_X3Y50/EL1BEG0 INT_R_X3Y50/NW2END1 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X4Y49/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y49/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X4Y49/INT_L.LOGIC_OUTS_L19->>NW2BEG1 INT_R_X3Y50/INT_R.NW2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[13] - 
wires: CLBLL_L_X4Y50/CLBLL_IMUX1 CLBLL_L_X4Y50/CLBLL_LL_A3 CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y50/CLBLL_L_AMUX INT_L_X4Y50/FAN_ALT5 INT_L_X4Y50/FAN_BOUNCE5 INT_L_X4Y50/IMUX_L1 INT_L_X4Y50/LOGIC_OUTS_L16 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y50/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y50/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y50/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X4Y50/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[14] - 
wires: CLBLL_L_X4Y50/CLBLL_IMUX17 CLBLL_L_X4Y50/CLBLL_LL_B3 CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y50/CLBLL_L_BMUX INT_L_X4Y50/IMUX_L17 INT_L_X4Y50/LOGIC_OUTS_L17 INT_L_X4Y50/SR1BEG_S0 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y50/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y50/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X4Y50/INT_L.SR1BEG_S0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[15] - 
wires: CLBLL_L_X4Y50/CLBLL_IMUX29 CLBLL_L_X4Y50/CLBLL_LL_C2 CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y50/CLBLL_L_CMUX INT_L_X4Y50/BYP_ALT1 INT_L_X4Y50/BYP_BOUNCE1 INT_L_X4Y50/IMUX_L29 INT_L_X4Y50/LOGIC_OUTS_L18 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y50/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y50/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y50/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X4Y50/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[16] - 
wires: CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y50/CLBLL_L_DMUX CLBLL_L_X4Y50/CLBLL_WL1END0 CLBLM_R_X3Y50/CLBLM_IMUX10 CLBLM_R_X3Y50/CLBLM_L_A4 CLBLM_R_X3Y50/CLBLM_WL1END0 INT_L_X4Y50/LOGIC_OUTS_L19 INT_L_X4Y50/WL1BEG0 INT_R_X3Y50/IMUX10 INT_R_X3Y50/WL1END0 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X3Y50/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X4Y50/INT_L.LOGIC_OUTS_L19->>WL1BEG0 INT_R_X3Y50/INT_R.WL1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[17] - 
wires: CLBLL_L_X4Y51/CLBLL_IMUX1 CLBLL_L_X4Y51/CLBLL_LL_A3 CLBLL_L_X4Y51/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y51/CLBLL_L_AMUX INT_L_X4Y51/FAN_ALT5 INT_L_X4Y51/FAN_BOUNCE5 INT_L_X4Y51/IMUX_L1 INT_L_X4Y51/LOGIC_OUTS_L16 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y51/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y51/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y51/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X4Y51/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[18] - 
wires: CLBLL_L_X4Y51/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y51/CLBLL_L_BMUX CLBLL_L_X4Y51/CLBLL_WL1END2 CLBLM_R_X3Y51/CLBLM_IMUX5 CLBLM_R_X3Y51/CLBLM_L_A6 CLBLM_R_X3Y51/CLBLM_WL1END2 INT_L_X4Y51/LOGIC_OUTS_L17 INT_L_X4Y51/WL1BEG2 INT_R_X3Y51/IMUX5 INT_R_X3Y51/WL1END2 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y51/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X3Y51/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[19] - 
wires: CLBLL_L_X4Y51/CLBLL_IMUX17 CLBLL_L_X4Y51/CLBLL_LL_B3 CLBLL_L_X4Y51/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y51/CLBLL_L_CMUX INT_L_X4Y51/IMUX_L17 INT_L_X4Y51/LOGIC_OUTS_L18 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y51/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y51/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[1] - 
wires: CLBLL_L_X4Y47/CLBLL_IMUX11 CLBLL_L_X4Y47/CLBLL_LL_A4 CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y47/CLBLL_L_AMUX INT_L_X4Y47/FAN_ALT5 INT_L_X4Y47/FAN_BOUNCE5 INT_L_X4Y47/IMUX_L11 INT_L_X4Y47/LOGIC_OUTS_L16 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y47/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y47/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y47/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X4Y47/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[20] - 
wires: CLBLL_L_X4Y51/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y51/CLBLL_L_DMUX CLBLL_L_X4Y52/CLBLL_NW2A1 CLBLM_R_X3Y51/CLBLM_IMUX19 CLBLM_R_X3Y51/CLBLM_L_B2 CLBLM_R_X3Y52/CLBLM_NW2A1 INT_L_X4Y51/LOGIC_OUTS_L19 INT_L_X4Y51/NW2BEG1 INT_L_X4Y52/NW2A1 INT_R_X3Y51/IMUX19 INT_R_X3Y51/SR1END1 INT_R_X3Y52/NW2END1 INT_R_X3Y52/SR1BEG1 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X3Y51/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X4Y51/INT_L.LOGIC_OUTS_L19->>NW2BEG1 INT_R_X3Y51/INT_R.SR1END1->>IMUX19 INT_R_X3Y52/INT_R.NW2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[21] - 
wires: CLBLL_L_X4Y52/CLBLL_IMUX11 CLBLL_L_X4Y52/CLBLL_LL_A4 CLBLL_L_X4Y52/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y52/CLBLL_L_AMUX INT_L_X4Y52/FAN_ALT5 INT_L_X4Y52/FAN_BOUNCE5 INT_L_X4Y52/IMUX_L11 INT_L_X4Y52/LOGIC_OUTS_L16 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X4Y52/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y52/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y52/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X4Y52/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[22] - 
wires: CLBLL_L_X4Y52/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y52/CLBLL_L_BMUX CLBLL_L_X4Y52/CLBLL_WL1END2 CLBLM_R_X3Y52/CLBLM_IMUX5 CLBLM_R_X3Y52/CLBLM_L_A6 CLBLM_R_X3Y52/CLBLM_WL1END2 INT_L_X4Y52/LOGIC_OUTS_L17 INT_L_X4Y52/WL1BEG2 INT_R_X3Y52/IMUX5 INT_R_X3Y52/WL1END2 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X4Y52/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X3Y52/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[23] - 
wires: CLBLL_L_X4Y51/CLBLL_WL1END3 CLBLL_L_X4Y52/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y52/CLBLL_L_CMUX CLBLM_R_X3Y51/CLBLM_WL1END3 CLBLM_R_X3Y52/CLBLM_IMUX16 CLBLM_R_X3Y52/CLBLM_L_B3 INT_L_X4Y51/WL1BEG3 INT_L_X4Y52/LOGIC_OUTS_L18 INT_L_X4Y52/WL1BEG_N3 INT_R_X3Y51/WL1END3 INT_R_X3Y52/IMUX16 INT_R_X3Y52/WL1END_N1_3 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X3Y52/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X4Y52/INT_L.LOGIC_OUTS_L18->>WL1BEG_N3 INT_R_X3Y52/INT_R.WL1END_N1_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[24] - 
wires: CLBLL_L_X4Y52/CLBLL_IMUX18 CLBLL_L_X4Y52/CLBLL_LL_B2 CLBLL_L_X4Y52/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y52/CLBLL_L_DMUX INT_L_X4Y52/IMUX_L18 INT_L_X4Y52/LOGIC_OUTS_L19 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y52/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y52/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[25] - 
wires: CLBLL_L_X4Y53/CLBLL_IMUX7 CLBLL_L_X4Y53/CLBLL_LL_A1 CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y53/CLBLL_L_AMUX INT_L_X4Y53/BYP_ALT3 INT_L_X4Y53/BYP_BOUNCE3 INT_L_X4Y53/IMUX_L7 INT_L_X4Y53/LOGIC_OUTS_L16 INT_L_X4Y54/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X4Y53/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y53/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X4Y53/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X4Y53/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[26] - 
wires: CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y53/CLBLL_L_BMUX CLBLL_L_X4Y53/CLBLL_WL1END2 CLBLM_R_X3Y53/CLBLM_IMUX6 CLBLM_R_X3Y53/CLBLM_L_A1 CLBLM_R_X3Y53/CLBLM_WL1END2 INT_L_X4Y53/LOGIC_OUTS_L17 INT_L_X4Y53/WL1BEG2 INT_R_X3Y53/IMUX6 INT_R_X3Y53/WL1END2 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X3Y53/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X4Y53/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X3Y53/INT_R.WL1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[27] - 
wires: CLBLL_L_X4Y53/CLBLL_IMUX17 CLBLL_L_X4Y53/CLBLL_LL_B3 CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y53/CLBLL_L_CMUX INT_L_X4Y53/IMUX_L17 INT_L_X4Y53/LOGIC_OUTS_L18 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y53/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y53/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[28] - 
wires: CLBLL_L_X4Y53/CLBLL_IMUX22 CLBLL_L_X4Y53/CLBLL_LL_C3 CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y53/CLBLL_L_DMUX INT_L_X4Y53/BYP_ALT4 INT_L_X4Y53/BYP_BOUNCE4 INT_L_X4Y53/IMUX_L22 INT_L_X4Y53/LOGIC_OUTS_L19 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y53/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y53/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y53/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X4Y53/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[29] - 
wires: CLBLL_L_X4Y54/CLBLL_IMUX1 CLBLL_L_X4Y54/CLBLL_LL_A3 CLBLL_L_X4Y54/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y54/CLBLL_L_AMUX INT_L_X4Y54/FAN_ALT5 INT_L_X4Y54/FAN_BOUNCE5 INT_L_X4Y54/IMUX_L1 INT_L_X4Y54/LOGIC_OUTS_L16 
pips: CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y54/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y54/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y54/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X4Y54/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[2] - 
wires: CLBLL_L_X4Y46/CLBLL_SW2A3 CLBLL_L_X4Y47/CLBLL_ER1BEG0 CLBLL_L_X4Y47/CLBLL_IMUX18 CLBLL_L_X4Y47/CLBLL_LL_B2 CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y47/CLBLL_L_BMUX CLBLM_R_X3Y46/CLBLM_SW2A3 CLBLM_R_X3Y47/CLBLM_ER1BEG0 INT_L_X4Y46/SW2A3 INT_L_X4Y47/ER1END0 INT_L_X4Y47/IMUX_L18 INT_L_X4Y47/LOGIC_OUTS_L17 INT_L_X4Y47/SW2BEG3 INT_R_X3Y46/ER1BEG_S0 INT_R_X3Y46/SW2END3 INT_R_X3Y47/ER1BEG0 INT_R_X3Y47/SW2END_N0_3 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y47/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y47/INT_L.ER1END0->>IMUX_L18 INT_L_X4Y47/INT_L.LOGIC_OUTS_L17->>SW2BEG3 INT_R_X3Y46/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[30] - 
wires: CLBLL_L_X4Y54/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y54/CLBLL_L_BMUX CLBLM_R_X5Y54/CLBLM_IMUX4 CLBLM_R_X5Y54/CLBLM_M_A6 INT_L_X4Y54/EL1BEG2 INT_L_X4Y54/LOGIC_OUTS_L17 INT_R_X5Y54/EL1END2 INT_R_X5Y54/IMUX4 
pips: CLBLL_L_X4Y54/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X5Y54/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X4Y54/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X5Y54/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[31]_i_1_n_0 - 
wires: BRKH_INT_X4Y49/BRKH_INT_NN2A1 BRKH_INT_X5Y49/BRKH_INT_NN2BEG2 CLBLL_L_X4Y47/CLBLL_CTRL1 CLBLL_L_X4Y47/CLBLL_LL_SR CLBLL_L_X4Y48/CLBLL_CTRL1 CLBLL_L_X4Y48/CLBLL_ER1BEG2 CLBLL_L_X4Y48/CLBLL_LL_SR CLBLL_L_X4Y48/CLBLL_SW2A1 CLBLL_L_X4Y48/CLBLL_WR1END2 CLBLL_L_X4Y49/CLBLL_CTRL1 CLBLL_L_X4Y49/CLBLL_LL_SR CLBLL_L_X4Y50/CLBLL_CTRL1 CLBLL_L_X4Y50/CLBLL_LL_SR CLBLL_L_X4Y51/CLBLL_CTRL1 CLBLL_L_X4Y51/CLBLL_ER1BEG2 CLBLL_L_X4Y51/CLBLL_LL_SR CLBLL_L_X4Y51/CLBLL_WR1END2 CLBLL_L_X4Y51/CLBLL_WW2END1 CLBLL_L_X4Y52/CLBLL_CTRL1 CLBLL_L_X4Y52/CLBLL_LL_SR CLBLL_L_X4Y52/CLBLL_WR1END2 CLBLL_L_X4Y53/CLBLL_CTRL1 CLBLL_L_X4Y53/CLBLL_LL_SR CLBLL_L_X4Y53/CLBLL_WR1END2 CLBLL_L_X4Y54/CLBLL_CTRL1 CLBLL_L_X4Y54/CLBLL_LL_SR CLBLM_R_X3Y48/CLBLM_CTRL0 CLBLM_R_X3Y48/CLBLM_ER1BEG2 CLBLM_R_X3Y48/CLBLM_L_SR CLBLM_R_X3Y48/CLBLM_SW2A1 CLBLM_R_X3Y48/CLBLM_WR1END2 CLBLM_R_X3Y50/CLBLM_CTRL0 CLBLM_R_X3Y50/CLBLM_L_SR CLBLM_R_X3Y51/CLBLM_CTRL0 CLBLM_R_X3Y51/CLBLM_ER1BEG2 CLBLM_R_X3Y51/CLBLM_L_SR CLBLM_R_X3Y51/CLBLM_WR1END2 CLBLM_R_X3Y51/CLBLM_WW2END1 CLBLM_R_X3Y52/CLBLM_CTRL0 CLBLM_R_X3Y52/CLBLM_L_SR CLBLM_R_X3Y52/CLBLM_WR1END2 CLBLM_R_X3Y53/CLBLM_CTRL0 CLBLM_R_X3Y53/CLBLM_L_SR CLBLM_R_X3Y53/CLBLM_WR1END2 CLBLM_R_X5Y48/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y48/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y48/CLBLM_M_A CLBLM_R_X5Y48/CLBLM_M_AMUX CLBLM_R_X5Y49/CLBLM_CTRL1 CLBLM_R_X5Y49/CLBLM_M_SR CLBLM_R_X5Y50/CLBLM_CTRL1 CLBLM_R_X5Y50/CLBLM_M_SR CLBLM_R_X5Y54/CLBLM_CTRL1 CLBLM_R_X5Y54/CLBLM_M_SR INT_L_X4Y47/CTRL_L1 INT_L_X4Y47/FAN_ALT1 INT_L_X4Y47/FAN_BOUNCE1 INT_L_X4Y47/SW2END2 INT_L_X4Y48/CTRL_L1 INT_L_X4Y48/ER1END2 INT_L_X4Y48/NN2BEG1 INT_L_X4Y48/SW2A1 INT_L_X4Y48/WR1BEG2 INT_L_X4Y48/WR1END1 INT_L_X4Y49/CTRL_L1 INT_L_X4Y49/NN2A1 INT_L_X4Y49/SW2BEG1 INT_L_X4Y49/WR1END2 INT_L_X4Y50/BYP_ALT4 INT_L_X4Y50/BYP_BOUNCE4 INT_L_X4Y50/CTRL_L1 INT_L_X4Y50/NN2END1 INT_L_X4Y50/NR1BEG1 INT_L_X4Y51/CTRL_L1 INT_L_X4Y51/ER1END2 INT_L_X4Y51/NR1BEG1 INT_L_X4Y51/NR1END1 INT_L_X4Y51/WR1BEG2 INT_L_X4Y51/WW2A1 INT_L_X4Y52/CTRL_L1 INT_L_X4Y52/NR1END1 INT_L_X4Y52/WR1BEG2 INT_L_X4Y52/WR1END2 INT_L_X4Y53/CTRL_L1 INT_L_X4Y53/NW2END1 INT_L_X4Y53/SR1END2 INT_L_X4Y53/WR1BEG2 INT_L_X4Y54/CTRL_L1 INT_L_X4Y54/SR1BEG2 INT_L_X4Y54/WR1END2 INT_R_X3Y48/CTRL0 INT_R_X3Y48/ER1BEG2 INT_R_X3Y48/SW2END1 INT_R_X3Y48/WR1END2 INT_R_X3Y50/CTRL0 INT_R_X3Y50/SR1END2 INT_R_X3Y51/CTRL0 INT_R_X3Y51/ER1BEG2 INT_R_X3Y51/SR1BEG2 INT_R_X3Y51/WR1END2 INT_R_X3Y51/WW2END1 INT_R_X3Y52/CTRL0 INT_R_X3Y52/WR1END2 INT_R_X3Y53/CTRL0 INT_R_X3Y53/WR1END2 INT_R_X5Y47/SW2A2 INT_R_X5Y48/LOGIC_OUTS12 INT_R_X5Y48/LOGIC_OUTS20 INT_R_X5Y48/NL1BEG1 INT_R_X5Y48/NR1BEG2 INT_R_X5Y48/SW2BEG2 INT_R_X5Y48/WR1BEG1 INT_R_X5Y49/CTRL1 INT_R_X5Y49/NL1END1 INT_R_X5Y49/NN2BEG2 INT_R_X5Y49/NR1END2 INT_R_X5Y49/WR1BEG2 INT_R_X5Y50/CTRL1 INT_R_X5Y50/NN2A2 INT_R_X5Y50/SR1END2 INT_R_X5Y51/NL1BEG1 INT_R_X5Y51/NN2BEG2 INT_R_X5Y51/NN2END2 INT_R_X5Y51/SR1BEG2 INT_R_X5Y51/WW2BEG1 INT_R_X5Y52/NL1END1 INT_R_X5Y52/NN2A2 INT_R_X5Y52/NW2BEG1 INT_R_X5Y52/WR1BEG2 INT_R_X5Y53/NL1BEG1 INT_R_X5Y53/NN2END2 INT_R_X5Y53/NR1BEG2 INT_R_X5Y53/NW2A1 INT_R_X5Y54/CTRL1 INT_R_X5Y54/NL1END1 INT_R_X5Y54/NR1END2 INT_R_X5Y54/WR1BEG2 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y48/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y49/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y50/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y51/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y52/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y53/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X4Y54/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_R_X3Y48/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y50/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y51/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y52/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X3Y53/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y48/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X5Y48/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y48/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y49/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y50/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y54/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X4Y47/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X4Y47/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X4Y47/INT_L.SW2END2->>FAN_ALT1 INT_L_X4Y48/INT_L.ER1END2->>CTRL_L1 INT_L_X4Y48/INT_L.WR1END1->>NN2BEG1 INT_L_X4Y48/INT_L.WR1END1->>WR1BEG2 INT_L_X4Y49/INT_L.WR1END2->>CTRL_L1 INT_L_X4Y49/INT_L.WR1END2->>SW2BEG1 INT_L_X4Y50/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y50/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X4Y50/INT_L.NN2END1->>BYP_ALT4 INT_L_X4Y50/INT_L.NN2END1->>NR1BEG1 INT_L_X4Y51/INT_L.ER1END2->>CTRL_L1 INT_L_X4Y51/INT_L.NR1END1->>NR1BEG1 INT_L_X4Y51/INT_L.NR1END1->>WR1BEG2 INT_L_X4Y52/INT_L.NR1END1->>WR1BEG2 INT_L_X4Y52/INT_L.WR1END2->>CTRL_L1 INT_L_X4Y53/INT_L.NW2END1->>WR1BEG2 INT_L_X4Y53/INT_L.SR1END2->>CTRL_L1 INT_L_X4Y54/INT_L.WR1END2->>CTRL_L1 INT_L_X4Y54/INT_L.WR1END2->>SR1BEG2 INT_R_X3Y48/INT_R.SW2END1->>ER1BEG2 INT_R_X3Y48/INT_R.WR1END2->>CTRL0 INT_R_X3Y50/INT_R.SR1END2->>CTRL0 INT_R_X3Y51/INT_R.WR1END2->>CTRL0 INT_R_X3Y51/INT_R.WW2END1->>ER1BEG2 INT_R_X3Y51/INT_R.WW2END1->>SR1BEG2 INT_R_X3Y52/INT_R.WR1END2->>CTRL0 INT_R_X3Y53/INT_R.WR1END2->>CTRL0 INT_R_X5Y48/INT_R.LOGIC_OUTS12->>WR1BEG1 INT_R_X5Y48/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X5Y48/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X5Y48/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X5Y49/INT_R.NL1END1->>WR1BEG2 INT_R_X5Y49/INT_R.NR1END2->>CTRL1 INT_R_X5Y49/INT_R.NR1END2->>NN2BEG2 INT_R_X5Y50/INT_R.SR1END2->>CTRL1 INT_R_X5Y51/INT_R.NN2END2->>NL1BEG1 INT_R_X5Y51/INT_R.NN2END2->>NN2BEG2 INT_R_X5Y51/INT_R.NN2END2->>SR1BEG2 INT_R_X5Y51/INT_R.NN2END2->>WW2BEG1 INT_R_X5Y52/INT_R.NL1END1->>NW2BEG1 INT_R_X5Y52/INT_R.NL1END1->>WR1BEG2 INT_R_X5Y53/INT_R.NN2END2->>NL1BEG1 INT_R_X5Y53/INT_R.NN2END2->>NR1BEG2 INT_R_X5Y54/INT_R.NL1END1->>WR1BEG2 INT_R_X5Y54/INT_R.NR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

int_index[31]_i_10_n_0 - 
wires: CLBLL_L_X4Y53/CLBLL_LL_D CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS15 CLBLM_R_X5Y52/CLBLM_IMUX7 CLBLM_R_X5Y52/CLBLM_M_A1 INT_L_X4Y52/SE2A3 INT_L_X4Y53/LOGIC_OUTS_L15 INT_L_X4Y53/SE2BEG3 INT_R_X5Y52/IMUX7 INT_R_X5Y52/SE2END3 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y53/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_R_X5Y52/INT_R.SE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg_n_0_[26] - 
wires: CLBLL_L_X4Y53/CLBLL_EL1BEG2 CLBLL_L_X4Y53/CLBLL_IMUX13 CLBLL_L_X4Y53/CLBLL_IMUX44 CLBLL_L_X4Y53/CLBLL_LL_D4 CLBLL_L_X4Y53/CLBLL_L_B6 CLBLM_R_X3Y53/CLBLM_EL1BEG2 CLBLM_R_X3Y53/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y53/CLBLM_L_AQ INT_L_X4Y53/EL1END2 INT_L_X4Y53/IMUX_L13 INT_L_X4Y53/IMUX_L44 INT_R_X3Y53/EL1BEG2 INT_R_X3Y53/LOGIC_OUTS0 INT_R_X3Y53/NL1BEG_N3 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X3Y53/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y53/INT_L.EL1END2->>IMUX_L13 INT_L_X4Y53/INT_L.EL1END2->>IMUX_L44 INT_R_X3Y53/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X3Y53/INT_R.NL1BEG_N3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[27] - 
wires: CLBLL_L_X4Y53/CLBLL_IMUX34 CLBLL_L_X4Y53/CLBLL_IMUX40 CLBLL_L_X4Y53/CLBLL_LL_BQ CLBLL_L_X4Y53/CLBLL_LL_D1 CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y53/CLBLL_L_C6 INT_L_X4Y52/FAN_BOUNCE_S3_2 INT_L_X4Y53/FAN_ALT2 INT_L_X4Y53/FAN_BOUNCE2 INT_L_X4Y53/IMUX_L34 INT_L_X4Y53/IMUX_L40 INT_L_X4Y53/LOGIC_OUTS_L5 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y53/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y53/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y53/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X4Y53/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X4Y53/INT_L.LOGIC_OUTS_L5->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[24] - 
wires: CLBLL_L_X4Y52/CLBLL_IMUX42 CLBLL_L_X4Y52/CLBLL_LL_BQ CLBLL_L_X4Y52/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y52/CLBLL_L_D6 CLBLL_L_X4Y53/CLBLL_IMUX43 CLBLL_L_X4Y53/CLBLL_LL_D6 INT_L_X4Y52/IMUX_L42 INT_L_X4Y52/LOGIC_OUTS_L5 INT_L_X4Y52/NR1BEG1 INT_L_X4Y53/IMUX_L43 INT_L_X4Y53/NR1END1 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X4Y52/INT_L.LOGIC_OUTS_L5->>IMUX_L42 INT_L_X4Y52/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X4Y53/INT_L.NR1END1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[25] - 
wires: CLBLL_L_X4Y53/CLBLL_IMUX45 CLBLL_L_X4Y53/CLBLL_IMUX5 CLBLL_L_X4Y53/CLBLL_LL_AQ CLBLL_L_X4Y53/CLBLL_LL_D2 CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y53/CLBLL_L_A6 INT_L_X4Y53/IMUX_L45 INT_L_X4Y53/IMUX_L5 INT_L_X4Y53/LOGIC_OUTS_L4 INT_L_X4Y53/NL1BEG_N3 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y53/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y53/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y53/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X4Y53/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index[31]_i_11_n_0 - 
wires: BRKH_INT_X4Y49/BRKH_INT_SS2A2 CLBLL_L_X4Y48/CLBLL_IMUX44 CLBLL_L_X4Y48/CLBLL_LL_D4 CLBLL_L_X4Y54/CLBLL_LL_C CLBLL_L_X4Y54/CLBLL_LOGIC_OUTS14 INT_L_X4Y48/IMUX_L44 INT_L_X4Y48/SS2END2 INT_L_X4Y49/SS2A2 INT_L_X4Y50/SS2BEG2 INT_L_X4Y50/SS2END2 INT_L_X4Y51/SS2A2 INT_L_X4Y52/SS2BEG2 INT_L_X4Y52/SS2END2 INT_L_X4Y53/SS2A2 INT_L_X4Y54/LOGIC_OUTS_L14 INT_L_X4Y54/SS2BEG2 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y54/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X4Y48/INT_L.SS2END2->>IMUX_L44 INT_L_X4Y50/INT_L.SS2END2->>SS2BEG2 INT_L_X4Y52/INT_L.SS2END2->>SS2BEG2 INT_L_X4Y54/INT_L.LOGIC_OUTS_L14->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg_n_0_[28] - 
wires: CLBLL_L_X4Y52/CLBLL_SW2A2 CLBLL_L_X4Y53/CLBLL_EL1BEG1 CLBLL_L_X4Y53/CLBLL_IMUX42 CLBLL_L_X4Y53/CLBLL_LL_CQ CLBLL_L_X4Y53/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y53/CLBLL_L_D6 CLBLL_L_X4Y54/CLBLL_IMUX28 CLBLL_L_X4Y54/CLBLL_LL_C4 CLBLM_R_X3Y52/CLBLM_SW2A2 CLBLM_R_X3Y53/CLBLM_EL1BEG1 INT_L_X4Y52/SW2A2 INT_L_X4Y53/EL1END1 INT_L_X4Y53/IMUX_L42 INT_L_X4Y53/LOGIC_OUTS_L6 INT_L_X4Y53/NR1BEG2 INT_L_X4Y53/SW2BEG2 INT_L_X4Y54/IMUX_L28 INT_L_X4Y54/NR1END2 INT_R_X3Y52/NL1BEG2 INT_R_X3Y52/SW2END2 INT_R_X3Y53/EL1BEG1 INT_R_X3Y53/NL1END2 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y53/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X4Y53/INT_L.EL1END1->>IMUX_L42 INT_L_X4Y53/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X4Y53/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X4Y54/INT_L.NR1END2->>IMUX_L28 INT_R_X3Y52/INT_R.SW2END2->>NL1BEG2 INT_R_X3Y53/INT_R.NL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[31] - 
wires: CLBLL_L_X4Y54/CLBLL_IMUX32 CLBLL_L_X4Y54/CLBLL_IMUX34 CLBLL_L_X4Y54/CLBLL_LL_BQ CLBLL_L_X4Y54/CLBLL_LL_C1 CLBLL_L_X4Y54/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y54/CLBLL_L_C6 INT_L_X4Y53/FAN_BOUNCE_S3_2 INT_L_X4Y54/FAN_ALT2 INT_L_X4Y54/FAN_BOUNCE2 INT_L_X4Y54/IMUX_L32 INT_L_X4Y54/IMUX_L34 INT_L_X4Y54/LOGIC_OUTS_L5 
pips: CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y54/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y54/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y54/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X4Y54/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X4Y54/INT_L.LOGIC_OUTS_L5->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[29] - 
wires: CLBLL_L_X4Y54/CLBLL_IMUX35 CLBLL_L_X4Y54/CLBLL_IMUX5 CLBLL_L_X4Y54/CLBLL_LL_AQ CLBLL_L_X4Y54/CLBLL_LL_C6 CLBLL_L_X4Y54/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y54/CLBLL_L_A6 INT_L_X4Y54/BYP_ALT1 INT_L_X4Y54/BYP_BOUNCE1 INT_L_X4Y54/IMUX_L35 INT_L_X4Y54/IMUX_L5 INT_L_X4Y54/LOGIC_OUTS_L4 
pips: CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y54/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y54/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y54/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X4Y54/INT_L.BYP_BOUNCE1->>IMUX_L5 INT_L_X4Y54/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index[31]_i_12_n_0 - 
wires: BRKH_INT_X4Y49/BRKH_INT_NN2BEG3 CLBLL_L_X4Y49/CLBLL_LL_D CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y50/CLBLL_IMUX47 CLBLL_L_X4Y50/CLBLL_LL_D5 INT_L_X4Y49/LOGIC_OUTS_L15 INT_L_X4Y49/NN2BEG3 INT_L_X4Y50/IMUX_L47 INT_L_X4Y50/NN2A3 INT_L_X4Y50/SR1END3 INT_L_X4Y51/NN2END3 INT_L_X4Y51/SR1BEG3 INT_L_X4Y51/SR1END_N3_3 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X4Y49/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X4Y50/INT_L.SR1END3->>IMUX_L47 INT_L_X4Y51/INT_L.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg_n_0_[10] - 
wires: CLBLL_L_X4Y49/CLBLL_IMUX13 CLBLL_L_X4Y49/CLBLL_IMUX43 CLBLL_L_X4Y49/CLBLL_LL_AQ CLBLL_L_X4Y49/CLBLL_LL_D6 CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y49/CLBLL_L_B6 INT_L_X4Y49/BYP_ALT1 INT_L_X4Y49/BYP_BOUNCE1 INT_L_X4Y49/IMUX_L13 INT_L_X4Y49/IMUX_L43 INT_L_X4Y49/LOGIC_OUTS_L4 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y49/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X4Y49/INT_L.BYP_BOUNCE1->>IMUX_L13 INT_L_X4Y49/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X4Y49/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[11] - 
wires: CLBLL_L_X4Y49/CLBLL_IMUX34 CLBLL_L_X4Y49/CLBLL_IMUX44 CLBLL_L_X4Y49/CLBLL_LL_BQ CLBLL_L_X4Y49/CLBLL_LL_D4 CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y49/CLBLL_L_C6 INT_L_X4Y49/BYP_ALT4 INT_L_X4Y49/BYP_BOUNCE4 INT_L_X4Y49/IMUX_L34 INT_L_X4Y49/IMUX_L44 INT_L_X4Y49/LOGIC_OUTS_L5 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X4Y49/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y49/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y49/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X4Y49/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X4Y49/INT_L.LOGIC_OUTS_L5->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[8] - 
wires: CLBLL_L_X4Y47/CLBLL_SW2A2 CLBLL_L_X4Y48/CLBLL_EL1BEG1 CLBLL_L_X4Y48/CLBLL_IMUX42 CLBLL_L_X4Y48/CLBLL_LL_CQ CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y48/CLBLL_L_D6 CLBLL_L_X4Y49/CLBLL_IMUX45 CLBLL_L_X4Y49/CLBLL_LL_D2 CLBLM_R_X3Y47/CLBLM_SW2A2 CLBLM_R_X3Y48/CLBLM_EL1BEG1 INT_L_X4Y47/SW2A2 INT_L_X4Y48/EL1END1 INT_L_X4Y48/IMUX_L42 INT_L_X4Y48/LOGIC_OUTS_L6 INT_L_X4Y48/NR1BEG2 INT_L_X4Y48/SW2BEG2 INT_L_X4Y49/IMUX_L45 INT_L_X4Y49/NR1END2 INT_R_X3Y47/NL1BEG2 INT_R_X3Y47/SW2END2 INT_R_X3Y48/EL1BEG1 INT_R_X3Y48/NL1END2 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y48/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X4Y48/INT_L.EL1END1->>IMUX_L42 INT_L_X4Y48/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X4Y48/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X4Y49/INT_L.NR1END2->>IMUX_L45 INT_R_X3Y47/INT_R.SW2END2->>NL1BEG2 INT_R_X3Y48/INT_R.NL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[9] - 
wires: BRKH_INT_X4Y49/BRKH_INT_NW2END_S0_0 BRKH_INT_X5Y49/BRKH_INT_NW2BEG0 CLBLL_L_X4Y49/CLBLL_IMUX47 CLBLL_L_X4Y49/CLBLL_IMUX5 CLBLL_L_X4Y49/CLBLL_LL_D5 CLBLL_L_X4Y49/CLBLL_L_A6 CLBLM_R_X5Y49/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y49/CLBLM_M_AQ INT_L_X4Y49/FAN_ALT3 INT_L_X4Y49/FAN_BOUNCE3 INT_L_X4Y49/IMUX_L47 INT_L_X4Y49/IMUX_L5 INT_L_X4Y49/NW2END_S0_0 INT_L_X4Y50/NW2END0 INT_R_X5Y49/LOGIC_OUTS4 INT_R_X5Y49/NW2BEG0 INT_R_X5Y50/NW2A0 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X5Y49/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y49/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y49/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X4Y49/INT_L.NW2END_S0_0->>FAN_ALT3 INT_L_X4Y49/INT_L.NW2END_S0_0->>IMUX_L47 INT_R_X5Y49/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index[31]_i_2_n_0 - 
wires: BRKH_INT_X4Y49/BRKH_INT_NE2BEG2 BRKH_INT_X4Y49/BRKH_INT_NN2A2 CLBLL_L_X4Y47/CLBLL_FAN7 CLBLL_L_X4Y47/CLBLL_LL_CE CLBLL_L_X4Y48/CLBLL_FAN7 CLBLL_L_X4Y48/CLBLL_LL_CE CLBLL_L_X4Y48/CLBLL_NW2A2 CLBLL_L_X4Y49/CLBLL_FAN7 CLBLL_L_X4Y49/CLBLL_LL_CE CLBLL_L_X4Y50/CLBLL_FAN7 CLBLL_L_X4Y50/CLBLL_LL_CE CLBLL_L_X4Y50/CLBLL_WL1END1 CLBLL_L_X4Y51/CLBLL_FAN7 CLBLL_L_X4Y51/CLBLL_LL_CE CLBLL_L_X4Y51/CLBLL_NW2A2 CLBLL_L_X4Y52/CLBLL_FAN7 CLBLL_L_X4Y52/CLBLL_LL_CE CLBLL_L_X4Y52/CLBLL_NW2A2 CLBLL_L_X4Y53/CLBLL_FAN7 CLBLL_L_X4Y53/CLBLL_LL_CE CLBLL_L_X4Y53/CLBLL_NW2A2 CLBLL_L_X4Y54/CLBLL_FAN7 CLBLL_L_X4Y54/CLBLL_LL_CE CLBLL_L_X4Y54/CLBLL_NE2A2 CLBLM_R_X3Y48/CLBLM_FAN6 CLBLM_R_X3Y48/CLBLM_L_CE CLBLM_R_X3Y48/CLBLM_NW2A2 CLBLM_R_X3Y50/CLBLM_FAN6 CLBLM_R_X3Y50/CLBLM_L_CE CLBLM_R_X3Y50/CLBLM_WL1END1 CLBLM_R_X3Y51/CLBLM_FAN6 CLBLM_R_X3Y51/CLBLM_L_CE CLBLM_R_X3Y51/CLBLM_NW2A2 CLBLM_R_X3Y52/CLBLM_FAN6 CLBLM_R_X3Y52/CLBLM_L_CE CLBLM_R_X3Y52/CLBLM_NW2A2 CLBLM_R_X3Y53/CLBLM_FAN6 CLBLM_R_X3Y53/CLBLM_L_CE CLBLM_R_X3Y53/CLBLM_NW2A2 CLBLM_R_X3Y54/CLBLM_NE2A2 CLBLM_R_X5Y47/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y47/CLBLM_M_A CLBLM_R_X5Y47/CLBLM_M_AMUX CLBLM_R_X5Y49/CLBLM_FAN7 CLBLM_R_X5Y49/CLBLM_M_CE CLBLM_R_X5Y50/CLBLM_FAN7 CLBLM_R_X5Y50/CLBLM_M_CE CLBLM_R_X5Y54/CLBLM_FAN7 CLBLM_R_X5Y54/CLBLM_M_CE INT_L_X4Y47/FAN_ALT7 INT_L_X4Y47/FAN_L7 INT_L_X4Y47/NN2BEG2 INT_L_X4Y47/NW2BEG2 INT_L_X4Y47/WL1END1 INT_L_X4Y48/FAN_ALT7 INT_L_X4Y48/FAN_L7 INT_L_X4Y48/NN2A2 INT_L_X4Y48/NN2BEG2 INT_L_X4Y48/NW2A2 INT_L_X4Y48/NW2END2 INT_L_X4Y49/FAN_ALT7 INT_L_X4Y49/FAN_L7 INT_L_X4Y49/NE2BEG2 INT_L_X4Y49/NN2A2 INT_L_X4Y49/NN2END2 INT_L_X4Y50/FAN_ALT7 INT_L_X4Y50/FAN_L7 INT_L_X4Y50/NE2A2 INT_L_X4Y50/NN2BEG2 INT_L_X4Y50/NN2END2 INT_L_X4Y50/NR1BEG2 INT_L_X4Y50/NW2BEG2 INT_L_X4Y50/WL1BEG1 INT_L_X4Y50/WR1END3 INT_L_X4Y51/FAN_ALT7 INT_L_X4Y51/FAN_L7 INT_L_X4Y51/NN2A2 INT_L_X4Y51/NN2BEG2 INT_L_X4Y51/NR1END2 INT_L_X4Y51/NW2A2 INT_L_X4Y51/NW2BEG2 INT_L_X4Y52/FAN_ALT7 INT_L_X4Y52/FAN_L7 INT_L_X4Y52/NN2A2 INT_L_X4Y52/NN2END2 INT_L_X4Y52/NW2A2 INT_L_X4Y52/NW2BEG2 INT_L_X4Y53/FAN_ALT7 INT_L_X4Y53/FAN_L7 INT_L_X4Y53/NE2BEG2 INT_L_X4Y53/NN2END2 INT_L_X4Y53/NW2A2 INT_L_X4Y54/FAN_ALT7 INT_L_X4Y54/FAN_L7 INT_L_X4Y54/NE2A2 INT_L_X4Y54/NE2END2 INT_R_X3Y48/FAN6 INT_R_X3Y48/FAN_ALT6 INT_R_X3Y48/NW2END2 INT_R_X3Y50/FAN6 INT_R_X3Y50/FAN_ALT6 INT_R_X3Y50/WL1END1 INT_R_X3Y51/FAN6 INT_R_X3Y51/FAN_ALT6 INT_R_X3Y51/NN2BEG2 INT_R_X3Y51/NW2END2 INT_R_X3Y52/FAN6 INT_R_X3Y52/FAN_ALT6 INT_R_X3Y52/NN2A2 INT_R_X3Y52/NW2END2 INT_R_X3Y53/FAN6 INT_R_X3Y53/FAN_ALT6 INT_R_X3Y53/NE2BEG2 INT_R_X3Y53/NN2END2 INT_R_X3Y53/NW2END2 INT_R_X3Y54/NE2A2 INT_R_X5Y47/LOGIC_OUTS20 INT_R_X5Y47/NN2BEG2 INT_R_X5Y47/NW2BEG2 INT_R_X5Y47/WL1BEG1 INT_R_X5Y48/NN2A2 INT_R_X5Y48/NW2A2 INT_R_X5Y49/FAN7 INT_R_X5Y49/FAN_ALT7 INT_R_X5Y49/NN2END2 INT_R_X5Y50/FAN7 INT_R_X5Y50/FAN_ALT7 INT_R_X5Y50/NE2END2 INT_R_X5Y50/WR1BEG3 INT_R_X5Y54/FAN7 INT_R_X5Y54/FAN_ALT7 INT_R_X5Y54/NE2END2 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y48/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y49/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y50/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y51/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y52/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y53/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X4Y54/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X3Y48/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y50/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y51/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y52/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X3Y53/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y47/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X5Y47/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y49/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y50/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y54/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X4Y47/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y47/INT_L.WL1END1->>FAN_ALT7 INT_L_X4Y47/INT_L.WL1END1->>NN2BEG2 INT_L_X4Y47/INT_L.WL1END1->>NW2BEG2 INT_L_X4Y48/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y48/INT_L.NW2END2->>FAN_ALT7 INT_L_X4Y48/INT_L.NW2END2->>NN2BEG2 INT_L_X4Y49/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y49/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y49/INT_L.NN2END2->>NE2BEG2 INT_L_X4Y50/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y50/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y50/INT_L.NN2END2->>NN2BEG2 INT_L_X4Y50/INT_L.NN2END2->>NR1BEG2 INT_L_X4Y50/INT_L.NN2END2->>NW2BEG2 INT_L_X4Y50/INT_L.WR1END3->>WL1BEG1 INT_L_X4Y51/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y51/INT_L.NR1END2->>FAN_ALT7 INT_L_X4Y51/INT_L.NR1END2->>NN2BEG2 INT_L_X4Y51/INT_L.NR1END2->>NW2BEG2 INT_L_X4Y52/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y52/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y52/INT_L.NN2END2->>NW2BEG2 INT_L_X4Y53/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y53/INT_L.NN2END2->>FAN_ALT7 INT_L_X4Y53/INT_L.NN2END2->>NE2BEG2 INT_L_X4Y54/INT_L.FAN_ALT7->>FAN_L7 INT_L_X4Y54/INT_L.NE2END2->>FAN_ALT7 INT_R_X3Y48/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y48/INT_R.NW2END2->>FAN_ALT6 INT_R_X3Y50/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y50/INT_R.WL1END1->>FAN_ALT6 INT_R_X3Y51/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y51/INT_R.NW2END2->>FAN_ALT6 INT_R_X3Y51/INT_R.NW2END2->>NN2BEG2 INT_R_X3Y52/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y52/INT_R.NW2END2->>FAN_ALT6 INT_R_X3Y53/INT_R.FAN_ALT6->>FAN6 INT_R_X3Y53/INT_R.NN2END2->>NE2BEG2 INT_R_X3Y53/INT_R.NW2END2->>FAN_ALT6 INT_R_X5Y47/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y47/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X5Y47/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_R_X5Y49/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y49/INT_R.NN2END2->>FAN_ALT7 INT_R_X5Y50/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y50/INT_R.NE2END2->>FAN_ALT7 INT_R_X5Y50/INT_R.NE2END2->>WR1BEG3 INT_R_X5Y54/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y54/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

int_index[31]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[31] - 
wires: CLBLL_L_X4Y54/CLBLL_IMUX17 CLBLL_L_X4Y54/CLBLL_LL_B3 CLBLL_L_X4Y54/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y54/CLBLL_L_CMUX INT_L_X4Y54/IMUX_L17 INT_L_X4Y54/LOGIC_OUTS_L18 
pips: CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X4Y54/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y54/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg_n_0_[21] - 
wires: CLBLL_L_X4Y52/CLBLL_IMUX29 CLBLL_L_X4Y52/CLBLL_IMUX5 CLBLL_L_X4Y52/CLBLL_LL_AQ CLBLL_L_X4Y52/CLBLL_LL_C2 CLBLL_L_X4Y52/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y52/CLBLL_L_A6 INT_L_X4Y52/IMUX_L29 INT_L_X4Y52/IMUX_L5 INT_L_X4Y52/LOGIC_OUTS_L4 INT_L_X4Y52/NL1BEG_N3 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y52/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y52/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X4Y52/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[20] - 
wires: CLBLL_L_X4Y51/CLBLL_IMUX42 CLBLL_L_X4Y51/CLBLL_L_D6 CLBLL_L_X4Y52/CLBLL_IMUX32 CLBLL_L_X4Y52/CLBLL_LL_C1 CLBLL_L_X4Y52/CLBLL_NE2A1 CLBLM_R_X3Y51/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y51/CLBLM_L_BQ CLBLM_R_X3Y52/CLBLM_NE2A1 INT_L_X4Y51/FAN_BOUNCE_S3_2 INT_L_X4Y51/IMUX_L42 INT_L_X4Y51/SL1END1 INT_L_X4Y52/FAN_ALT2 INT_L_X4Y52/FAN_BOUNCE2 INT_L_X4Y52/IMUX_L32 INT_L_X4Y52/NE2END1 INT_L_X4Y52/SL1BEG1 INT_R_X3Y51/LOGIC_OUTS1 INT_R_X3Y51/NE2BEG1 INT_R_X3Y52/NE2A1 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X3Y51/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X4Y51/INT_L.SL1END1->>IMUX_L42 INT_L_X4Y52/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y52/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X4Y52/INT_L.NE2END1->>FAN_ALT2 INT_L_X4Y52/INT_L.NE2END1->>SL1BEG1 INT_R_X3Y51/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[23] - 
wires: CLBLL_L_X4Y52/CLBLL_IMUX34 CLBLL_L_X4Y52/CLBLL_IMUX35 CLBLL_L_X4Y52/CLBLL_LL_C6 CLBLL_L_X4Y52/CLBLL_L_C6 CLBLL_L_X4Y53/CLBLL_NE2A1 CLBLM_R_X3Y52/CLBLM_LOGIC_OUTS1 CLBLM_R_X3Y52/CLBLM_L_BQ CLBLM_R_X3Y53/CLBLM_NE2A1 INT_L_X4Y52/IMUX_L34 INT_L_X4Y52/IMUX_L35 INT_L_X4Y52/SL1END1 INT_L_X4Y53/NE2END1 INT_L_X4Y53/SL1BEG1 INT_R_X3Y52/LOGIC_OUTS1 INT_R_X3Y52/NE2BEG1 INT_R_X3Y53/NE2A1 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X3Y52/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X4Y52/INT_L.SL1END1->>IMUX_L34 INT_L_X4Y52/INT_L.SL1END1->>IMUX_L35 INT_L_X4Y53/INT_L.NE2END1->>SL1BEG1 INT_R_X3Y52/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[22] - 
wires: CLBLL_L_X4Y52/CLBLL_EL1BEG2 CLBLL_L_X4Y52/CLBLL_IMUX13 CLBLL_L_X4Y52/CLBLL_IMUX28 CLBLL_L_X4Y52/CLBLL_LL_C4 CLBLL_L_X4Y52/CLBLL_L_B6 CLBLM_R_X3Y52/CLBLM_EL1BEG2 CLBLM_R_X3Y52/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y52/CLBLM_L_AQ INT_L_X4Y52/EL1END2 INT_L_X4Y52/IMUX_L13 INT_L_X4Y52/IMUX_L28 INT_R_X3Y52/EL1BEG2 INT_R_X3Y52/LOGIC_OUTS0 INT_R_X3Y52/NL1BEG_N3 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X3Y52/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y52/INT_L.EL1END2->>IMUX_L13 INT_L_X4Y52/INT_L.EL1END2->>IMUX_L28 INT_R_X3Y52/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X3Y52/INT_R.NL1BEG_N3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index[31]_i_9_n_0 - 
wires: CLBLL_L_X4Y51/CLBLL_LL_C CLBLL_L_X4Y51/CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y52/CLBLL_IMUX22 CLBLL_L_X4Y52/CLBLL_LL_C3 INT_L_X4Y51/LOGIC_OUTS_L14 INT_L_X4Y51/NE2BEG2 INT_L_X4Y52/IMUX_L22 INT_L_X4Y52/NE2A2 INT_L_X4Y52/WR1END3 INT_R_X5Y52/NE2END2 INT_R_X5Y52/WR1BEG3 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X4Y52/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X4Y51/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X4Y52/INT_L.WR1END3->>IMUX_L22 INT_R_X5Y52/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg_n_0_[30] - 
wires: CLBLL_L_X4Y54/CLBLL_IMUX13 CLBLL_L_X4Y54/CLBLL_L_B6 CLBLM_R_X5Y52/CLBLM_IMUX2 CLBLM_R_X5Y52/CLBLM_M_A2 CLBLM_R_X5Y54/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y54/CLBLM_M_AQ INT_L_X4Y53/WL1END3 INT_L_X4Y54/IMUX_L13 INT_L_X4Y54/NL1BEG_N3 INT_L_X4Y54/WL1END_N1_3 INT_R_X5Y52/IMUX2 INT_R_X5Y52/SS2END0 INT_R_X5Y53/SS2A0 INT_R_X5Y53/WL1BEG3 INT_R_X5Y54/LOGIC_OUTS4 INT_R_X5Y54/SS2BEG0 INT_R_X5Y54/WL1BEG_N3 
pips: CLBLL_L_X4Y54/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X5Y52/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y54/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X4Y54/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X4Y54/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X5Y52/INT_R.SS2END0->>IMUX2 INT_R_X5Y54/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X5Y54/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[5] - 
wires: CLBLL_L_X4Y48/CLBLL_IMUX38 CLBLL_L_X4Y48/CLBLL_IMUX5 CLBLL_L_X4Y48/CLBLL_LL_AQ CLBLL_L_X4Y48/CLBLL_LL_D3 CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y48/CLBLL_L_A6 INT_L_X4Y48/IMUX_L38 INT_L_X4Y48/IMUX_L5 INT_L_X4Y48/LOGIC_OUTS_L4 INT_L_X4Y48/NL1BEG_N3 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y48/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y48/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y48/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X4Y48/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[4] - 
wires: CLBLL_L_X4Y47/CLBLL_IMUX42 CLBLL_L_X4Y47/CLBLL_LL_DQ CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS7 CLBLL_L_X4Y47/CLBLL_L_D6 CLBLL_L_X4Y48/CLBLL_IMUX47 CLBLL_L_X4Y48/CLBLL_LL_D5 INT_L_X4Y47/IMUX_L42 INT_L_X4Y47/LOGIC_OUTS_L7 INT_L_X4Y47/NR1BEG3 INT_L_X4Y47/SR1BEG_S0 INT_L_X4Y48/IMUX_L47 INT_L_X4Y48/NR1END3 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y47/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X4Y47/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X4Y47/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X4Y47/INT_L.SR1BEG_S0->>IMUX_L42 INT_L_X4Y48/INT_L.NR1END3->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[7] - 
wires: CLBLL_L_X4Y48/CLBLL_ER1BEG1 CLBLL_L_X4Y48/CLBLL_IMUX34 CLBLL_L_X4Y48/CLBLL_IMUX43 CLBLL_L_X4Y48/CLBLL_LL_D6 CLBLL_L_X4Y48/CLBLL_L_C6 CLBLM_R_X3Y48/CLBLM_ER1BEG1 CLBLM_R_X3Y48/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y48/CLBLM_L_AQ INT_L_X4Y48/ER1END1 INT_L_X4Y48/IMUX_L34 INT_L_X4Y48/IMUX_L43 INT_R_X3Y48/ER1BEG1 INT_R_X3Y48/LOGIC_OUTS0 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X3Y48/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y48/INT_L.ER1END1->>IMUX_L34 INT_L_X4Y48/INT_L.ER1END1->>IMUX_L43 INT_R_X3Y48/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[6] - 
wires: CLBLL_L_X4Y48/CLBLL_IMUX13 CLBLL_L_X4Y48/CLBLL_IMUX45 CLBLL_L_X4Y48/CLBLL_LL_BQ CLBLL_L_X4Y48/CLBLL_LL_D2 CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y48/CLBLL_L_B6 INT_L_X4Y48/FAN_ALT3 INT_L_X4Y48/FAN_BOUNCE3 INT_L_X4Y48/IMUX_L13 INT_L_X4Y48/IMUX_L45 INT_L_X4Y48/LOGIC_OUTS_L5 INT_L_X4Y48/NL1BEG0 INT_L_X4Y48/NL1END_S3_0 INT_L_X4Y49/NL1END0 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y48/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y48/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y48/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X4Y48/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X4Y48/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X4Y48/INT_L.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[13] - 
wires: CLBLL_L_X4Y50/CLBLL_IMUX38 CLBLL_L_X4Y50/CLBLL_IMUX5 CLBLL_L_X4Y50/CLBLL_LL_AQ CLBLL_L_X4Y50/CLBLL_LL_D3 CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y50/CLBLL_L_A6 INT_L_X4Y50/IMUX_L38 INT_L_X4Y50/IMUX_L5 INT_L_X4Y50/LOGIC_OUTS_L4 INT_L_X4Y50/NL1BEG_N3 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y50/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y50/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y50/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X4Y50/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[12] - 
wires: BRKH_INT_X3Y49/BRKH_INT_NE2BEG2 CLBLL_L_X4Y48/CLBLL_SW2A2 CLBLL_L_X4Y49/CLBLL_EL1BEG1 CLBLL_L_X4Y49/CLBLL_IMUX42 CLBLL_L_X4Y49/CLBLL_LL_CQ CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y49/CLBLL_L_D6 CLBLL_L_X4Y50/CLBLL_IMUX43 CLBLL_L_X4Y50/CLBLL_LL_D6 CLBLL_L_X4Y50/CLBLL_NE2A2 CLBLM_R_X3Y48/CLBLM_SW2A2 CLBLM_R_X3Y49/CLBLM_EL1BEG1 CLBLM_R_X3Y50/CLBLM_NE2A2 INT_L_X4Y48/SW2A2 INT_L_X4Y49/EL1END1 INT_L_X4Y49/IMUX_L42 INT_L_X4Y49/LOGIC_OUTS_L6 INT_L_X4Y49/SW2BEG2 INT_L_X4Y50/IMUX_L43 INT_L_X4Y50/NE2END2 INT_R_X3Y48/NL1BEG2 INT_R_X3Y48/SW2END2 INT_R_X3Y49/EL1BEG1 INT_R_X3Y49/NE2BEG2 INT_R_X3Y49/NL1END2 INT_R_X3Y50/NE2A2 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y49/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X4Y49/INT_L.EL1END1->>IMUX_L42 INT_L_X4Y49/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X4Y50/INT_L.NE2END2->>IMUX_L43 INT_R_X3Y48/INT_R.SW2END2->>NL1BEG2 INT_R_X3Y49/INT_R.NL1END2->>EL1BEG1 INT_R_X3Y49/INT_R.NL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[15] - 
wires: CLBLL_L_X4Y50/CLBLL_IMUX34 CLBLL_L_X4Y50/CLBLL_IMUX45 CLBLL_L_X4Y50/CLBLL_LL_CQ CLBLL_L_X4Y50/CLBLL_LL_D2 CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS6 CLBLL_L_X4Y50/CLBLL_L_C6 INT_L_X4Y50/IMUX_L34 INT_L_X4Y50/IMUX_L45 INT_L_X4Y50/LOGIC_OUTS_L6 INT_L_X4Y50/NE2BEG2 INT_L_X4Y50/WL1END1 INT_L_X4Y51/NE2A2 INT_R_X5Y50/SL1END2 INT_R_X5Y50/WL1BEG1 INT_R_X5Y51/NE2END2 INT_R_X5Y51/SL1BEG2 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X4Y50/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X4Y50/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X4Y50/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X4Y50/INT_L.WL1END1->>IMUX_L34 INT_R_X5Y50/INT_R.SL1END2->>WL1BEG1 INT_R_X5Y51/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[14] - 
wires: BRKH_INT_X4Y49/BRKH_INT_FAN_BOUNCE_S3_2 CLBLL_L_X4Y50/CLBLL_IMUX13 CLBLL_L_X4Y50/CLBLL_IMUX40 CLBLL_L_X4Y50/CLBLL_LL_BQ CLBLL_L_X4Y50/CLBLL_LL_D1 CLBLL_L_X4Y50/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y50/CLBLL_L_B6 INT_L_X4Y49/FAN_BOUNCE_S3_2 INT_L_X4Y50/FAN_ALT2 INT_L_X4Y50/FAN_ALT3 INT_L_X4Y50/FAN_BOUNCE2 INT_L_X4Y50/FAN_BOUNCE3 INT_L_X4Y50/IMUX_L13 INT_L_X4Y50/IMUX_L40 INT_L_X4Y50/LOGIC_OUTS_L5 INT_L_X4Y50/NL1BEG0 INT_L_X4Y50/NL1END_S3_0 INT_L_X4Y51/NL1END0 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X4Y50/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y50/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X4Y50/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X4Y50/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X4Y50/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X4Y50/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X4Y50/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X4Y50/INT_L.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[18] - 
wires: CLBLL_L_X4Y51/CLBLL_EL1BEG2 CLBLL_L_X4Y51/CLBLL_IMUX13 CLBLL_L_X4Y51/CLBLL_IMUX28 CLBLL_L_X4Y51/CLBLL_LL_C4 CLBLL_L_X4Y51/CLBLL_L_B6 CLBLM_R_X3Y51/CLBLM_EL1BEG2 CLBLM_R_X3Y51/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y51/CLBLM_L_AQ INT_L_X4Y51/EL1END2 INT_L_X4Y51/IMUX_L13 INT_L_X4Y51/IMUX_L28 INT_R_X3Y51/EL1BEG2 INT_R_X3Y51/LOGIC_OUTS0 INT_R_X3Y51/NL1BEG_N3 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X3Y51/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y51/INT_L.EL1END2->>IMUX_L13 INT_L_X4Y51/INT_L.EL1END2->>IMUX_L28 INT_R_X3Y51/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X3Y51/INT_R.NL1BEG_N3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[19] - 
wires: CLBLL_L_X4Y51/CLBLL_IMUX22 CLBLL_L_X4Y51/CLBLL_IMUX34 CLBLL_L_X4Y51/CLBLL_LL_BQ CLBLL_L_X4Y51/CLBLL_LL_C3 CLBLL_L_X4Y51/CLBLL_LOGIC_OUTS5 CLBLL_L_X4Y51/CLBLL_L_C6 INT_L_X4Y51/BYP_ALT4 INT_L_X4Y51/BYP_BOUNCE4 INT_L_X4Y51/IMUX_L22 INT_L_X4Y51/IMUX_L34 INT_L_X4Y51/LOGIC_OUTS_L5 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X4Y51/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X4Y51/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y51/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X4Y51/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X4Y51/INT_L.LOGIC_OUTS_L5->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[16] - 
wires: CLBLL_L_X4Y50/CLBLL_ER1BEG1 CLBLL_L_X4Y50/CLBLL_IMUX42 CLBLL_L_X4Y50/CLBLL_L_D6 CLBLL_L_X4Y51/CLBLL_IMUX32 CLBLL_L_X4Y51/CLBLL_LL_C1 CLBLL_L_X4Y51/CLBLL_NE2A0 CLBLM_R_X3Y50/CLBLM_ER1BEG1 CLBLM_R_X3Y50/CLBLM_LOGIC_OUTS0 CLBLM_R_X3Y50/CLBLM_L_AQ CLBLM_R_X3Y51/CLBLM_NE2A0 INT_L_X4Y50/ER1END1 INT_L_X4Y50/IMUX_L42 INT_L_X4Y50/NE2END_S3_0 INT_L_X4Y51/IMUX_L32 INT_L_X4Y51/NE2END0 INT_R_X3Y50/ER1BEG1 INT_R_X3Y50/LOGIC_OUTS0 INT_R_X3Y50/NE2BEG0 INT_R_X3Y51/NE2A0 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X3Y50/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X4Y50/INT_L.ER1END1->>IMUX_L42 INT_L_X4Y51/INT_L.NE2END0->>IMUX_L32 INT_R_X3Y50/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X3Y50/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index_reg_n_0_[17] - 
wires: CLBLL_L_X4Y51/CLBLL_IMUX29 CLBLL_L_X4Y51/CLBLL_IMUX5 CLBLL_L_X4Y51/CLBLL_LL_AQ CLBLL_L_X4Y51/CLBLL_LL_C2 CLBLL_L_X4Y51/CLBLL_LOGIC_OUTS4 CLBLL_L_X4Y51/CLBLL_L_A6 INT_L_X4Y51/IMUX_L29 INT_L_X4Y51/IMUX_L5 INT_L_X4Y51/LOGIC_OUTS_L4 INT_L_X4Y51/NL1BEG_N3 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X4Y51/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X4Y51/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X4Y51/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X4Y51/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X4Y51/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_index[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[3] - 
wires: CLBLL_L_X4Y47/CLBLL_IMUX22 CLBLL_L_X4Y47/CLBLL_LL_C3 CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y47/CLBLL_L_CMUX INT_L_X4Y47/IMUX_L22 INT_L_X4Y47/LOGIC_OUTS_L18 INT_L_X4Y47/NL1BEG_N3 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X4Y47/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X4Y47/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X4Y47/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[4] - 
wires: CLBLL_L_X4Y47/CLBLL_IMUX38 CLBLL_L_X4Y47/CLBLL_LL_D3 CLBLL_L_X4Y47/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y47/CLBLL_L_DMUX INT_L_X4Y47/BYP_ALT4 INT_L_X4Y47/BYP_BOUNCE4 INT_L_X4Y47/IMUX_L38 INT_L_X4Y47/LOGIC_OUTS_L19 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X4Y47/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y47/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y47/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X4Y47/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[5] - 
wires: CLBLL_L_X4Y48/CLBLL_IMUX1 CLBLL_L_X4Y48/CLBLL_LL_A3 CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y48/CLBLL_L_AMUX INT_L_X4Y48/FAN_ALT5 INT_L_X4Y48/FAN_BOUNCE5 INT_L_X4Y48/IMUX_L1 INT_L_X4Y48/LOGIC_OUTS_L16 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X4Y48/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X4Y48/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X4Y48/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X4Y48/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[6] - 
wires: CLBLL_L_X4Y48/CLBLL_IMUX18 CLBLL_L_X4Y48/CLBLL_LL_B2 CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS17 CLBLL_L_X4Y48/CLBLL_L_BMUX INT_L_X4Y48/IMUX_L18 INT_L_X4Y48/LOGIC_OUTS_L17 INT_L_X4Y48/SR1BEG_S0 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X4Y48/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X4Y48/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X4Y48/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[7] - 
wires: CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS18 CLBLL_L_X4Y48/CLBLL_L_CMUX CLBLL_L_X4Y48/CLBLL_WR1END1 CLBLM_R_X3Y48/CLBLM_IMUX3 CLBLM_R_X3Y48/CLBLM_L_A2 CLBLM_R_X3Y48/CLBLM_WR1END1 INT_L_X4Y48/LOGIC_OUTS_L18 INT_L_X4Y48/WR1BEG1 INT_R_X3Y48/IMUX3 INT_R_X3Y48/WR1END1 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X3Y48/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X4Y48/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_R_X3Y48/INT_R.WR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[8] - 
wires: CLBLL_L_X4Y48/CLBLL_IMUX28 CLBLL_L_X4Y48/CLBLL_LL_C4 CLBLL_L_X4Y48/CLBLL_LOGIC_OUTS19 CLBLL_L_X4Y48/CLBLL_L_DMUX INT_L_X4Y48/BYP_ALT4 INT_L_X4Y48/BYP_BOUNCE4 INT_L_X4Y48/IMUX_L28 INT_L_X4Y48/LOGIC_OUTS_L19 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X4Y48/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X4Y48/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X4Y48/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X4Y48/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0[9] - 
wires: BRKH_INT_X5Y49/BRKH_INT_ER1END3 CLBLL_L_X4Y49/CLBLL_LOGIC_OUTS16 CLBLL_L_X4Y49/CLBLL_L_AMUX CLBLM_R_X5Y49/CLBLM_IMUX7 CLBLM_R_X5Y49/CLBLM_M_A1 INT_L_X4Y49/ER1BEG3 INT_L_X4Y49/LOGIC_OUTS_L16 INT_R_X5Y49/ER1END3 INT_R_X5Y49/IMUX7 INT_R_X5Y50/ER1END_N3_3 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X5Y49/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X4Y49/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X5Y49/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg[12]_i_2_n_0 - 
wires: BRKH_CLB_X4Y49/BRKH_CLB_COUT1_L CLBLL_L_X4Y49/CLBLL_L_COUT CLBLL_L_X4Y49/CLBLL_L_COUT_N CLBLL_L_X4Y50/CLBLL_L_CIN 
pips: CLBLL_L_X4Y49/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg[8]_i_2_n_0 - 
wires: CLBLL_L_X4Y48/CLBLL_L_COUT CLBLL_L_X4Y48/CLBLL_L_COUT_N CLBLL_L_X4Y49/CLBLL_L_CIN 
pips: CLBLL_L_X4Y48/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg[16]_i_2_n_0 - 
wires: CLBLL_L_X4Y50/CLBLL_L_COUT CLBLL_L_X4Y50/CLBLL_L_COUT_N CLBLL_L_X4Y51/CLBLL_L_CIN 
pips: CLBLL_L_X4Y50/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg[20]_i_2_n_0 - 
wires: CLBLL_L_X4Y51/CLBLL_L_COUT CLBLL_L_X4Y51/CLBLL_L_COUT_N CLBLL_L_X4Y52/CLBLL_L_CIN 
pips: CLBLL_L_X4Y51/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg[24]_i_2_n_0 - 
wires: CLBLL_L_X4Y52/CLBLL_L_COUT CLBLL_L_X4Y52/CLBLL_L_COUT_N CLBLL_L_X4Y53/CLBLL_L_CIN 
pips: CLBLL_L_X4Y52/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg[28]_i_2_n_0 - 
wires: CLBLL_L_X4Y53/CLBLL_L_COUT CLBLL_L_X4Y53/CLBLL_L_COUT_N CLBLL_L_X4Y54/CLBLL_L_CIN 
pips: CLBLL_L_X4Y53/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_index_reg[4]_i_2_n_0 - 
wires: CLBLL_L_X4Y47/CLBLL_L_COUT CLBLL_L_X4Y47/CLBLL_L_COUT_N CLBLL_L_X4Y48/CLBLL_L_CIN 
pips: CLBLL_L_X4Y47/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[0]_i_2_n_0 - 
wires: BRKH_INT_X8Y49/BRKH_INT_SS2END2 CLBLM_L_X8Y48/CLBLM_IMUX5 CLBLM_L_X8Y48/CLBLM_L_A6 CLBLM_L_X8Y51/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y51/CLBLM_L_C INT_L_X8Y48/IMUX_L5 INT_L_X8Y48/SL1END2 INT_L_X8Y49/SL1BEG2 INT_L_X8Y49/SS2END2 INT_L_X8Y50/SS2A2 INT_L_X8Y51/LOGIC_OUTS_L10 INT_L_X8Y51/SS2BEG2 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y51/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y48/INT_L.SL1END2->>IMUX_L5 INT_L_X8Y49/INT_L.SS2END2->>SL1BEG2 INT_L_X8Y51/INT_L.LOGIC_OUTS_L10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[2]_i_3_n_0 - 
wires: BRKH_INT_X8Y49/BRKH_INT_NN2A1 CLBLM_L_X8Y48/CLBLM_IMUX10 CLBLM_L_X8Y48/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y48/CLBLM_L_A4 CLBLM_L_X8Y48/CLBLM_L_B CLBLM_L_X8Y50/CLBLM_IMUX10 CLBLM_L_X8Y50/CLBLM_IMUX25 CLBLM_L_X8Y50/CLBLM_L_A4 CLBLM_L_X8Y50/CLBLM_L_B5 INT_L_X8Y48/IMUX_L10 INT_L_X8Y48/LOGIC_OUTS_L9 INT_L_X8Y48/NN2BEG1 INT_L_X8Y49/NN2A1 INT_L_X8Y50/IMUX_L10 INT_L_X8Y50/IMUX_L25 INT_L_X8Y50/NN2END1 
pips: CLBLM_L_X8Y48/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y48/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X8Y48/INT_L.LOGIC_OUTS_L9->>IMUX_L10 INT_L_X8Y48/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X8Y50/INT_L.NN2END1->>IMUX_L10 INT_L_X8Y50/INT_L.NN2END1->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

int_pt[0]_i_3_n_0 - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX23 CLBLM_L_X8Y51/CLBLM_L_C3 CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y52/CLBLM_L_C INT_L_X8Y51/IMUX_L23 INT_L_X8Y51/SR1END3 INT_L_X8Y52/LOGIC_OUTS_L10 INT_L_X8Y52/SR1BEG3 INT_L_X8Y52/SR1END_N3_3 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y52/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y51/INT_L.SR1END3->>IMUX_L23 INT_L_X8Y52/INT_L.LOGIC_OUTS_L10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[2]_i_5_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y50/CLBLM_L_D CLBLM_L_X8Y50/CLBLM_WL1END2 CLBLM_L_X8Y51/CLBLM_IMUX20 CLBLM_L_X8Y51/CLBLM_L_C2 CLBLM_L_X8Y51/CLBLM_WR1END0 CLBLM_R_X7Y50/CLBLM_IMUX6 CLBLM_R_X7Y50/CLBLM_L_A1 CLBLM_R_X7Y50/CLBLM_WL1END2 CLBLM_R_X7Y51/CLBLM_IMUX9 CLBLM_R_X7Y51/CLBLM_L_A5 CLBLM_R_X7Y51/CLBLM_WR1END0 INT_L_X8Y50/LOGIC_OUTS_L11 INT_L_X8Y50/NL1BEG2 INT_L_X8Y50/WL1BEG2 INT_L_X8Y50/WR1BEG_S0 INT_L_X8Y51/IMUX_L20 INT_L_X8Y51/NL1END2 INT_L_X8Y51/WR1BEG0 INT_R_X7Y50/IMUX6 INT_R_X7Y50/WL1END2 INT_R_X7Y50/WR1END_S1_0 INT_R_X7Y51/IMUX9 INT_R_X7Y51/WR1END0 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y50/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X8Y50/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X8Y50/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_L_X8Y51/INT_L.NL1END2->>IMUX_L20 INT_R_X7Y50/INT_R.WL1END2->>IMUX6 INT_R_X7Y51/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

int_pt[0]_i_4_n_0 - 
wires: CLBLM_L_X8Y51/CLBLM_IMUX30 CLBLM_L_X8Y51/CLBLM_L_C5 CLBLM_L_X8Y52/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y52/CLBLM_M_D INT_L_X8Y51/IMUX_L30 INT_L_X8Y51/SL1END3 INT_L_X8Y52/LOGIC_OUTS_L15 INT_L_X8Y52/SL1BEG3 
pips: CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y52/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y51/INT_L.SL1END3->>IMUX_L30 INT_L_X8Y52/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[0]_i_5_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y50/CLBLM_L_C CLBLM_L_X8Y51/CLBLM_IMUX33 CLBLM_L_X8Y51/CLBLM_L_C1 INT_L_X8Y50/LOGIC_OUTS_L10 INT_L_X8Y50/NL1BEG1 INT_L_X8Y51/IMUX_L33 INT_L_X8Y51/NL1END1 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y51/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X8Y50/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X8Y51/INT_L.NL1END1->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[1]_i_2_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_EL1BEG1 CLBLM_L_X8Y50/CLBLM_IMUX3 CLBLM_L_X8Y50/CLBLM_L_A2 CLBLM_R_X7Y50/CLBLM_EL1BEG1 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y50/CLBLM_L_A CLBLM_R_X7Y50/CLBLM_L_AMUX INT_L_X8Y50/EL1END1 INT_L_X8Y50/IMUX_L3 INT_R_X7Y50/EL1BEG1 INT_R_X7Y50/LOGIC_OUTS16 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y50/INT_L.EL1END1->>IMUX_L3 INT_R_X7Y50/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[1]_i_3_n_0 - 
wires: CLBLM_R_X7Y50/CLBLM_IMUX10 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y50/CLBLM_L_A4 CLBLM_R_X7Y50/CLBLM_L_B INT_R_X7Y50/IMUX10 INT_R_X7Y50/LOGIC_OUTS9 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y50/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[1]_i_4_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_SE2A2 CLBLM_L_X8Y50/CLBLM_WL1END1 CLBLM_R_X7Y50/CLBLM_IMUX3 CLBLM_R_X7Y50/CLBLM_L_A2 CLBLM_R_X7Y50/CLBLM_SE2A2 CLBLM_R_X7Y50/CLBLM_WL1END1 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y51/CLBLM_L_C INT_L_X8Y50/SE2END2 INT_L_X8Y50/WL1BEG1 INT_R_X7Y50/IMUX3 INT_R_X7Y50/SE2A2 INT_R_X7Y50/WL1END1 INT_R_X7Y51/LOGIC_OUTS10 INT_R_X7Y51/SE2BEG2 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y51/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y50/INT_L.SE2END2->>WL1BEG1 INT_R_X7Y50/INT_R.WL1END1->>IMUX3 INT_R_X7Y51/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[1]_i_5_n_0 - 
wires: CLBLM_R_X7Y50/CLBLM_IMUX9 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y50/CLBLM_L_A5 CLBLM_R_X7Y50/CLBLM_L_C CLBLM_R_X7Y50/CLBLM_L_CMUX INT_R_X7Y50/IMUX9 INT_R_X7Y50/LOGIC_OUTS18 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y50/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[2]_i_2_n_0 - 
wires: CLBLM_L_X8Y50/CLBLM_EL1BEG3 CLBLM_L_X8Y50/CLBLM_IMUX14 CLBLM_L_X8Y50/CLBLM_L_B1 CLBLM_R_X7Y50/CLBLM_EL1BEG3 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y51/CLBLM_L_A INT_L_X8Y50/EL1END3 INT_L_X8Y50/IMUX_L14 INT_R_X7Y50/EL1BEG3 INT_R_X7Y51/EL1BEG_N3 INT_R_X7Y51/LOGIC_OUTS8 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y50/INT_L.EL1END3->>IMUX_L14 INT_R_X7Y51/INT_R.LOGIC_OUTS8->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[2]_i_4_n_0 - 
wires: CLBLM_R_X7Y51/CLBLM_IMUX10 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y51/CLBLM_L_A4 CLBLM_R_X7Y51/CLBLM_L_B INT_R_X7Y51/IMUX10 INT_R_X7Y51/LOGIC_OUTS9 
pips: CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y51/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y51/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[2]_i_6_n_0 - 
wires: CLBLM_R_X7Y51/CLBLM_IMUX6 CLBLM_R_X7Y51/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y51/CLBLM_L_A1 CLBLM_R_X7Y51/CLBLM_L_D INT_R_X7Y51/IMUX6 INT_R_X7Y51/LOGIC_OUTS11 
pips: CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y51/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_pt[2]_i_7_n_0 - 
wires: CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y50/CLBLM_L_D CLBLM_R_X7Y51/CLBLM_IMUX3 CLBLM_R_X7Y51/CLBLM_L_A2 INT_R_X7Y50/LOGIC_OUTS11 INT_R_X7Y50/NL1BEG2 INT_R_X7Y51/IMUX3 INT_R_X7Y51/NL1END2 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y51/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X7Y50/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X7Y51/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_type[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_type[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y45/CLBLM_IMUX13 CLBLM_R_X7Y45/CLBLM_IMUX5 CLBLM_R_X7Y45/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y45/CLBLM_L_A6 CLBLM_R_X7Y45/CLBLM_L_B6 CLBLM_R_X7Y45/CLBLM_L_C INT_R_X7Y45/IMUX13 INT_R_X7Y45/IMUX5 INT_R_X7Y45/LOGIC_OUTS10 
pips: CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y45/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y45/INT_R.LOGIC_OUTS10->>IMUX13 INT_R_X7Y45/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_type[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt[6][2]_i_3_n_0 - 
wires: CLBLM_L_X8Y46/CLBLM_EL1BEG0 CLBLM_L_X8Y46/CLBLM_IMUX32 CLBLM_L_X8Y46/CLBLM_IMUX40 CLBLM_L_X8Y46/CLBLM_M_C1 CLBLM_L_X8Y46/CLBLM_M_D1 CLBLM_R_X7Y45/CLBLM_IMUX20 CLBLM_R_X7Y45/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y45/CLBLM_L_C2 CLBLM_R_X7Y45/CLBLM_M_C CLBLM_R_X7Y46/CLBLM_EL1BEG0 INT_L_X8Y45/EL1END_S3_0 INT_L_X8Y46/EL1END0 INT_L_X8Y46/IMUX_L32 INT_L_X8Y46/IMUX_L40 INT_R_X7Y45/IMUX20 INT_R_X7Y45/LOGIC_OUTS14 INT_R_X7Y45/NL1BEG1 INT_R_X7Y46/EL1BEG0 INT_R_X7Y46/NL1END1 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y45/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y46/INT_L.EL1END0->>IMUX_L32 INT_L_X8Y46/INT_L.EL1END0->>IMUX_L40 INT_R_X7Y45/INT_R.LOGIC_OUTS14->>IMUX20 INT_R_X7Y45/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X7Y46/INT_R.NL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pt[0][2]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y46/INT_INTERFACE_WL1END2 BRAM_L_X6Y45/BRAM_WL1END2_1 CLBLM_L_X8Y45/CLBLM_WL1END1 CLBLM_L_X8Y46/CLBLM_EL1BEG2 CLBLM_L_X8Y46/CLBLM_IMUX35 CLBLM_L_X8Y46/CLBLM_IMUX44 CLBLM_L_X8Y46/CLBLM_M_C6 CLBLM_L_X8Y46/CLBLM_M_D4 CLBLM_R_X5Y46/CLBLM_IMUX36 CLBLM_R_X5Y46/CLBLM_L_D2 CLBLM_R_X5Y46/CLBLM_WL1END2 CLBLM_R_X7Y45/CLBLM_IMUX34 CLBLM_R_X7Y45/CLBLM_L_C6 CLBLM_R_X7Y45/CLBLM_WL1END1 CLBLM_R_X7Y46/CLBLM_EL1BEG2 CLBLM_R_X7Y46/CLBLM_IMUX25 CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y46/CLBLM_L_B5 CLBLM_R_X7Y46/CLBLM_M_D INT_L_X6Y46/WL1BEG2 INT_L_X6Y46/WR1END_S1_0 INT_L_X6Y47/WR1END0 INT_L_X8Y45/SL1END2 INT_L_X8Y45/WL1BEG1 INT_L_X8Y46/EL1END2 INT_L_X8Y46/IMUX_L35 INT_L_X8Y46/IMUX_L44 INT_L_X8Y46/SL1BEG2 INT_R_X5Y46/IMUX36 INT_R_X5Y46/WL1END2 INT_R_X7Y45/IMUX34 INT_R_X7Y45/WL1END1 INT_R_X7Y46/EL1BEG2 INT_R_X7Y46/IMUX25 INT_R_X7Y46/LOGIC_OUTS15 INT_R_X7Y46/SR1BEG_S0 INT_R_X7Y46/WR1BEG_S0 INT_R_X7Y47/WR1BEG0 VBRK_X18Y48/VBRK_WL1END2 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y46/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y45/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y46/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y46/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X6Y46/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X8Y45/INT_L.SL1END2->>WL1BEG1 INT_L_X8Y46/INT_L.EL1END2->>IMUX_L35 INT_L_X8Y46/INT_L.EL1END2->>IMUX_L44 INT_L_X8Y46/INT_L.EL1END2->>SL1BEG2 INT_R_X5Y46/INT_R.WL1END2->>IMUX36 INT_R_X7Y45/INT_R.WL1END1->>IMUX34 INT_R_X7Y46/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X7Y46/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X7Y46/INT_R.LOGIC_OUTS15->>WR1BEG_S0 INT_R_X7Y46/INT_R.SR1BEG_S0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

pt[0][2]_i_1_n_0 - 
wires: CLBLM_R_X7Y48/CLBLM_CTRL0 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y48/CLBLM_L_B CLBLM_R_X7Y48/CLBLM_L_SR INT_L_X6Y48/ER1BEG2 INT_L_X6Y48/SR1END1 INT_L_X6Y49/NW2END1 INT_L_X6Y49/SR1BEG1 INT_R_X7Y48/CTRL0 INT_R_X7Y48/ER1END2 INT_R_X7Y48/LOGIC_OUTS9 INT_R_X7Y48/NW2BEG1 INT_R_X7Y49/NW2A1 
pips: CLBLM_R_X7Y48/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y48/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X6Y48/INT_L.SR1END1->>ER1BEG2 INT_L_X6Y49/INT_L.NW2END1->>SR1BEG1 INT_R_X7Y48/INT_R.ER1END2->>CTRL0 INT_R_X7Y48/INT_R.LOGIC_OUTS9->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pt[0][2]_i_2_n_0 - 
wires: CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y46/CLBLM_L_B CLBLM_R_X7Y48/CLBLM_FAN6 CLBLM_R_X7Y48/CLBLM_IMUX19 CLBLM_R_X7Y48/CLBLM_L_B2 CLBLM_R_X7Y48/CLBLM_L_CE INT_L_X6Y47/NE2BEG1 INT_L_X6Y47/NW2END1 INT_L_X6Y48/NE2A1 INT_R_X7Y46/LOGIC_OUTS9 INT_R_X7Y46/NW2BEG1 INT_R_X7Y47/NW2A1 INT_R_X7Y48/FAN6 INT_R_X7Y48/FAN_ALT6 INT_R_X7Y48/IMUX19 INT_R_X7Y48/NE2END1 
pips: CLBLM_R_X7Y46/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y48/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X6Y47/INT_L.NW2END1->>NE2BEG1 INT_R_X7Y46/INT_R.LOGIC_OUTS9->>NW2BEG1 INT_R_X7Y48/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y48/INT_R.NE2END1->>FAN_ALT6 INT_R_X7Y48/INT_R.NE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pt[2][2]_i_1_n_0 - 
wires: CLBLM_R_X7Y50/CLBLM_CTRL0 CLBLM_R_X7Y50/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y50/CLBLM_L_SR CLBLM_R_X7Y50/CLBLM_M_B CLBLM_R_X7Y51/CLBLM_CTRL1 CLBLM_R_X7Y51/CLBLM_M_SR INT_L_X6Y50/ER1BEG2 INT_L_X6Y50/SR1END1 INT_L_X6Y51/NW2END1 INT_L_X6Y51/SR1BEG1 INT_R_X7Y50/CTRL0 INT_R_X7Y50/ER1END2 INT_R_X7Y50/LOGIC_OUTS13 INT_R_X7Y50/NR1BEG2 INT_R_X7Y50/NW2BEG1 INT_R_X7Y51/CTRL1 INT_R_X7Y51/NR1END2 INT_R_X7Y51/NW2A1 
pips: CLBLM_R_X7Y50/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y50/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y51/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X6Y50/INT_L.SR1END1->>ER1BEG2 INT_L_X6Y51/INT_L.NW2END1->>SR1BEG1 INT_R_X7Y50/INT_R.ER1END2->>CTRL0 INT_R_X7Y50/INT_R.ER1END2->>NR1BEG2 INT_R_X7Y50/INT_R.LOGIC_OUTS13->>NW2BEG1 INT_R_X7Y51/INT_R.NR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pt[2][2]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y50/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X6Y50/INT_INTERFACE_EL1BEG2 BRAM_L_X6Y50/BRAM_EE2BEG3_0 BRAM_L_X6Y50/BRAM_EL1BEG2_0 BRKH_INT_X5Y49/BRKH_INT_NN2A3 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y46/CLBLM_L_D CLBLM_R_X5Y50/CLBLM_EE2BEG3 CLBLM_R_X5Y50/CLBLM_EL1BEG2 CLBLM_R_X7Y50/CLBLM_FAN6 CLBLM_R_X7Y50/CLBLM_IMUX15 CLBLM_R_X7Y50/CLBLM_L_CE CLBLM_R_X7Y50/CLBLM_M_B1 CLBLM_R_X7Y51/CLBLM_FAN7 CLBLM_R_X7Y51/CLBLM_M_CE INT_L_X6Y50/EE2A3 INT_L_X6Y50/EL1END2 INT_L_X6Y50/NE2BEG2 INT_L_X6Y51/NE2A2 INT_R_X5Y46/LOGIC_OUTS11 INT_R_X5Y46/NN2BEG3 INT_R_X5Y47/NN2A3 INT_R_X5Y48/NN2BEG3 INT_R_X5Y48/NN2END3 INT_R_X5Y49/NN2A3 INT_R_X5Y50/EE2BEG3 INT_R_X5Y50/EL1BEG2 INT_R_X5Y50/NN2END3 INT_R_X7Y50/EE2END3 INT_R_X7Y50/FAN6 INT_R_X7Y50/FAN_ALT1 INT_R_X7Y50/FAN_ALT6 INT_R_X7Y50/FAN_BOUNCE1 INT_R_X7Y50/IMUX15 INT_R_X7Y51/FAN7 INT_R_X7Y51/FAN_ALT7 INT_R_X7Y51/NE2END2 VBRK_X18Y53/VBRK_EE2BEG3 VBRK_X18Y53/VBRK_EL1BEG2 
pips: CLBLM_R_X5Y46/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y50/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y50/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y51/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X6Y50/INT_L.EL1END2->>NE2BEG2 INT_R_X5Y46/INT_R.LOGIC_OUTS11->>NN2BEG3 INT_R_X5Y48/INT_R.NN2END3->>NN2BEG3 INT_R_X5Y50/INT_R.NN2END3->>EE2BEG3 INT_R_X5Y50/INT_R.NN2END3->>EL1BEG2 INT_R_X7Y50/INT_R.EE2END3->>FAN_ALT1 INT_R_X7Y50/INT_R.EE2END3->>IMUX15 INT_R_X7Y50/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y50/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y50/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X7Y51/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y51/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

int_type18_out - 
wires: CLBLM_R_X5Y46/CLBLM_IMUX41 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y46/CLBLM_L_A CLBLM_R_X5Y46/CLBLM_L_D1 INT_R_X5Y46/IMUX41 INT_R_X5Y46/LOGIC_OUTS8 
pips: CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y46/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y46/INT_R.LOGIC_OUTS8->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_type110_out - 
wires: CLBLM_R_X5Y46/CLBLM_IMUX42 CLBLM_R_X5Y46/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y46/CLBLM_L_D6 CLBLM_R_X5Y46/CLBLM_M_CMUX INT_R_X5Y46/BYP_ALT0 INT_R_X5Y46/BYP_BOUNCE0 INT_R_X5Y46/IMUX42 INT_R_X5Y46/LOGIC_OUTS22 
pips: CLBLM_R_X5Y46/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y46/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y46/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y46/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X5Y46/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pt[4][2]_i_1_n_0 - 
wires: BRKH_INT_X7Y49/BRKH_INT_NR1BEG1 BRKH_INT_X7Y49/BRKH_INT_NR1BEG1_SLOW CLBLM_L_X8Y50/CLBLM_CTRL1 CLBLM_L_X8Y50/CLBLM_EE2BEG1 CLBLM_L_X8Y50/CLBLM_M_SR CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y48/CLBLM_M_B CLBLM_R_X7Y49/CLBLM_CTRL0 CLBLM_R_X7Y49/CLBLM_L_SR CLBLM_R_X7Y50/CLBLM_CTRL1 CLBLM_R_X7Y50/CLBLM_EE2BEG1 CLBLM_R_X7Y50/CLBLM_M_SR INT_L_X8Y50/CTRL_L1 INT_L_X8Y50/EE2A1 INT_L_X8Y50/WR1END2 INT_R_X7Y48/LOGIC_OUTS13 INT_R_X7Y48/NR1BEG1 INT_R_X7Y49/CTRL0 INT_R_X7Y49/GFAN0 INT_R_X7Y49/NR1BEG1 INT_R_X7Y49/NR1END1 INT_R_X7Y50/CTRL1 INT_R_X7Y50/EE2BEG1 INT_R_X7Y50/GFAN0 INT_R_X7Y50/NR1END1 INT_R_X9Y50/EE2END1 INT_R_X9Y50/WR1BEG2 
pips: BRKH_INT_X7Y49/BRKH_INT.BRKH_INT_NR1BEG1->>BRKH_INT_NR1BEG1_SLOW CLBLM_L_X8Y50/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X7Y48/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y49/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X7Y50/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X8Y50/INT_L.WR1END2->>CTRL_L1 INT_R_X7Y48/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X7Y49/INT_R.GFAN0->>CTRL0 INT_R_X7Y49/INT_R.NR1END1->>GFAN0 INT_R_X7Y49/INT_R.NR1END1->>NR1BEG1 INT_R_X7Y50/INT_R.GFAN0->>CTRL1 INT_R_X7Y50/INT_R.NR1END1->>EE2BEG1 INT_R_X7Y50/INT_R.NR1END1->>GFAN0 INT_R_X9Y50/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pt[4][2]_i_3_n_0 - 
wires: CLBLM_L_X8Y47/CLBLM_NE2A1 CLBLM_L_X8Y48/CLBLM_NW2A1 CLBLM_R_X7Y46/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y46/CLBLM_M_B CLBLM_R_X7Y47/CLBLM_NE2A1 CLBLM_R_X7Y48/CLBLM_IMUX18 CLBLM_R_X7Y48/CLBLM_IMUX35 CLBLM_R_X7Y48/CLBLM_M_B2 CLBLM_R_X7Y48/CLBLM_M_C6 CLBLM_R_X7Y48/CLBLM_NW2A1 INT_L_X8Y47/NE2END1 INT_L_X8Y47/NW2BEG1 INT_L_X8Y48/NW2A1 INT_R_X7Y46/LOGIC_OUTS13 INT_R_X7Y46/NE2BEG1 INT_R_X7Y47/NE2A1 INT_R_X7Y48/BYP_ALT1 INT_R_X7Y48/BYP_BOUNCE1 INT_R_X7Y48/IMUX18 INT_R_X7Y48/IMUX35 INT_R_X7Y48/NW2END1 
pips: CLBLM_R_X7Y46/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y48/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X8Y47/INT_L.NE2END1->>NW2BEG1 INT_R_X7Y46/INT_R.LOGIC_OUTS13->>NE2BEG1 INT_R_X7Y48/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y48/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X7Y48/INT_R.NW2END1->>BYP_ALT1 INT_R_X7Y48/INT_R.NW2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pt[4][2]_i_2_n_0 - 
wires: BRKH_INT_X6Y49/BRKH_INT_NE2BEG2 BRKH_INT_X7Y49/BRKH_INT_NE2BEG2 CLBLM_L_X8Y50/CLBLM_FAN7 CLBLM_L_X8Y50/CLBLM_M_CE CLBLM_L_X8Y50/CLBLM_NE2A2 CLBLM_R_X7Y48/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y48/CLBLM_M_C CLBLM_R_X7Y49/CLBLM_FAN6 CLBLM_R_X7Y49/CLBLM_L_CE CLBLM_R_X7Y50/CLBLM_FAN7 CLBLM_R_X7Y50/CLBLM_M_CE CLBLM_R_X7Y50/CLBLM_NE2A2 INT_L_X6Y49/EL1BEG1 INT_L_X6Y49/NE2BEG2 INT_L_X6Y49/NW2END2 INT_L_X6Y50/NE2A2 INT_L_X8Y50/FAN_ALT7 INT_L_X8Y50/FAN_L7 INT_L_X8Y50/NE2END2 INT_R_X7Y48/LOGIC_OUTS14 INT_R_X7Y48/NR1BEG2 INT_R_X7Y48/NW2BEG2 INT_R_X7Y49/EL1END1 INT_R_X7Y49/FAN6 INT_R_X7Y49/FAN_ALT6 INT_R_X7Y49/NE2BEG2 INT_R_X7Y49/NR1END2 INT_R_X7Y49/NW2A2 INT_R_X7Y50/FAN7 INT_R_X7Y50/FAN_ALT7 INT_R_X7Y50/NE2A2 INT_R_X7Y50/NE2END2 
pips: CLBLM_L_X8Y50/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y48/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y49/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y50/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X6Y49/INT_L.NW2END2->>EL1BEG1 INT_L_X6Y49/INT_L.NW2END2->>NE2BEG2 INT_L_X8Y50/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y50/INT_L.NE2END2->>FAN_ALT7 INT_R_X7Y48/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X7Y48/INT_R.LOGIC_OUTS14->>NW2BEG2 INT_R_X7Y49/INT_R.EL1END1->>FAN_ALT6 INT_R_X7Y49/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y49/INT_R.NR1END2->>NE2BEG2 INT_R_X7Y50/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y50/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pt[6][2]_i_1_n_0 - 
wires: BRKH_INT_X8Y49/BRKH_INT_NN6C2 BRKH_INT_X8Y49/BRKH_INT_NW6C2 CLBLM_L_X8Y46/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y46/CLBLM_M_C CLBLM_L_X8Y51/CLBLM_CTRL1 CLBLM_L_X8Y51/CLBLM_M_SR CLBLM_L_X8Y51/CLBLM_NW4END2 CLBLM_R_X7Y51/CLBLM_CTRL0 CLBLM_R_X7Y51/CLBLM_L_SR CLBLM_R_X7Y51/CLBLM_NW4END2 INT_L_X8Y46/LOGIC_OUTS_L14 INT_L_X8Y46/NE2BEG2 INT_L_X8Y46/NN6BEG2 INT_L_X8Y47/NE2A2 INT_L_X8Y47/NN6A2 INT_L_X8Y47/NW6A2 INT_L_X8Y48/NN6B2 INT_L_X8Y48/NW6B2 INT_L_X8Y49/NN6C2 INT_L_X8Y49/NW6C2 INT_L_X8Y50/NN6D2 INT_L_X8Y50/NW6D2 INT_L_X8Y51/CTRL_L1 INT_L_X8Y51/NN6E2 INT_L_X8Y51/NW6E2 INT_L_X8Y51/SR1END2 INT_L_X8Y52/NN6END2 INT_L_X8Y52/SR1BEG2 INT_R_X7Y51/CTRL0 INT_R_X7Y51/NW6END2 INT_R_X9Y47/NE2END2 INT_R_X9Y47/NW6BEG2 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y51/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X7Y51/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X8Y46/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X8Y46/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X8Y51/INT_L.SR1END2->>CTRL_L1 INT_L_X8Y52/INT_L.NN6END2->>SR1BEG2 INT_R_X7Y51/INT_R.NW6END2->>CTRL0 INT_R_X9Y47/INT_R.NE2END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pt[6][2]_i_2_n_0 - 
wires: BRKH_INT_X7Y49/BRKH_INT_NE6C0 CLBLM_L_X8Y46/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y46/CLBLM_M_D CLBLM_L_X8Y46/CLBLM_WW2A3 CLBLM_L_X8Y50/CLBLM_ER1BEG2 CLBLM_L_X8Y51/CLBLM_FAN7 CLBLM_L_X8Y51/CLBLM_M_CE CLBLM_L_X8Y51/CLBLM_NE4C0 CLBLM_L_X8Y51/CLBLM_WR1END1 CLBLM_R_X7Y46/CLBLM_WW2A3 CLBLM_R_X7Y50/CLBLM_ER1BEG2 CLBLM_R_X7Y51/CLBLM_FAN6 CLBLM_R_X7Y51/CLBLM_L_CE CLBLM_R_X7Y51/CLBLM_NE4C0 CLBLM_R_X7Y51/CLBLM_WR1END1 INT_L_X6Y46/WW2END3 INT_L_X6Y47/NE6BEG0 INT_L_X6Y47/WW2END_N0_3 INT_L_X8Y46/LOGIC_OUTS_L15 INT_L_X8Y46/WW2BEG3 INT_L_X8Y50/ER1END2 INT_L_X8Y50/NR1BEG2 INT_L_X8Y51/FAN_ALT7 INT_L_X8Y51/FAN_L7 INT_L_X8Y51/NE6END0 INT_L_X8Y51/NR1END2 INT_L_X8Y51/WR1BEG1 INT_R_X7Y46/WW2A3 INT_R_X7Y47/NE6A0 INT_R_X7Y48/NE6B0 INT_R_X7Y49/NE6C0 INT_R_X7Y50/ER1BEG2 INT_R_X7Y50/NE6D0 INT_R_X7Y50/SR1END1 INT_R_X7Y51/FAN6 INT_R_X7Y51/FAN_ALT6 INT_R_X7Y51/NE6E0 INT_R_X7Y51/SR1BEG1 INT_R_X7Y51/WR1END1 
pips: CLBLM_L_X8Y46/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y51/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y51/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X6Y47/INT_L.WW2END_N0_3->>NE6BEG0 INT_L_X8Y46/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_L_X8Y50/INT_L.ER1END2->>NR1BEG2 INT_L_X8Y51/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y51/INT_L.NE6END0->>WR1BEG1 INT_L_X8Y51/INT_L.NR1END2->>FAN_ALT7 INT_R_X7Y50/INT_R.SR1END1->>ER1BEG2 INT_R_X7Y51/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y51/INT_R.WR1END1->>FAN_ALT6 INT_R_X7Y51/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 


####################################################
# Bels
SLICE_X8Y47/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)) , 
NAME: SLICE_X8Y47/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y49/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1) , 
NAME: SLICE_X10Y49/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y49/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)) , 
NAME: SLICE_X8Y49/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y49/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2) , 
NAME: SLICE_X11Y49/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y49/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2) , 
NAME: SLICE_X11Y49/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y47/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A3*A4)+(A1*(~A2)*A3*(~A4)*A5*A6)+(A1*(~A2)*(~A3)*A5*A6)+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A5*A6)+((~A1)*(~A3)*A5*A6) , 
NAME: SLICE_X8Y47/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y49/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2) , 
NAME: SLICE_X10Y49/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y49/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)) , 
NAME: SLICE_X9Y49/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y47/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y47/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y47/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A2*A1*A6*(~A3))+((~A4)*(~A2)*(~A5)*A1*A6*(~A3)) , 
NAME: SLICE_X10Y47/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y47/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A4))) , 
NAME: SLICE_X10Y47/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y47/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5))+((~A3)*A5)) , 
NAME: SLICE_X9Y47/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y47/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*(~A3)*(~A2))+((~A5)*A1*(~A3))+((~A5)*(~A1)*(~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X8Y47/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y49/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*(~A3)*A2*A1)+(A5*(~A4)*(~A3)*(~A2)*(~A1))+((~A5)*A6*(~A3))+((~A5)*(~A6)*(~A4)*(~A3)*A2*A1)+((~A5)*(~A6)*(~A4)*(~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X10Y49/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y49/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A3*A2)+(A1*(~A5)*(~A3)*A6*A2)+(A1*(~A5)*(~A3)*(~A6)*(~A2))+((~A1)*A4)+((~A1)*(~A4)*(~A5)*A3*A2)+((~A1)*(~A4)*(~A5)*(~A3)*A6*A2)+((~A1)*(~A4)*(~A5)*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X8Y49/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y49/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6) , 
NAME: SLICE_X8Y49/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y49/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4) , 
NAME: SLICE_X8Y49/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X11Y49/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*(~A6))+((~A5)*(~A3)) , 
NAME: SLICE_X11Y49/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y49/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X11Y49/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y47/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2)) , 
NAME: SLICE_X10Y47/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y49/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A5))) , 
NAME: SLICE_X10Y49/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y47/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4*(~A3)*A2*A1)+(A6*A5*A4*(~A3)*(~A2))+(A6*A5*(~A4)*A3*(~A2)*(~A1))+(A6*A5*(~A4)*(~A3)*A1)+(A6*(~A5))+((~A6)*A5*A4*(~A3)*A2*A1)+((~A6)*A5*A4*(~A3)*(~A2))+((~A6)*A5*(~A4)*A3*(~A2)*(~A1))+((~A6)*A5*(~A4)*(~A3)*A1)+((~A6)*(~A5)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X10Y47/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y47/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A1*(~A5)*A6*A4*(~A3))+((~A2)*A1*(~A5)*(~A6))+((~A2)*(~A1)*A5*A6*A4*(~A3))+((~A2)*(~A1)*A5*(~A6))+((~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X10Y47/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y47/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y47/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y49/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y49/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y49/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y49/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y49/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y49/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y49/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y49/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y49/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y49/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y46/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2*A3)+(A1*A5*(~A2))+(A1*(~A5)*A3)+((~A1)*A4*A6)+((~A1)*A4*(~A6)*A5)+((~A1)*A4*(~A6)*(~A5)*A3)+((~A1)*(~A4)*A6*A5*A2*A3)+((~A1)*(~A4)*A6*A5*(~A2))+((~A1)*(~A4)*A6*(~A5))+((~A1)*(~A4)*(~A6)*A5*A2*A3)+((~A1)*(~A4)*(~A6)*A5*(~A2))+((~A1)*(~A4)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X9Y46/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y46/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A6*(~A4))+(A3*(~A2)*(~A6)*A4)+((~A3)*(~A2)*A6*(~A4))+((~A3)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X9Y46/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y46/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A6)*(~A1))+(A4*(~A5)*A3*(~A6)*(~A1))+(A4*(~A5)*(~A3)*(~A6)*A1*(~A2))+(A4*(~A5)*(~A3)*(~A6)*(~A1))+((~A4)*(~A6)*(~A1)) , 
NAME: SLICE_X8Y46/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y48/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*(~A4)*(~A6)*A5*(~A2))+((~A1)*(~A4)*(~A6)*(~A5)*A3)+((~A1)*(~A4)*(~A6)*(~A5)*(~A3)*(~A2)) , 
NAME: SLICE_X8Y48/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y47/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1) , 
NAME: SLICE_X8Y47/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y47/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A5*A1*(~A2))+(A6*A4*A3*A5*(~A1))+(A6*A4*A3*(~A5)*A1*(~A2))+(A6*A4*(~A3)*A5*A1*(~A2))+(A6*A4*(~A3)*(~A5)*A1*(~A2))+(A6*A4*(~A3)*(~A5)*(~A1))+((~A6)*A4*A3*A5*(~A1))+((~A6)*A4*(~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X9Y47/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y46/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)*(~A1)*(~A3)*A6)+((~A2)*(~A4)) , 
NAME: SLICE_X8Y46/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y50/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A6)+((~A1)*(~A2)*(~A6)*A5)+((~A1)*(~A2)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X10Y50/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y49/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4) , 
NAME: SLICE_X9Y49/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y47/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A5)) , 
NAME: SLICE_X9Y47/D5LUT, 
TYPE: LUT5, 

SLICE_X8Y45/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A1)+((~A3)*(~A1)*A2*A4*A5)+((~A3)*(~A1)*A2*(~A4))+((~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X8Y45/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y47/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*(~A3)*(~A4))+(A2*A1*(~A5))+(A2*(~A1)*A5*A6)+((~A2)) , 
NAME: SLICE_X9Y47/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y47/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A1)+(A2*(~A4)*(~A1)*(~A3)*A6)+((~A2)*(~A4)*A1)+((~A2)*(~A4)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X9Y47/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y49/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X10Y49/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y49/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A4*A2*A1*A5*A6) , 
NAME: SLICE_X9Y49/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y49/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1)+(A5*(~A3)*(~A1))+((~A5)*A3*(~A1))+((~A5)*(~A3)*A1)) , 
NAME: SLICE_X9Y49/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y49/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5)+(A3*(~A1)*(~A5))+((~A3)*A2*A1*A5)+((~A3)*A2*(~A1)*(~A5))+((~A3)*(~A2)*A1*(~A5))+((~A3)*(~A2)*(~A1)*A5)) , 
NAME: SLICE_X8Y49/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y49/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2))+((~A5)*A2) , 
NAME: SLICE_X9Y49/B5LUT, 
TYPE: LUT5, 

SLICE_X11Y48/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4*(~A3))+(A1*A6*A5*(~A4))+(A1*A6*(~A5)*(~A3))+(A1*(~A6)*A5*A4*(~A3))+(A1*(~A6)*A5*(~A4))+(A1*(~A6)*(~A5)*A4*(~A3))+((~A1)*A5*A4*(~A3))+((~A1)*A5*(~A4))+((~A1)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X11Y48/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y53/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2)) , 
NAME: SLICE_X10Y53/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y48/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A1)+(A3*(~A5)*(~A1)*A4)+(A3*(~A5)*(~A1)*(~A4)*A6)+(A3*(~A5)*(~A1)*(~A4)*(~A6)*A2)+((~A3)) , 
NAME: SLICE_X9Y48/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y48/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A3)*(~A2)*(~A5))) , 
NAME: SLICE_X9Y48/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A3*A1)+(A2*A6*(~A5)*A3*(~A1)*A4)+(A2*A6*(~A5)*(~A3)*(~A1)*A4)+(A2*(~A6)*A5*A1)+(A2*(~A6)*(~A5)*A3*A1)+(A2*(~A6)*(~A5)*A3*(~A1)*A4)+(A2*(~A6)*(~A5)*(~A3)*(~A1)*A4)+((~A2)*A6*A5*(~A1))+((~A2)*A6*(~A5)*A3*A1)+((~A2)*A6*(~A5)*A3*(~A1)*A4)+((~A2)*A6*(~A5)*(~A3)*(~A1)*A4)+((~A2)*(~A6)*(~A5)*A3*A1)+((~A2)*(~A6)*(~A5)*A3*(~A1)*A4)+((~A2)*(~A6)*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X10Y52/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y52/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A4*A1)+(A2*A6*(~A3)*A4*(~A1)*A5)+(A2*A6*(~A3)*(~A4)*(~A1)*A5)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3)*A4*A1)+(A2*(~A6)*(~A3)*A4*(~A1)*A5)+(A2*(~A6)*(~A3)*(~A4)*(~A1)*A5)+((~A2)*A6*A3*(~A1))+((~A2)*A6*(~A3)*A4*A1)+((~A2)*A6*(~A3)*A4*(~A1)*A5)+((~A2)*A6*(~A3)*(~A4)*(~A1)*A5)+((~A2)*(~A6)*(~A3)*A4*A1)+((~A2)*(~A6)*(~A3)*A4*(~A1)*A5)+((~A2)*(~A6)*(~A3)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X10Y52/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y48/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A2)) , 
NAME: SLICE_X8Y48/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y49/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X9Y49/C5LUT, 
TYPE: LUT5, 

SLICE_X8Y49/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X8Y49/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y47/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X8Y47/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y48/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*(~A2)*(~A1)*A5*A3) , 
NAME: SLICE_X9Y48/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y46/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)) , 
NAME: SLICE_X10Y46/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A1))+(A4*(~A3)*(~A1))+((~A4)*A3*A2*(~A1)) , 
NAME: SLICE_X7Y52/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y48/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A5)*(~A2))+(A1*(~A4))+((~A1)*A4*(~A5)*(~A2))+((~A1)*(~A4)*A5) , 
NAME: SLICE_X11Y48/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y50/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*A2)+((~A6)*(~A1)*(~A2)*A4)+((~A6)*(~A1)*(~A2)*(~A4)*A5)+((~A6)*(~A1)*(~A2)*(~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X10Y50/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y46/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A5)*A1)+(A3*(~A4)*A5*A1)+(A3*(~A4)*A5*(~A1)*A6)+(A3*(~A4)*A5*(~A1)*(~A6)*A2)+(A3*(~A4)*(~A5)*A1)+((~A3)*A4*A5*(~A1))+((~A3)*A4*(~A5))+((~A3)*(~A4)) , 
NAME: SLICE_X10Y46/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A5*A3)+(A6*A1*(~A4)*A5*(~A3)*A2)+(A6*A1*(~A4)*(~A5)*(~A3)*A2)+(A6*(~A1)*A4*A3)+(A6*(~A1)*(~A4)*A5*A3)+(A6*(~A1)*(~A4)*A5*(~A3)*A2)+(A6*(~A1)*(~A4)*(~A5)*(~A3)*A2)+((~A6)*A1*A4*(~A3))+((~A6)*A1*(~A4)*A5*A3)+((~A6)*A1*(~A4)*A5*(~A3)*A2)+((~A6)*A1*(~A4)*(~A5)*(~A3)*A2)+((~A6)*(~A1)*(~A4)*A5*A3)+((~A6)*(~A1)*(~A4)*A5*(~A3)*A2)+((~A6)*(~A1)*(~A4)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X8Y52/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y52/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A2*A3)+(A6*A1*(~A4)*A2*(~A3)*A5)+(A6*A1*(~A4)*(~A2)*(~A3)*A5)+(A6*(~A1)*A4*A3)+(A6*(~A1)*(~A4)*A2*A3)+(A6*(~A1)*(~A4)*A2*(~A3)*A5)+(A6*(~A1)*(~A4)*(~A2)*(~A3)*A5)+((~A6)*A1*A4*(~A3))+((~A6)*A1*(~A4)*A2*A3)+((~A6)*A1*(~A4)*A2*(~A3)*A5)+((~A6)*A1*(~A4)*(~A2)*(~A3)*A5)+((~A6)*(~A1)*(~A4)*A2*A3)+((~A6)*(~A1)*(~A4)*A2*(~A3)*A5)+((~A6)*(~A1)*(~A4)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X8Y52/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y50/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A3)+((~A5)*(~A3)*A2)+((~A5)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X10Y50/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y46/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y46/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y48/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y48/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y47/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y47/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y46/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y46/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y48/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A2*A3)+(A6*A1*A4*(~A2))+(A6*A1*(~A4)*A3)+(A6*(~A1)*A5*A4*A2*A3)+(A6*(~A1)*A5*A4*(~A2))+(A6*(~A1)*A5*(~A4)*A3)+(A6*(~A1)*(~A5)*A4*A2*A3)+(A6*(~A1)*(~A5)*(~A4)*A3)+((~A6)*A1*A4*A2*A3)+((~A6)*A1*(~A4)*A3)+((~A6)*(~A1)*A5*A4*A2*A3)+((~A6)*(~A1)*A5*A4*(~A2))+((~A6)*(~A1)*A5*(~A4)*A3)+((~A6)*(~A1)*(~A5)*A4*A2*A3)+((~A6)*(~A1)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X10Y48/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y50/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3)+((~A1)*A6*(~A3)) , 
NAME: SLICE_X8Y50/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y52/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1)+((~A3)*(~A1)*A2)+((~A3)*(~A1)*(~A2)*A5)+((~A3)*(~A1)*(~A2)*(~A5)*A4)+((~A3)*(~A1)*(~A2)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X10Y52/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y52/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A4)+((~A1)*A6*(~A4)) , 
NAME: SLICE_X11Y52/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y53/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X9Y53/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y52/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2)+((~A3)*A4*(~A2)) , 
NAME: SLICE_X9Y52/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y51/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A3*A5)+(A6*A2*(~A4)*A3*(~A5)*A1)+(A6*A2*(~A4)*(~A3)*(~A5)*A1)+(A6*(~A2)*A4*A5)+(A6*(~A2)*(~A4)*A3*A5)+(A6*(~A2)*(~A4)*A3*(~A5)*A1)+(A6*(~A2)*(~A4)*(~A3)*(~A5)*A1)+((~A6)*A2*A4*(~A5))+((~A6)*A2*(~A4)*A3*A5)+((~A6)*A2*(~A4)*A3*(~A5)*A1)+((~A6)*A2*(~A4)*(~A3)*(~A5)*A1)+((~A6)*(~A2)*(~A4)*A3*A5)+((~A6)*(~A2)*(~A4)*A3*(~A5)*A1)+((~A6)*(~A2)*(~A4)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X10Y51/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y51/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A3*A2)+(A6*A1*(~A4)*A3*(~A2)*A5)+(A6*A1*(~A4)*(~A3)*(~A2)*A5)+(A6*(~A1)*A4*A2)+(A6*(~A1)*(~A4)*A3*A2)+(A6*(~A1)*(~A4)*A3*(~A2)*A5)+(A6*(~A1)*(~A4)*(~A3)*(~A2)*A5)+((~A6)*A1*A4*(~A2))+((~A6)*A1*(~A4)*A3*A2)+((~A6)*A1*(~A4)*A3*(~A2)*A5)+((~A6)*A1*(~A4)*(~A3)*(~A2)*A5)+((~A6)*(~A1)*(~A4)*A3*A2)+((~A6)*(~A1)*(~A4)*A3*(~A2)*A5)+((~A6)*(~A1)*(~A4)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X10Y51/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y51/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A6*A4)+(A2*A5*(~A3)*A6*(~A4)*A1)+(A2*A5*(~A3)*(~A6)*(~A4)*A1)+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*A6*A4)+(A2*(~A5)*(~A3)*A6*(~A4)*A1)+(A2*(~A5)*(~A3)*(~A6)*(~A4)*A1)+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A6*A4)+((~A2)*A5*(~A3)*A6*(~A4)*A1)+((~A2)*A5*(~A3)*(~A6)*(~A4)*A1)+((~A2)*(~A5)*(~A3)*A6*A4)+((~A2)*(~A5)*(~A3)*A6*(~A4)*A1)+((~A2)*(~A5)*(~A3)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X11Y51/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y51/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*A1*(~A3)*A4*A2)+(A6*A1*(~A3)*A4*(~A2)*A5)+(A6*A1*(~A3)*(~A4)*(~A2)*A5)+(A6*(~A1)*A3*A2)+(A6*(~A1)*(~A3)*A4*A2)+(A6*(~A1)*(~A3)*A4*(~A2)*A5)+(A6*(~A1)*(~A3)*(~A4)*(~A2)*A5)+((~A6)*A1*A3*(~A2))+((~A6)*A1*(~A3)*A4*A2)+((~A6)*A1*(~A3)*A4*(~A2)*A5)+((~A6)*A1*(~A3)*(~A4)*(~A2)*A5)+((~A6)*(~A1)*(~A3)*A4*A2)+((~A6)*(~A1)*(~A3)*A4*(~A2)*A5)+((~A6)*(~A1)*(~A3)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X11Y51/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y52/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A2*A5)+(A4*A3*(~A6)*A2*(~A5)*A1)+(A4*A3*(~A6)*(~A2)*(~A5)*A1)+(A4*(~A3)*A6*A5)+(A4*(~A3)*(~A6)*A2*A5)+(A4*(~A3)*(~A6)*A2*(~A5)*A1)+(A4*(~A3)*(~A6)*(~A2)*(~A5)*A1)+((~A4)*A3*A6*(~A5))+((~A4)*A3*(~A6)*A2*A5)+((~A4)*A3*(~A6)*A2*(~A5)*A1)+((~A4)*A3*(~A6)*(~A2)*(~A5)*A1)+((~A4)*(~A3)*(~A6)*A2*A5)+((~A4)*(~A3)*(~A6)*A2*(~A5)*A1)+((~A4)*(~A3)*(~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X8Y52/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y50/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A5*(~A4))+((~A2)*(~A5)*A1*(~A4))+((~A2)*(~A5)*(~A1)*A3*(~A4))+((~A2)*(~A5)*(~A1)*(~A3)*A6*(~A4)) , 
NAME: SLICE_X10Y50/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y51/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*A6*(~A2)*A4*A3)+(A1*A6*(~A2)*A4*(~A3)*A5)+(A1*A6*(~A2)*(~A4)*(~A3)*A5)+(A1*(~A6)*A2*A3)+(A1*(~A6)*(~A2)*A4*A3)+(A1*(~A6)*(~A2)*A4*(~A3)*A5)+(A1*(~A6)*(~A2)*(~A4)*(~A3)*A5)+((~A1)*A6*A2*(~A3))+((~A1)*A6*(~A2)*A4*A3)+((~A1)*A6*(~A2)*A4*(~A3)*A5)+((~A1)*A6*(~A2)*(~A4)*(~A3)*A5)+((~A1)*(~A6)*(~A2)*A4*A3)+((~A1)*(~A6)*(~A2)*A4*(~A3)*A5)+((~A1)*(~A6)*(~A2)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X8Y51/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y51/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A4*A1)+(A5*A6*(~A2)*A4*(~A1)*A3)+(A5*A6*(~A2)*(~A4)*(~A1)*A3)+(A5*(~A6)*A2*A1)+(A5*(~A6)*(~A2)*A4*A1)+(A5*(~A6)*(~A2)*A4*(~A1)*A3)+(A5*(~A6)*(~A2)*(~A4)*(~A1)*A3)+((~A5)*A6*A2*(~A1))+((~A5)*A6*(~A2)*A4*A1)+((~A5)*A6*(~A2)*A4*(~A1)*A3)+((~A5)*A6*(~A2)*(~A4)*(~A1)*A3)+((~A5)*(~A6)*(~A2)*A4*A1)+((~A5)*(~A6)*(~A2)*A4*(~A1)*A3)+((~A5)*(~A6)*(~A2)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X8Y51/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y51/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A6*A5)+(A2*A4*(~A3)*A6*(~A5)*A1)+(A2*A4*(~A3)*(~A6)*(~A5)*A1)+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*A6*A5)+(A2*(~A4)*(~A3)*A6*(~A5)*A1)+(A2*(~A4)*(~A3)*(~A6)*(~A5)*A1)+((~A2)*A4*A3*(~A5))+((~A2)*A4*(~A3)*A6*A5)+((~A2)*A4*(~A3)*A6*(~A5)*A1)+((~A2)*A4*(~A3)*(~A6)*(~A5)*A1)+((~A2)*(~A4)*(~A3)*A6*A5)+((~A2)*(~A4)*(~A3)*A6*(~A5)*A1)+((~A2)*(~A4)*(~A3)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X8Y51/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y51/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3*A1)+(A4*(~A2)*(~A3)*A6)+((~A4)*A5)+((~A4)*(~A5)*A3*A1)+((~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X10Y51/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y53/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A1*A6)+(A2*(~A3)*(~A1)*A4)+((~A2)*A5)+((~A2)*(~A5)*A1*A6)+((~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X10Y53/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A3*A1)+(A4*A6*(~A5)*A3*(~A1)*A2)+(A4*A6*(~A5)*(~A3)*(~A1)*A2)+(A4*(~A6)*A5*A1)+(A4*(~A6)*(~A5)*A3*A1)+(A4*(~A6)*(~A5)*A3*(~A1)*A2)+(A4*(~A6)*(~A5)*(~A3)*(~A1)*A2)+((~A4)*A6*A5*(~A1))+((~A4)*A6*(~A5)*A3*A1)+((~A4)*A6*(~A5)*A3*(~A1)*A2)+((~A4)*A6*(~A5)*(~A3)*(~A1)*A2)+((~A4)*(~A6)*(~A5)*A3*A1)+((~A4)*(~A6)*(~A5)*A3*(~A1)*A2)+((~A4)*(~A6)*(~A5)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X11Y52/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y52/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A5*A1)+(A4*A6*(~A2)*A5*(~A1)*A3)+(A4*A6*(~A2)*(~A5)*(~A1)*A3)+(A4*(~A6)*A2*A1)+(A4*(~A6)*(~A2)*A5*A1)+(A4*(~A6)*(~A2)*A5*(~A1)*A3)+(A4*(~A6)*(~A2)*(~A5)*(~A1)*A3)+((~A4)*A6*A2*(~A1))+((~A4)*A6*(~A2)*A5*A1)+((~A4)*A6*(~A2)*A5*(~A1)*A3)+((~A4)*A6*(~A2)*(~A5)*(~A1)*A3)+((~A4)*(~A6)*(~A2)*A5*A1)+((~A4)*(~A6)*(~A2)*A5*(~A1)*A3)+((~A4)*(~A6)*(~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X11Y52/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4*A3)+(A2*A1*(~A6)*A4*(~A3)*A5)+(A2*A1*(~A6)*(~A4)*(~A3)*A5)+(A2*(~A1)*A6*A3)+(A2*(~A1)*(~A6)*A4*A3)+(A2*(~A1)*(~A6)*A4*(~A3)*A5)+(A2*(~A1)*(~A6)*(~A4)*(~A3)*A5)+((~A2)*A1*A6*(~A3))+((~A2)*A1*(~A6)*A4*A3)+((~A2)*A1*(~A6)*A4*(~A3)*A5)+((~A2)*A1*(~A6)*(~A4)*(~A3)*A5)+((~A2)*(~A1)*(~A6)*A4*A3)+((~A2)*(~A1)*(~A6)*A4*(~A3)*A5)+((~A2)*(~A1)*(~A6)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X9Y52/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y52/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A1*A3)+(A4*A2*(~A6)*A1*(~A3)*A5)+(A4*A2*(~A6)*(~A1)*(~A3)*A5)+(A4*(~A2)*A6*A3)+(A4*(~A2)*(~A6)*A1*A3)+(A4*(~A2)*(~A6)*A1*(~A3)*A5)+(A4*(~A2)*(~A6)*(~A1)*(~A3)*A5)+((~A4)*A2*A6*(~A3))+((~A4)*A2*(~A6)*A1*A3)+((~A4)*A2*(~A6)*A1*(~A3)*A5)+((~A4)*A2*(~A6)*(~A1)*(~A3)*A5)+((~A4)*(~A2)*(~A6)*A1*A3)+((~A4)*(~A2)*(~A6)*A1*(~A3)*A5)+((~A4)*(~A2)*(~A6)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X9Y52/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y52/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A5*A2)+(A4*A3*(~A6)*A5*(~A2)*A1)+(A4*A3*(~A6)*(~A5)*(~A2)*A1)+(A4*(~A3)*A6*A2)+(A4*(~A3)*(~A6)*A5*A2)+(A4*(~A3)*(~A6)*A5*(~A2)*A1)+(A4*(~A3)*(~A6)*(~A5)*(~A2)*A1)+((~A4)*A3*A6*(~A2))+((~A4)*A3*(~A6)*A5*A2)+((~A4)*A3*(~A6)*A5*(~A2)*A1)+((~A4)*A3*(~A6)*(~A5)*(~A2)*A1)+((~A4)*(~A3)*(~A6)*A5*A2)+((~A4)*(~A3)*(~A6)*A5*(~A2)*A1)+((~A4)*(~A3)*(~A6)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X8Y52/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y48/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A1*A5) , 
NAME: SLICE_X10Y48/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y52/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A5*A1)+(A2*A3*(~A4)*A5*(~A1)*A6)+(A2*A3*(~A4)*(~A5)*(~A1)*A6)+(A2*(~A3)*A4*A1)+(A2*(~A3)*(~A4)*A5*A1)+(A2*(~A3)*(~A4)*A5*(~A1)*A6)+(A2*(~A3)*(~A4)*(~A5)*(~A1)*A6)+((~A2)*A3*A4*(~A1))+((~A2)*A3*(~A4)*A5*A1)+((~A2)*A3*(~A4)*A5*(~A1)*A6)+((~A2)*A3*(~A4)*(~A5)*(~A1)*A6)+((~A2)*(~A3)*(~A4)*A5*A1)+((~A2)*(~A3)*(~A4)*A5*(~A1)*A6)+((~A2)*(~A3)*(~A4)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X9Y52/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y48/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A3)*A4)+(A6*(~A1)*A3)+(A6*(~A1)*(~A3)*A4)+((~A6)*(~A3)*A4) , 
NAME: SLICE_X10Y48/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y48/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A3)*A6)+(A4*(~A5)*A2*(~A3)*(~A1)*(~A6))+(A4*(~A5)*(~A2)*A3*(~A1)*(~A6))+((~A4)*A5*(~A2)*(~A3)*A6)+((~A4)*(~A5)*A2*(~A3)*(~A1)*(~A6))+((~A4)*(~A5)*(~A2)*A3*(~A1)*(~A6)) , 
NAME: SLICE_X10Y48/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y50/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A4)+((~A5)*(~A4)*A2)+((~A5)*(~A4)*(~A2)*A3)) , 
NAME: SLICE_X10Y50/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y51/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3)+((~A1)*A6*(~A3)) , 
NAME: SLICE_X10Y51/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y51/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2)+((~A1)*A6*(~A2)) , 
NAME: SLICE_X11Y51/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y51/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2)) , 
NAME: SLICE_X8Y51/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y48/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y48/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y42/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A3*A6)+((~A2)*(~A3)*A6*A1)+((~A2)*(~A3)*A6*(~A1)*A4) , 
NAME: SLICE_X5Y42/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y40/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*(~A5)*A6*A4)+(A2*(~A5)*A6*(~A4)*A1) , 
NAME: SLICE_X7Y40/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y40/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*(~A1)*A4*A3)+(A2*(~A1)*A4*(~A3)*A6) , 
NAME: SLICE_X5Y40/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y42/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*(~A6)*A1*A2)+(A3*(~A6)*A1*(~A2)*A4) , 
NAME: SLICE_X7Y42/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y41/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*(~A6)*A2*A4)+(A3*(~A6)*A2*(~A4)*A1) , 
NAME: SLICE_X7Y41/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y41/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*(~A6)*A2*A4)+(A5*(~A6)*A2*(~A4)*A1) , 
NAME: SLICE_X7Y41/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y41/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*(~A4)*A1*A3)+(A2*(~A4)*A1*(~A3)*A6) , 
NAME: SLICE_X5Y41/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y41/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*(~A2)*A3*A6)+(A4*(~A2)*A3*(~A6)*A5) , 
NAME: SLICE_X7Y41/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y42/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*(~A6)*A1*A2)+(A3*(~A6)*A1*(~A2)*A4) , 
NAME: SLICE_X7Y42/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y42/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*(~A2)*A4*A6)+(A3*(~A2)*A4*(~A6)*A1) , 
NAME: SLICE_X7Y42/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y42/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*(~A1)*A2*A5)+(A4*(~A1)*A2*(~A5)*A6) , 
NAME: SLICE_X5Y42/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*(~A1)*A2*A3)+(A4*(~A1)*A2*(~A3)*A6) , 
NAME: SLICE_X5Y39/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y42/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*(~A3)*A2*A5)+(A6*(~A3)*A2*(~A5)*A1) , 
NAME: SLICE_X5Y42/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y46/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*(~A6)*A1*A3)+(A2*(~A6)*A1*(~A3)*A5) , 
NAME: SLICE_X6Y46/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y43/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3)+(A5*(~A2)*A3*A4)+(A5*(~A2)*A3*(~A4)*A6) , 
NAME: SLICE_X8Y43/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y43/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1)+(A3*(~A2)*A1*A4)+(A3*(~A2)*A1*(~A4)*A6) , 
NAME: SLICE_X8Y43/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y42/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*(~A2)*A4*A6)+(A1*(~A2)*A4*(~A6)*A3) , 
NAME: SLICE_X7Y42/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y46/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*(~A6)*A1*A3)+(A4*(~A6)*A1*(~A3)*A5) , 
NAME: SLICE_X6Y46/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y44/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*(~A5)*A1*A6)+(A4*(~A5)*A1*(~A6)*A3) , 
NAME: SLICE_X8Y44/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y46/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A4)+(A3*(~A2)*A4*A1)+(A3*(~A2)*A4*(~A1)*A5) , 
NAME: SLICE_X7Y46/A5LUT, 
TYPE: LUT5, 

SLICE_X6Y46/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5)+(A2*(~A4)*A5*A3)+(A2*(~A4)*A5*(~A3)*A1)) , 
NAME: SLICE_X6Y46/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y45/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2)+(A6*(~A5)*A2*A1)+(A6*(~A5)*A2*(~A1)*A3) , 
NAME: SLICE_X8Y45/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y41/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*(~A4)*A3*A6)+(A2*(~A4)*A3*(~A6)*A5) , 
NAME: SLICE_X7Y41/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y45/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*(~A5)*A6*A2)+(A1*(~A5)*A6*(~A2)*A3) , 
NAME: SLICE_X8Y45/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y47/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A5)*(~A6)) , 
NAME: SLICE_X6Y47/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y43/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)) , 
NAME: SLICE_X3Y43/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y43/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A4)*(~A3)) , 
NAME: SLICE_X3Y43/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y43/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A5)*(~A2)) , 
NAME: SLICE_X3Y43/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y45/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)) , 
NAME: SLICE_X4Y45/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y46/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3)*(~A4)*(~A5)*(~A1))+(A6*(~A2)*(~A3)*(~A4)*(~A1))+((~A6)*(~A3)*(~A4)*(~A5)*(~A1)) , 
NAME: SLICE_X7Y46/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y45/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A2)) , 
NAME: SLICE_X4Y45/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y45/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X4Y45/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y45/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)) , 
NAME: SLICE_X7Y45/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y45/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X7Y45/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y45/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X7Y45/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y45/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)) , 
NAME: SLICE_X5Y45/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y45/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X5Y45/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y45/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X5Y45/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y46/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*(~A6)*A5*A2)+(A4*(~A6)*A5*(~A2)*A1) , 
NAME: SLICE_X6Y46/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X3Y42/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X3Y42/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y42/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X3Y42/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y42/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X3Y42/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y42/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X3Y42/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y44/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X4Y44/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y44/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X4Y44/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y44/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A4)*(~A5)) , 
NAME: SLICE_X4Y44/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y44/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X4Y44/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y46/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A2))+((~A5)*A4*A3*(~A2))+((~A5)*(~A4)*A3*A6*(~A2))+((~A5)*(~A4)*A3*(~A6)*A1*(~A2)) , 
NAME: SLICE_X7Y46/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y44/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X7Y44/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y44/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X7Y44/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y44/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A1)*(~A2)) , 
NAME: SLICE_X7Y44/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y44/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X7Y44/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y44/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X5Y44/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y44/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X5Y44/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y44/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A3)) , 
NAME: SLICE_X5Y44/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y44/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X5Y44/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y41/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X3Y41/D6LUT, 
TYPE: LUT6, 

SLICE_X3Y41/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X3Y41/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y41/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X3Y41/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y41/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*(~A4)) , 
NAME: SLICE_X3Y41/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y43/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X4Y43/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y43/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A3)*(~A5)) , 
NAME: SLICE_X4Y43/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y43/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X4Y43/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y43/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X4Y43/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y43/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*(~A1)) , 
NAME: SLICE_X7Y43/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y43/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X7Y43/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y43/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X7Y43/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y43/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A1*(~A3)) , 
NAME: SLICE_X7Y43/A6LUT, 
TYPE: LUT6, 

SLICE_X5Y43/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X5Y43/D6LUT, 
TYPE: LUT6, 

SLICE_X5Y43/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A3)*(~A6)) , 
NAME: SLICE_X5Y43/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y43/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A3)*(~A2)) , 
NAME: SLICE_X5Y43/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y43/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*A3) , 
NAME: SLICE_X5Y43/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y46/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A3))) , 
NAME: SLICE_X9Y46/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*(~A5)*A6*A2)+(A3*(~A5)*A6*(~A2)*A1) , 
NAME: SLICE_X7Y39/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y39/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*(~A5)*A6*A2)+(A3*(~A5)*A6*(~A2)*A1) , 
NAME: SLICE_X7Y39/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y39/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*(~A1)*A4*A6)+(A2*(~A1)*A4*(~A6)*A3) , 
NAME: SLICE_X7Y39/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y39/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*(~A1)*A2*A6)+(A3*(~A1)*A2*(~A6)*A5) , 
NAME: SLICE_X7Y39/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y40/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*(~A4)*A6*A2)+(A5*(~A4)*A6*(~A2)*A1) , 
NAME: SLICE_X7Y40/B6LUT, 
TYPE: LUT6, 

SLICE_X5Y39/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*(~A1)*A2*A3)+(A5*(~A1)*A2*(~A3)*A6) , 
NAME: SLICE_X5Y39/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y40/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*(~A1)*A4*A6)+(A2*(~A1)*A4*(~A6)*A3) , 
NAME: SLICE_X7Y40/C6LUT, 
TYPE: LUT6, 

SLICE_X5Y42/CFF - 
CLASS: bel, 
NAME: SLICE_X5Y42/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y40/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y40/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y40/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y40/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y42/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y42/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y40/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y40/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y41/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y41/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y41/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y41/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y41/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y41/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y41/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y41/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y41/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y41/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y42/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y42/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y42/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y42/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y42/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y42/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X5Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y42/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y42/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y42/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y42/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y46/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y46/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y43/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y43/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y43/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y43/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y42/DFF - 
CLASS: bel, 
NAME: SLICE_X7Y42/DFF, 
TYPE: REG_INIT, 

SLICE_X6Y43/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y43/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y46/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y46/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y44/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y44/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y45/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y45/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y45/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y45/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y44/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y44/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y45/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y45/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y41/DFF - 
CLASS: bel, 
NAME: SLICE_X7Y41/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y45/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y45/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y46/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y46/DFF, 
TYPE: REG_INIT, 

SLICE_X5Y45/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y45/CARRY4, 
TYPE: CARRY4, 

SLICE_X3Y42/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X3Y42/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y44/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X4Y44/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y44/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y44/CARRY4, 
TYPE: CARRY4, 

SLICE_X5Y44/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y44/CARRY4, 
TYPE: CARRY4, 

SLICE_X3Y41/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X3Y41/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y43/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X4Y43/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y43/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y43/CARRY4, 
TYPE: CARRY4, 

SLICE_X5Y43/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y43/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y45/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y45/CARRY4, 
TYPE: CARRY4, 

SLICE_X3Y43/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X3Y43/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y45/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X4Y45/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y45/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y45/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y38/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y38/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y39/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y39/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y39/DFF - 
CLASS: bel, 
NAME: SLICE_X7Y39/DFF, 
TYPE: REG_INIT, 

SLICE_X7Y40/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y40/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X5Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y39/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y39/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y40/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y40/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y47/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A3)+((~A4)*A5*A1*(~A6)*A3)+((~A4)*A5*(~A1)*A2*(~A6)*A3)+((~A4)*A5*(~A1)*(~A2)*A6)+((~A4)*A5*(~A1)*(~A2)*(~A6)*A3)+((~A4)*(~A5)*A1*A2*(~A6)*A3)+((~A4)*(~A5)*A1*(~A2)*A6)+((~A4)*(~A5)*A1*(~A2)*(~A6)*A3)+((~A4)*(~A5)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X11Y47/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y47/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A5*(~A6)*(~A1)*(~A4))+((~A3)*(~A5)*A6*(~A1)*(~A4))+((~A3)*(~A5)*(~A6)*(~A4)) , 
NAME: SLICE_X11Y47/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y47/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y47/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y47/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X11Y47/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y47/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A1)*A4)+(A5*(~A6)*A1*(~A2)*A4)+(A5*(~A6)*(~A1)*A2*A4)+((~A5)*A6*(~A1)*A4)+((~A5)*(~A6)*A1*A4)+((~A5)*(~A6)*(~A1)*A2*A4) , 
NAME: SLICE_X11Y47/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y47/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y47/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y50/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A2*(~A3))+((~A1)*(~A2)*A6*(~A3))+((~A1)*(~A2)*(~A6)*A5*(~A3)) , 
NAME: SLICE_X6Y50/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y49/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*A6*A2)+((~A1)*(~A6)*A4*A2)+((~A1)*(~A6)*(~A4)*A3*A2) , 
NAME: SLICE_X4Y49/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y49/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*A6*A3)+((~A1)*(~A6)*A4*A3)+((~A1)*(~A6)*(~A4)*A5*A3) , 
NAME: SLICE_X4Y49/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y49/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+((~A2)*A6*A5)+((~A2)*(~A6)*A4*A5)+((~A2)*(~A6)*(~A4)*A3*A5) , 
NAME: SLICE_X4Y49/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y50/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*A4*A3)+((~A5)*(~A4)*A2*A3)+((~A5)*(~A4)*(~A2)*A1*A3) , 
NAME: SLICE_X4Y50/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y50/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*A4*A3)+((~A5)*(~A4)*A6*A3)+((~A5)*(~A4)*(~A6)*A1*A3) , 
NAME: SLICE_X4Y50/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y50/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*A6*A2)+((~A4)*(~A6)*A3*A2)+((~A4)*(~A6)*(~A3)*A5*A2) , 
NAME: SLICE_X4Y50/C6LUT, 
TYPE: LUT6, 

SLICE_X3Y50/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*A3*A4)+((~A6)*(~A3)*A2*A4)+((~A6)*(~A3)*(~A2)*A5*A4) , 
NAME: SLICE_X3Y50/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y51/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*A4*A3)+((~A1)*(~A4)*A6*A3)+((~A1)*(~A4)*(~A6)*A5*A3) , 
NAME: SLICE_X4Y51/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y51/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*A5*A6)+((~A1)*(~A5)*A4*A6)+((~A1)*(~A5)*(~A4)*A3*A6) , 
NAME: SLICE_X3Y51/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y51/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*A4*A3)+((~A1)*(~A4)*A6*A3)+((~A1)*(~A4)*(~A6)*A5*A3) , 
NAME: SLICE_X4Y51/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y47/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*A2*A4)+((~A6)*(~A2)*A3*A4)+((~A6)*(~A2)*(~A3)*A5*A4) , 
NAME: SLICE_X4Y47/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y51/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*A5*A2)+((~A1)*(~A5)*A4*A2)+((~A1)*(~A5)*(~A4)*A3*A2) , 
NAME: SLICE_X3Y51/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*A2*A4)+((~A6)*(~A2)*A3*A4)+((~A6)*(~A2)*(~A3)*A5*A4) , 
NAME: SLICE_X4Y52/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*A3*A6)+((~A2)*(~A3)*A4*A6)+((~A2)*(~A3)*(~A4)*A5*A6) , 
NAME: SLICE_X3Y52/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y52/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*A2*A3)+((~A6)*(~A2)*A4*A3)+((~A6)*(~A2)*(~A4)*A5*A3) , 
NAME: SLICE_X3Y52/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y52/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*A1*A2)+((~A6)*(~A1)*A3*A2)+((~A6)*(~A1)*(~A3)*A5*A2) , 
NAME: SLICE_X4Y52/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y53/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+((~A2)*A5*A1)+((~A2)*(~A5)*A3*A1)+((~A2)*(~A5)*(~A3)*A4*A1) , 
NAME: SLICE_X4Y53/A6LUT, 
TYPE: LUT6, 

SLICE_X3Y53/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*A4*A1)+((~A6)*(~A4)*A2*A1)+((~A6)*(~A4)*(~A2)*A5*A1) , 
NAME: SLICE_X3Y53/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y53/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*A5*A3)+((~A4)*(~A5)*A2*A3)+((~A4)*(~A5)*(~A2)*A6*A3) , 
NAME: SLICE_X4Y53/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y53/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A6*A3)+((~A2)*(~A6)*A1*A3)+((~A2)*(~A6)*(~A1)*A4*A3) , 
NAME: SLICE_X4Y53/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y54/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*A5*A3)+((~A6)*(~A5)*A2*A3)+((~A6)*(~A5)*(~A2)*A1*A3) , 
NAME: SLICE_X4Y54/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y47/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*A4*A2)+((~A6)*(~A4)*A3*A2)+((~A6)*(~A4)*(~A3)*A5*A2) , 
NAME: SLICE_X4Y47/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y54/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*A5*A6)+((~A4)*(~A5)*A3*A6)+((~A4)*(~A5)*(~A3)*A2*A6) , 
NAME: SLICE_X6Y54/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y48/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X6Y48/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y53/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1)+((~A4)*(~A1)*A6)+((~A4)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X4Y53/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y54/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2)+((~A4)*(~A2)*A1)+((~A4)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X4Y54/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y49/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4)+((~A6)*(~A4)*A2)+((~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X4Y49/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y47/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A2*(~A1)*(~A6))+((~A4)*(~A2)*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X6Y47/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y54/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*A5*A3)+((~A4)*(~A5)*A2*A3)+((~A4)*(~A5)*(~A2)*A1*A3) , 
NAME: SLICE_X4Y54/B6LUT, 
TYPE: LUT6, 

SLICE_X4Y52/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A6)+((~A2)*(~A1)*(~A6)*A4)+((~A2)*(~A1)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X4Y52/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y52/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*A3*A5*A1)+((~A2)*A4*A3*(~A5))+((~A2)*A4*(~A3))+((~A2)*(~A4)) , 
NAME: SLICE_X6Y52/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X4Y48/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A6)+((~A3)*(~A5)*(~A6)*A2)+((~A3)*(~A5)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X4Y48/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y50/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A6)+((~A3)*(~A6)*A2)+((~A3)*(~A6)*(~A2)*A1)+((~A3)*(~A6)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X4Y50/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y51/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A1)+((~A4)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X4Y51/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y47/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A6*A3)+((~A2)*(~A6)*A4*A3)+((~A2)*(~A6)*(~A4)*A1*A3) , 
NAME: SLICE_X4Y47/C6LUT, 
TYPE: LUT6, 

SLICE_X4Y47/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*A6*A3)+((~A4)*(~A6)*A2*A3)+((~A4)*(~A6)*(~A2)*A1*A3) , 
NAME: SLICE_X4Y47/D6LUT, 
TYPE: LUT6, 

SLICE_X4Y48/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A4*A3)+((~A2)*(~A4)*A1*A3)+((~A2)*(~A4)*(~A1)*A5*A3) , 
NAME: SLICE_X4Y48/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y48/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*A4*A2)+((~A6)*(~A4)*A1*A2)+((~A6)*(~A4)*(~A1)*A3*A2) , 
NAME: SLICE_X4Y48/B6LUT, 
TYPE: LUT6, 

SLICE_X3Y48/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*A3*A2)+((~A1)*(~A3)*A5*A2)+((~A1)*(~A3)*(~A5)*A6*A2) , 
NAME: SLICE_X3Y48/A6LUT, 
TYPE: LUT6, 

SLICE_X4Y48/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*A6*A4)+((~A3)*(~A6)*A5*A4)+((~A3)*(~A6)*(~A5)*A1*A4) , 
NAME: SLICE_X4Y48/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y49/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*A2*A1)+((~A3)*(~A2)*A5*A1)+((~A3)*(~A2)*(~A5)*A4*A1) , 
NAME: SLICE_X6Y49/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y50/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y50/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y49/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y49/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y49/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y49/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y49/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y49/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y49/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y49/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y50/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y50/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y50/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y50/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y50/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y50/CFF, 
TYPE: REG_INIT, 

SLICE_X3Y50/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y50/AFF, 
TYPE: REG_INIT, 

SLICE_X5Y50/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y50/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y51/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y51/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y51/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y51/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y51/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y51/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y47/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y47/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y51/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y51/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y51/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y51/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y52/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y52/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y52/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y52/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y52/BFF - 
CLASS: bel, 
NAME: SLICE_X3Y52/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y52/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y52/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y52/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y52/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y53/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y53/AFF, 
TYPE: REG_INIT, 

SLICE_X3Y53/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y53/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y53/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y53/BFF, 
TYPE: REG_INIT, 

SLICE_X4Y53/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y53/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y53/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y53/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y54/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y54/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y47/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y47/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y54/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y54/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y54/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y54/BFF, 
TYPE: REG_INIT, 

SLICE_X5Y54/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y54/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y47/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y47/CFF, 
TYPE: REG_INIT, 

SLICE_X4Y47/DFF - 
CLASS: bel, 
NAME: SLICE_X4Y47/DFF, 
TYPE: REG_INIT, 

SLICE_X5Y47/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y47/CARRY4, 
TYPE: CARRY4, 

SLICE_X4Y48/AFF - 
CLASS: bel, 
NAME: SLICE_X4Y48/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y48/BFF - 
CLASS: bel, 
NAME: SLICE_X4Y48/BFF, 
TYPE: REG_INIT, 

SLICE_X3Y48/AFF - 
CLASS: bel, 
NAME: SLICE_X3Y48/AFF, 
TYPE: REG_INIT, 

SLICE_X4Y48/CFF - 
CLASS: bel, 
NAME: SLICE_X4Y48/CFF, 
TYPE: REG_INIT, 

SLICE_X5Y48/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X5Y48/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y49/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y49/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y48/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*(~A4)*A3)+(A6*A2*(~A5)*A4)+(A6*A2*(~A5)*(~A4)*A3)+(A6*(~A2)*(~A4)*A3)+((~A6)*(~A4)*A3) , 
NAME: SLICE_X11Y48/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y51/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+((~A4)*A6*A1)+((~A4)*(~A6)*A3)+((~A4)*(~A6)*(~A3)*A2*A1)+((~A4)*(~A6)*(~A3)*(~A2)*A5)+((~A4)*(~A6)*(~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X11Y51/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y52/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A1)+(A3*A4*A2*(~A1)*A6)+(A3*A4*A2*(~A1)*(~A6)*A5)+(A3*A4*(~A2)*A1)+(A3*A4*(~A2)*(~A1)*A6*(~A5))+(A3*(~A4)*A2*A1)+(A3*(~A4)*A2*(~A1)*A5)+(A3*(~A4)*(~A2)*A1)+((~A3)*A4*A2*(~A1)*A6)+((~A3)*A4*A2*(~A1)*(~A6)*A5)+((~A3)*A4*(~A2)*(~A1)*A6*(~A5))+((~A3)*(~A4)*A2*(~A1)*A5) , 
NAME: SLICE_X11Y52/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y52/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A4)+(A1*A5*(~A3))+(A1*(~A5)*A3*A4)+((~A1)*A6*A3*A4)+((~A1)*A6*(~A3))+((~A1)*(~A6)*A3*A4) , 
NAME: SLICE_X10Y52/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y50/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A2)+(A6*(~A4)*A1)+((~A6)*A4*(~A1)*A2) , 
NAME: SLICE_X11Y50/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y50/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*(~A4)*A3)+(A2*A6*(~A1)*A4)+(A2*A6*(~A1)*(~A4)*A3)+(A2*(~A6)*(~A4)*A3)+((~A2)*(~A4)*A3) , 
NAME: SLICE_X11Y50/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y50/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A6*A5)+((~A3)*(~A6)*A4)+((~A3)*(~A6)*(~A4)*A1*A5)+((~A3)*(~A6)*(~A4)*(~A1)*A2)+((~A3)*(~A6)*(~A4)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X9Y50/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y50/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A1)+(A2*A5*A3*(~A1)*A6)+(A2*A5*A3*(~A1)*(~A6)*A4)+(A2*A5*(~A3)*A1)+(A2*A5*(~A3)*(~A1)*A6*(~A4))+(A2*(~A5)*A3*A1)+(A2*(~A5)*A3*(~A1)*A4)+(A2*(~A5)*(~A3)*A1)+((~A2)*A5*A3*(~A1)*A6)+((~A2)*A5*A3*(~A1)*(~A6)*A4)+((~A2)*A5*(~A3)*(~A1)*A6*(~A4))+((~A2)*(~A5)*A3*(~A1)*A4) , 
NAME: SLICE_X9Y50/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y51/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A6)+(A1*A4*(~A5))+(A1*(~A4)*A5*A6)+((~A1)*A2*A5*A6)+((~A1)*A2*(~A5))+((~A1)*(~A2)*A5*A6) , 
NAME: SLICE_X9Y51/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y50/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A5)+(A1*(~A2)*A3)+((~A1)*A2*(~A3)*A5) , 
NAME: SLICE_X9Y50/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y50/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*(~A5)*A2)+(A1*A6*(~A3)*A5)+(A1*A6*(~A3)*(~A5)*A2)+(A1*(~A6)*(~A5)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X11Y50/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y51/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A6*A2)+((~A3)*(~A6)*A4)+((~A3)*(~A6)*(~A4)*A5*A2)+((~A3)*(~A6)*(~A4)*(~A5)*A1)+((~A3)*(~A6)*(~A4)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X9Y51/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y48/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*A6*A1*A2*(~A5))+((~A4)*(~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X11Y48/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y51/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A4)+(A6*A5*A2*(~A4)*A3)+(A6*A5*A2*(~A4)*(~A3)*A1)+(A6*A5*(~A2)*A4)+(A6*A5*(~A2)*(~A4)*A3*(~A1))+(A6*(~A5)*A2*A4)+(A6*(~A5)*A2*(~A4)*A1)+(A6*(~A5)*(~A2)*A4)+((~A6)*A5*A2*(~A4)*A3)+((~A6)*A5*A2*(~A4)*(~A3)*A1)+((~A6)*A5*(~A2)*(~A4)*A3*(~A1))+((~A6)*(~A5)*A2*(~A4)*A1) , 
NAME: SLICE_X9Y51/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y50/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X11Y50/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y51/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4)+(A1*A6*(~A5))+(A1*(~A6)*A5*A4)+((~A1)*A3*A5*A4)+((~A1)*A3*(~A5))+((~A1)*(~A3)*A5*A4) , 
NAME: SLICE_X9Y51/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y50/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A5)+(A2*(~A4)*A3)+((~A2)*A4*(~A3)*A5) , 
NAME: SLICE_X9Y50/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y48/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y48/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y50/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y50/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y50/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y50/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y45/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*(~A6)*A3)+(A1*A5*(~A4)*A6)+(A1*A5*(~A4)*(~A6)*A3)+(A1*(~A5)*(~A6)*A3)+((~A1)*(~A6)*A3) , 
NAME: SLICE_X9Y45/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y45/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A2)+((~A1)*A3*A5*(~A6)*A2)+((~A1)*A3*(~A5)*A6)+((~A1)*A3*(~A5)*(~A6)*A2)+((~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X9Y45/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y45/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*(~A4))+(A1*(~A5)*A2*A6*(~A4))+((~A1)*A6*(~A4)) , 
NAME: SLICE_X9Y45/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y45/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y45/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y45/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y45/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y48/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A2)+((~A5)*A2)) , 
NAME: SLICE_X9Y48/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y46/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*A1*A4*A5*(~A6))+((~A2)*A5*(~A6)) , 
NAME: SLICE_X9Y46/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y46/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5)) , 
NAME: SLICE_X9Y46/D5LUT, 
TYPE: LUT5, 

SLICE_X8Y46/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A1)*(~A4)) , 
NAME: SLICE_X8Y46/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y50/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+((~A3)*A1) , 
NAME: SLICE_X8Y50/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y46/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*A1*(~A6)*A2*(~A4))+((~A3)*A2*(~A4)) , 
NAME: SLICE_X7Y46/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y46/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)) , 
NAME: SLICE_X7Y46/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y46/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5) , 
NAME: SLICE_X6Y46/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y48/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A4)*(~A3)*(~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X8Y48/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y48/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)*(~A1)*(~A3)*(~A2)) , 
NAME: SLICE_X8Y48/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y46/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A5)+(A1*(~A2)*(~A5)*A3*A6*A4)+(A1*(~A2)*(~A5)*A3*(~A6))+(A1*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X8Y46/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y46/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)*A1*A6*(~A5)*A3)+((~A2)*A6*(~A5)) , 
NAME: SLICE_X10Y46/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y46/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*A1*A4*(~A5))+((~A6)*A4*(~A5)) , 
NAME: SLICE_X10Y46/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y45/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A5)*A2*A4*(~A1))) , 
NAME: SLICE_X8Y45/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y48/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y48/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y48/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y48/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y48/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y48/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y48/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y48/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y48/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y48/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y48/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y48/B5FF, 
TYPE: FF_INIT, 

SLICE_X8Y51/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y51/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y51/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y51/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y51/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y51/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y51/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y51/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y50/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y50/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y50/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y50/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y50/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y50/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y50/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y50/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y50/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y50/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y50/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y50/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y50/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y50/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y49/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y49/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y51/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y51/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y51/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y51/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y51/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y51/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y51/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y51/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y51/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y51/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y51/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y51/DFF, 
TYPE: REG_INIT, 

