{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704835583468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704835583468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 00:56:23 2024 " "Processing started: Wed Jan 10 00:56:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704835583468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835583468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device -c device " "Command: quartus_map --read_settings_files=on --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835583468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704835583602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704835583602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/finalpart/device.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/finalpart/device.v" { { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(10) " "Verilog HDL information at controller.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704835589273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part1/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/part1/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part2/components.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/sadra/Documents/codes/SD/project6/part2/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589274 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_4 " "Found entity 2: counter_4" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589274 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2_to_1 " "Found entity 3: mux_2_to_1" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589274 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_add " "Found entity 4: sub_add" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589274 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator " "Found entity 5: comparator" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589274 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mul " "Found entity 6: Mul" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part2/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/part2/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part2/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/part2/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../part2/lut.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device " "Elaborating entity \"device\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704835589305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cu " "Elaborating entity \"controller\" for hierarchy \"controller:cu\"" {  } { { "../../finalpart/device.v" "cu" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589307 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmode controller.v(18) " "Verilog HDL Always Construct warning at controller.v(18): variable \"tmode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1704835589307 "|device|controller:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmode controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"tmode\", which holds its previous value in one or more paths through the always construct" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704835589307 "|device|controller:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmode controller.v(10) " "Inferred latch for \"tmode\" at controller.v(10)" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589307 "|device|controller:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:d " "Elaborating entity \"DP\" for hierarchy \"DP:d\"" {  } { { "../../finalpart/device.v" "d" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 DP:d\|mux_2_to_1:m0 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"DP:d\|mux_2_to_1:m0\"" {  } { { "../../part2/datapath.v" "m0" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 DP:d\|reg_16:x " "Elaborating entity \"reg_16\" for hierarchy \"DP:d\|reg_16:x\"" {  } { { "../../part2/datapath.v" "x" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4 DP:d\|counter_4:cntr " "Elaborating entity \"counter_4\" for hierarchy \"DP:d\|counter_4:cntr\"" {  } { { "../../part2/datapath.v" "cntr" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 components.v(16) " "Verilog HDL assignment warning at components.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704835589311 "|device|DP:d|counter_4:cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT DP:d\|LUT:l " "Elaborating entity \"LUT\" for hierarchy \"DP:d\|LUT:l\"" {  } { { "../../part2/datapath.v" "l" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul DP:d\|Mul:mx " "Elaborating entity \"Mul\" for hierarchy \"DP:d\|Mul:mx\"" {  } { { "../../part2/datapath.v" "mx" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_add DP:d\|sub_add:as " "Elaborating entity \"sub_add\" for hierarchy \"DP:d\|sub_add:as\"" {  } { { "../../part2/datapath.v" "as" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator DP:d\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"DP:d\|comparator:comp\"" {  } { { "../../part2/datapath.v" "comp" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589313 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DP:d\|Mul:mx\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP:d\|Mul:mx\|Mult0\"" {  } { { "../../part2/components.v" "Mult0" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589504 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704835589504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:d\|Mul:mx\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DP:d\|Mul:mx\|lpm_mult:Mult0\"" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:d\|Mul:mx\|lpm_mult:Mult0 " "Instantiated megafunction \"DP:d\|Mul:mx\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589531 ""}  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704835589531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589556 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1704835589671 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704835589671 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block output node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589671 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1 " "DSP block multiplier node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589671 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589671 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1704835589671 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704835589671 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1704835589671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589702 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704835589702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835589766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835589766 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704835589766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_out_kv82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835589790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835589790 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589825 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704835589825 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704835589825 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835589826 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704835589826 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704835589826 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "396 " "Ignored 396 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1704835589873 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "380 " "Ignored 380 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704835589873 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704835589873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704835590278 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704835590685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sadra/Documents/codes/SD/project6/synth/quartus/output_files/device.map.smsg " "Generated suppressed messages file /home/sadra/Documents/codes/SD/project6/synth/quartus/output_files/device.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835590708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704835590768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835590768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "466 " "Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704835590803 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704835590803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704835590803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704835590803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704835590812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 00:56:30 2024 " "Processing ended: Wed Jan 10 00:56:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704835590812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704835590812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704835590812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835590812 ""}
