;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_2_ADC_SAR */
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_2_Bypass */
ADC_SAR_2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_2_Bypass__0__MASK EQU 0x04
ADC_SAR_2_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_2_Bypass__0__PORT EQU 0
ADC_SAR_2_Bypass__0__SHIFT EQU 2
ADC_SAR_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_2_Bypass__MASK EQU 0x04
ADC_SAR_2_Bypass__PORT EQU 0
ADC_SAR_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_2_Bypass__SHIFT EQU 2
ADC_SAR_2_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CompTrigger */
CompTrigger_ctComp__CLK EQU CYREG_CMP1_CLK
CompTrigger_ctComp__CMP_MASK EQU 0x02
CompTrigger_ctComp__CMP_NUMBER EQU 1
CompTrigger_ctComp__CR EQU CYREG_CMP1_CR
CompTrigger_ctComp__LUT__CR EQU CYREG_LUT1_CR
CompTrigger_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CompTrigger_ctComp__LUT__MSK_MASK EQU 0x02
CompTrigger_ctComp__LUT__MSK_SHIFT EQU 1
CompTrigger_ctComp__LUT__MX EQU CYREG_LUT1_MX
CompTrigger_ctComp__LUT__SR EQU CYREG_LUT_SR
CompTrigger_ctComp__LUT__SR_MASK EQU 0x02
CompTrigger_ctComp__LUT__SR_SHIFT EQU 1
CompTrigger_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CompTrigger_ctComp__PM_ACT_MSK EQU 0x02
CompTrigger_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CompTrigger_ctComp__PM_STBY_MSK EQU 0x02
CompTrigger_ctComp__SW0 EQU CYREG_CMP1_SW0
CompTrigger_ctComp__SW2 EQU CYREG_CMP1_SW2
CompTrigger_ctComp__SW3 EQU CYREG_CMP1_SW3
CompTrigger_ctComp__SW4 EQU CYREG_CMP1_SW4
CompTrigger_ctComp__SW6 EQU CYREG_CMP1_SW6
CompTrigger_ctComp__TR0 EQU CYREG_CMP1_TR0
CompTrigger_ctComp__TR1 EQU CYREG_CMP1_TR1
CompTrigger_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CompTrigger_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CompTrigger_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
CompTrigger_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
CompTrigger_ctComp__WRK EQU CYREG_CMP_WRK
CompTrigger_ctComp__WRK_MASK EQU 0x02
CompTrigger_ctComp__WRK_SHIFT EQU 1

/* DMA_ADC_1 */
DMA_ADC_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_ADC_1__DRQ_NUMBER EQU 0
DMA_ADC_1__NUMBEROF_TDS EQU 0
DMA_ADC_1__PRIORITY EQU 2
DMA_ADC_1__TERMIN_EN EQU 0
DMA_ADC_1__TERMIN_SEL EQU 0
DMA_ADC_1__TERMOUT0_EN EQU 1
DMA_ADC_1__TERMOUT0_SEL EQU 0
DMA_ADC_1__TERMOUT1_EN EQU 0
DMA_ADC_1__TERMOUT1_SEL EQU 0

/* DMA_ADC_2 */
DMA_ADC_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_ADC_2__DRQ_NUMBER EQU 1
DMA_ADC_2__NUMBEROF_TDS EQU 0
DMA_ADC_2__PRIORITY EQU 2
DMA_ADC_2__TERMIN_EN EQU 0
DMA_ADC_2__TERMIN_SEL EQU 0
DMA_ADC_2__TERMOUT0_EN EQU 1
DMA_ADC_2__TERMOUT0_SEL EQU 1
DMA_ADC_2__TERMOUT1_EN EQU 0
DMA_ADC_2__TERMOUT1_SEL EQU 0

/* DMA_DAC_1 */
DMA_DAC_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_DAC_1__DRQ_NUMBER EQU 2
DMA_DAC_1__NUMBEROF_TDS EQU 0
DMA_DAC_1__PRIORITY EQU 2
DMA_DAC_1__TERMIN_EN EQU 0
DMA_DAC_1__TERMIN_SEL EQU 0
DMA_DAC_1__TERMOUT0_EN EQU 1
DMA_DAC_1__TERMOUT0_SEL EQU 2
DMA_DAC_1__TERMOUT1_EN EQU 0
DMA_DAC_1__TERMOUT1_SEL EQU 0

/* DMA_DAC_2 */
DMA_DAC_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_DAC_2__DRQ_NUMBER EQU 3
DMA_DAC_2__NUMBEROF_TDS EQU 0
DMA_DAC_2__PRIORITY EQU 2
DMA_DAC_2__TERMIN_EN EQU 0
DMA_DAC_2__TERMIN_SEL EQU 0
DMA_DAC_2__TERMOUT0_EN EQU 1
DMA_DAC_2__TERMOUT0_SEL EQU 3
DMA_DAC_2__TERMOUT1_EN EQU 0
DMA_DAC_2__TERMOUT1_SEL EQU 0

/* DMA_DAC_3 */
DMA_DAC_3__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_DAC_3__DRQ_NUMBER EQU 4
DMA_DAC_3__NUMBEROF_TDS EQU 0
DMA_DAC_3__PRIORITY EQU 2
DMA_DAC_3__TERMIN_EN EQU 0
DMA_DAC_3__TERMIN_SEL EQU 0
DMA_DAC_3__TERMOUT0_EN EQU 1
DMA_DAC_3__TERMOUT0_SEL EQU 4
DMA_DAC_3__TERMOUT1_EN EQU 0
DMA_DAC_3__TERMOUT1_SEL EQU 0

/* DMA_DAC_4 */
DMA_DAC_4__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_DAC_4__DRQ_NUMBER EQU 5
DMA_DAC_4__NUMBEROF_TDS EQU 0
DMA_DAC_4__PRIORITY EQU 2
DMA_DAC_4__TERMIN_EN EQU 0
DMA_DAC_4__TERMIN_SEL EQU 0
DMA_DAC_4__TERMOUT0_EN EQU 1
DMA_DAC_4__TERMOUT0_SEL EQU 5
DMA_DAC_4__TERMOUT1_EN EQU 0
DMA_DAC_4__TERMOUT1_SEL EQU 0

/* GND_XTAL_1 */
GND_XTAL_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
GND_XTAL_1__0__MASK EQU 0x04
GND_XTAL_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
GND_XTAL_1__0__PORT EQU 15
GND_XTAL_1__0__SHIFT EQU 2
GND_XTAL_1__AG EQU CYREG_PRT15_AG
GND_XTAL_1__AMUX EQU CYREG_PRT15_AMUX
GND_XTAL_1__BIE EQU CYREG_PRT15_BIE
GND_XTAL_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
GND_XTAL_1__BYP EQU CYREG_PRT15_BYP
GND_XTAL_1__CTL EQU CYREG_PRT15_CTL
GND_XTAL_1__DM0 EQU CYREG_PRT15_DM0
GND_XTAL_1__DM1 EQU CYREG_PRT15_DM1
GND_XTAL_1__DM2 EQU CYREG_PRT15_DM2
GND_XTAL_1__DR EQU CYREG_PRT15_DR
GND_XTAL_1__INP_DIS EQU CYREG_PRT15_INP_DIS
GND_XTAL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
GND_XTAL_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
GND_XTAL_1__LCD_EN EQU CYREG_PRT15_LCD_EN
GND_XTAL_1__MASK EQU 0x04
GND_XTAL_1__PORT EQU 15
GND_XTAL_1__PRT EQU CYREG_PRT15_PRT
GND_XTAL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
GND_XTAL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
GND_XTAL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
GND_XTAL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
GND_XTAL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
GND_XTAL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
GND_XTAL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
GND_XTAL_1__PS EQU CYREG_PRT15_PS
GND_XTAL_1__SHIFT EQU 2
GND_XTAL_1__SLW EQU CYREG_PRT15_SLW

/* GND_XTAL_2 */
GND_XTAL_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
GND_XTAL_2__0__MASK EQU 0x08
GND_XTAL_2__0__PC EQU CYREG_IO_PC_PRT15_PC3
GND_XTAL_2__0__PORT EQU 15
GND_XTAL_2__0__SHIFT EQU 3
GND_XTAL_2__AG EQU CYREG_PRT15_AG
GND_XTAL_2__AMUX EQU CYREG_PRT15_AMUX
GND_XTAL_2__BIE EQU CYREG_PRT15_BIE
GND_XTAL_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
GND_XTAL_2__BYP EQU CYREG_PRT15_BYP
GND_XTAL_2__CTL EQU CYREG_PRT15_CTL
GND_XTAL_2__DM0 EQU CYREG_PRT15_DM0
GND_XTAL_2__DM1 EQU CYREG_PRT15_DM1
GND_XTAL_2__DM2 EQU CYREG_PRT15_DM2
GND_XTAL_2__DR EQU CYREG_PRT15_DR
GND_XTAL_2__INP_DIS EQU CYREG_PRT15_INP_DIS
GND_XTAL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
GND_XTAL_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
GND_XTAL_2__LCD_EN EQU CYREG_PRT15_LCD_EN
GND_XTAL_2__MASK EQU 0x08
GND_XTAL_2__PORT EQU 15
GND_XTAL_2__PRT EQU CYREG_PRT15_PRT
GND_XTAL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
GND_XTAL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
GND_XTAL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
GND_XTAL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
GND_XTAL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
GND_XTAL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
GND_XTAL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
GND_XTAL_2__PS EQU CYREG_PRT15_PS
GND_XTAL_2__SHIFT EQU 3
GND_XTAL_2__SLW EQU CYREG_PRT15_SLW

/* IDAC8_1 */
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC1_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x02
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x02
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC1_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC1_TST

/* IDAC8_2 */
IDAC8_2_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_2_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_2_viDAC8__D EQU CYREG_DAC2_D
IDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_2_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_2_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_2_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_2_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_2_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_2_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_2_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_2_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_2_viDAC8__TST EQU CYREG_DAC2_TST

/* IDAC8_3 */
IDAC8_3_viDAC8__CR0 EQU CYREG_DAC0_CR0
IDAC8_3_viDAC8__CR1 EQU CYREG_DAC0_CR1
IDAC8_3_viDAC8__D EQU CYREG_DAC0_D
IDAC8_3_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_3_viDAC8__PM_ACT_MSK EQU 0x01
IDAC8_3_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_3_viDAC8__PM_STBY_MSK EQU 0x01
IDAC8_3_viDAC8__STROBE EQU CYREG_DAC0_STROBE
IDAC8_3_viDAC8__SW0 EQU CYREG_DAC0_SW0
IDAC8_3_viDAC8__SW2 EQU CYREG_DAC0_SW2
IDAC8_3_viDAC8__SW3 EQU CYREG_DAC0_SW3
IDAC8_3_viDAC8__SW4 EQU CYREG_DAC0_SW4
IDAC8_3_viDAC8__TR EQU CYREG_DAC0_TR
IDAC8_3_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
IDAC8_3_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
IDAC8_3_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
IDAC8_3_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
IDAC8_3_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
IDAC8_3_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
IDAC8_3_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
IDAC8_3_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
IDAC8_3_viDAC8__TST EQU CYREG_DAC0_TST

/* IDAC8_4 */
IDAC8_4_viDAC8__CR0 EQU CYREG_DAC3_CR0
IDAC8_4_viDAC8__CR1 EQU CYREG_DAC3_CR1
IDAC8_4_viDAC8__D EQU CYREG_DAC3_D
IDAC8_4_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_4_viDAC8__PM_ACT_MSK EQU 0x08
IDAC8_4_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_4_viDAC8__PM_STBY_MSK EQU 0x08
IDAC8_4_viDAC8__STROBE EQU CYREG_DAC3_STROBE
IDAC8_4_viDAC8__SW0 EQU CYREG_DAC3_SW0
IDAC8_4_viDAC8__SW2 EQU CYREG_DAC3_SW2
IDAC8_4_viDAC8__SW3 EQU CYREG_DAC3_SW3
IDAC8_4_viDAC8__SW4 EQU CYREG_DAC3_SW4
IDAC8_4_viDAC8__TR EQU CYREG_DAC3_TR
IDAC8_4_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
IDAC8_4_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
IDAC8_4_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
IDAC8_4_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
IDAC8_4_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
IDAC8_4_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
IDAC8_4_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
IDAC8_4_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
IDAC8_4_viDAC8__TST EQU CYREG_DAC3_TST

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* P_CH1 */
P_CH1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P_CH1__0__MASK EQU 0x01
P_CH1__0__PC EQU CYREG_PRT2_PC0
P_CH1__0__PORT EQU 2
P_CH1__0__SHIFT EQU 0
P_CH1__AG EQU CYREG_PRT2_AG
P_CH1__AMUX EQU CYREG_PRT2_AMUX
P_CH1__BIE EQU CYREG_PRT2_BIE
P_CH1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P_CH1__BYP EQU CYREG_PRT2_BYP
P_CH1__CTL EQU CYREG_PRT2_CTL
P_CH1__DM0 EQU CYREG_PRT2_DM0
P_CH1__DM1 EQU CYREG_PRT2_DM1
P_CH1__DM2 EQU CYREG_PRT2_DM2
P_CH1__DR EQU CYREG_PRT2_DR
P_CH1__INP_DIS EQU CYREG_PRT2_INP_DIS
P_CH1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P_CH1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P_CH1__LCD_EN EQU CYREG_PRT2_LCD_EN
P_CH1__MASK EQU 0x01
P_CH1__PORT EQU 2
P_CH1__PRT EQU CYREG_PRT2_PRT
P_CH1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P_CH1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P_CH1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P_CH1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P_CH1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P_CH1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P_CH1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P_CH1__PS EQU CYREG_PRT2_PS
P_CH1__SHIFT EQU 0
P_CH1__SLW EQU CYREG_PRT2_SLW

/* P_CH2 */
P_CH2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
P_CH2__0__MASK EQU 0x08
P_CH2__0__PC EQU CYREG_PRT2_PC3
P_CH2__0__PORT EQU 2
P_CH2__0__SHIFT EQU 3
P_CH2__AG EQU CYREG_PRT2_AG
P_CH2__AMUX EQU CYREG_PRT2_AMUX
P_CH2__BIE EQU CYREG_PRT2_BIE
P_CH2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P_CH2__BYP EQU CYREG_PRT2_BYP
P_CH2__CTL EQU CYREG_PRT2_CTL
P_CH2__DM0 EQU CYREG_PRT2_DM0
P_CH2__DM1 EQU CYREG_PRT2_DM1
P_CH2__DM2 EQU CYREG_PRT2_DM2
P_CH2__DR EQU CYREG_PRT2_DR
P_CH2__INP_DIS EQU CYREG_PRT2_INP_DIS
P_CH2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P_CH2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P_CH2__LCD_EN EQU CYREG_PRT2_LCD_EN
P_CH2__MASK EQU 0x08
P_CH2__PORT EQU 2
P_CH2__PRT EQU CYREG_PRT2_PRT
P_CH2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P_CH2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P_CH2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P_CH2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P_CH2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P_CH2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P_CH2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P_CH2__PS EQU CYREG_PRT2_PS
P_CH2__SHIFT EQU 3
P_CH2__SLW EQU CYREG_PRT2_SLW

/* P_CH3 */
P_CH3__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
P_CH3__0__MASK EQU 0x20
P_CH3__0__PC EQU CYREG_PRT2_PC5
P_CH3__0__PORT EQU 2
P_CH3__0__SHIFT EQU 5
P_CH3__AG EQU CYREG_PRT2_AG
P_CH3__AMUX EQU CYREG_PRT2_AMUX
P_CH3__BIE EQU CYREG_PRT2_BIE
P_CH3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P_CH3__BYP EQU CYREG_PRT2_BYP
P_CH3__CTL EQU CYREG_PRT2_CTL
P_CH3__DM0 EQU CYREG_PRT2_DM0
P_CH3__DM1 EQU CYREG_PRT2_DM1
P_CH3__DM2 EQU CYREG_PRT2_DM2
P_CH3__DR EQU CYREG_PRT2_DR
P_CH3__INP_DIS EQU CYREG_PRT2_INP_DIS
P_CH3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P_CH3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P_CH3__LCD_EN EQU CYREG_PRT2_LCD_EN
P_CH3__MASK EQU 0x20
P_CH3__PORT EQU 2
P_CH3__PRT EQU CYREG_PRT2_PRT
P_CH3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P_CH3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P_CH3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P_CH3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P_CH3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P_CH3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P_CH3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P_CH3__PS EQU CYREG_PRT2_PS
P_CH3__SHIFT EQU 5
P_CH3__SLW EQU CYREG_PRT2_SLW

/* P_CH4 */
P_CH4__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
P_CH4__0__MASK EQU 0x80
P_CH4__0__PC EQU CYREG_PRT2_PC7
P_CH4__0__PORT EQU 2
P_CH4__0__SHIFT EQU 7
P_CH4__AG EQU CYREG_PRT2_AG
P_CH4__AMUX EQU CYREG_PRT2_AMUX
P_CH4__BIE EQU CYREG_PRT2_BIE
P_CH4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P_CH4__BYP EQU CYREG_PRT2_BYP
P_CH4__CTL EQU CYREG_PRT2_CTL
P_CH4__DM0 EQU CYREG_PRT2_DM0
P_CH4__DM1 EQU CYREG_PRT2_DM1
P_CH4__DM2 EQU CYREG_PRT2_DM2
P_CH4__DR EQU CYREG_PRT2_DR
P_CH4__INP_DIS EQU CYREG_PRT2_INP_DIS
P_CH4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P_CH4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P_CH4__LCD_EN EQU CYREG_PRT2_LCD_EN
P_CH4__MASK EQU 0x80
P_CH4__PORT EQU 2
P_CH4__PRT EQU CYREG_PRT2_PRT
P_CH4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P_CH4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P_CH4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P_CH4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P_CH4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P_CH4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P_CH4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P_CH4__PS EQU CYREG_PRT2_PS
P_CH4__SHIFT EQU 7
P_CH4__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* SW */
SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SW__0__MASK EQU 0x04
SW__0__PC EQU CYREG_PRT2_PC2
SW__0__PORT EQU 2
SW__0__SHIFT EQU 2
SW__AG EQU CYREG_PRT2_AG
SW__AMUX EQU CYREG_PRT2_AMUX
SW__BIE EQU CYREG_PRT2_BIE
SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW__BYP EQU CYREG_PRT2_BYP
SW__CTL EQU CYREG_PRT2_CTL
SW__DM0 EQU CYREG_PRT2_DM0
SW__DM1 EQU CYREG_PRT2_DM1
SW__DM2 EQU CYREG_PRT2_DM2
SW__DR EQU CYREG_PRT2_DR
SW__INP_DIS EQU CYREG_PRT2_INP_DIS
SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW__LCD_EN EQU CYREG_PRT2_LCD_EN
SW__MASK EQU 0x04
SW__PORT EQU 2
SW__PRT EQU CYREG_PRT2_PRT
SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW__PS EQU CYREG_PRT2_PS
SW__SHIFT EQU 2
SW__SLW EQU CYREG_PRT2_SLW

/* ShiftReg_1 */
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ShiftReg_1_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_1_bSR_StsReg__3__POS EQU 3
ShiftReg_1_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_1_bSR_StsReg__4__POS EQU 4
ShiftReg_1_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_1_bSR_StsReg__5__POS EQU 5
ShiftReg_1_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_1_bSR_StsReg__6__POS EQU 6
ShiftReg_1_bSR_StsReg__MASK EQU 0x78
ShiftReg_1_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
ShiftReg_1_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_1_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_1_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
ShiftReg_1_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
ShiftReg_1_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB06_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* ShiftReg_2 */
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB04_A0
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB04_A1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB04_D0
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB04_D1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB04_F0
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB04_F1
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_2_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ShiftReg_2_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ShiftReg_2_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_2_bSR_StsReg__3__POS EQU 3
ShiftReg_2_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_2_bSR_StsReg__4__POS EQU 4
ShiftReg_2_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_2_bSR_StsReg__5__POS EQU 5
ShiftReg_2_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_2_bSR_StsReg__6__POS EQU 6
ShiftReg_2_bSR_StsReg__MASK EQU 0x78
ShiftReg_2_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
ShiftReg_2_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ShiftReg_2_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ShiftReg_2_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ShiftReg_2_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
ShiftReg_2_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
ShiftReg_2_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
ShiftReg_2_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_2_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ShiftReg_2_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* ShiftReg_3 */
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB05_A0
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB05_A1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB05_D0
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB05_D1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB05_F0
ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB05_F1
ShiftReg_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ShiftReg_3_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ShiftReg_3_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_3_bSR_StsReg__3__POS EQU 3
ShiftReg_3_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_3_bSR_StsReg__4__POS EQU 4
ShiftReg_3_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_3_bSR_StsReg__5__POS EQU 5
ShiftReg_3_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_3_bSR_StsReg__6__POS EQU 6
ShiftReg_3_bSR_StsReg__MASK EQU 0x78
ShiftReg_3_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
ShiftReg_3_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ShiftReg_3_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
ShiftReg_3_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_3_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_3_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* ShiftReg_4 */
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB04_A0
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB04_A1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB04_D0
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB04_D1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB04_F0
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB04_F1
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_4_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_4_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ShiftReg_4_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
ShiftReg_4_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_4_bSR_StsReg__3__POS EQU 3
ShiftReg_4_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_4_bSR_StsReg__4__POS EQU 4
ShiftReg_4_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_4_bSR_StsReg__5__POS EQU 5
ShiftReg_4_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_4_bSR_StsReg__6__POS EQU 6
ShiftReg_4_bSR_StsReg__MASK EQU 0x78
ShiftReg_4_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
ShiftReg_4_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_4_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_4_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ShiftReg_4_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
ShiftReg_4_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
ShiftReg_4_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
ShiftReg_4_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_4_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_4_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ShiftReg_4_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* Sig_inN */
Sig_inN__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Sig_inN__0__MASK EQU 0x40
Sig_inN__0__PC EQU CYREG_PRT0_PC6
Sig_inN__0__PORT EQU 0
Sig_inN__0__SHIFT EQU 6
Sig_inN__AG EQU CYREG_PRT0_AG
Sig_inN__AMUX EQU CYREG_PRT0_AMUX
Sig_inN__BIE EQU CYREG_PRT0_BIE
Sig_inN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sig_inN__BYP EQU CYREG_PRT0_BYP
Sig_inN__CTL EQU CYREG_PRT0_CTL
Sig_inN__DM0 EQU CYREG_PRT0_DM0
Sig_inN__DM1 EQU CYREG_PRT0_DM1
Sig_inN__DM2 EQU CYREG_PRT0_DM2
Sig_inN__DR EQU CYREG_PRT0_DR
Sig_inN__INP_DIS EQU CYREG_PRT0_INP_DIS
Sig_inN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sig_inN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sig_inN__LCD_EN EQU CYREG_PRT0_LCD_EN
Sig_inN__MASK EQU 0x40
Sig_inN__PORT EQU 0
Sig_inN__PRT EQU CYREG_PRT0_PRT
Sig_inN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sig_inN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sig_inN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sig_inN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sig_inN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sig_inN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sig_inN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sig_inN__PS EQU CYREG_PRT0_PS
Sig_inN__SHIFT EQU 6
Sig_inN__SLW EQU CYREG_PRT0_SLW

/* Sig_inP */
Sig_inP__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Sig_inP__0__MASK EQU 0x80
Sig_inP__0__PC EQU CYREG_PRT0_PC7
Sig_inP__0__PORT EQU 0
Sig_inP__0__SHIFT EQU 7
Sig_inP__AG EQU CYREG_PRT0_AG
Sig_inP__AMUX EQU CYREG_PRT0_AMUX
Sig_inP__BIE EQU CYREG_PRT0_BIE
Sig_inP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sig_inP__BYP EQU CYREG_PRT0_BYP
Sig_inP__CTL EQU CYREG_PRT0_CTL
Sig_inP__DM0 EQU CYREG_PRT0_DM0
Sig_inP__DM1 EQU CYREG_PRT0_DM1
Sig_inP__DM2 EQU CYREG_PRT0_DM2
Sig_inP__DR EQU CYREG_PRT0_DR
Sig_inP__INP_DIS EQU CYREG_PRT0_INP_DIS
Sig_inP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sig_inP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sig_inP__LCD_EN EQU CYREG_PRT0_LCD_EN
Sig_inP__MASK EQU 0x80
Sig_inP__PORT EQU 0
Sig_inP__PRT EQU CYREG_PRT0_PRT
Sig_inP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sig_inP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sig_inP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sig_inP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sig_inP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sig_inP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sig_inP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sig_inP__PS EQU CYREG_PRT0_PS
Sig_inP__SHIFT EQU 7
Sig_inP__SLW EQU CYREG_PRT0_SLW

/* Track_Hold_1_SC */
Track_Hold_1_SC__BST EQU CYREG_SC2_BST
Track_Hold_1_SC__CLK EQU CYREG_SC2_CLK
Track_Hold_1_SC__CMPINV EQU CYREG_SC_CMPINV
Track_Hold_1_SC__CMPINV_MASK EQU 0x04
Track_Hold_1_SC__CPTR EQU CYREG_SC_CPTR
Track_Hold_1_SC__CPTR_MASK EQU 0x04
Track_Hold_1_SC__CR0 EQU CYREG_SC2_CR0
Track_Hold_1_SC__CR1 EQU CYREG_SC2_CR1
Track_Hold_1_SC__CR2 EQU CYREG_SC2_CR2
Track_Hold_1_SC__MSK EQU CYREG_SC_MSK
Track_Hold_1_SC__MSK_MASK EQU 0x04
Track_Hold_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Track_Hold_1_SC__PM_ACT_MSK EQU 0x04
Track_Hold_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Track_Hold_1_SC__PM_STBY_MSK EQU 0x04
Track_Hold_1_SC__SR EQU CYREG_SC_SR
Track_Hold_1_SC__SR_MASK EQU 0x04
Track_Hold_1_SC__SW0 EQU CYREG_SC2_SW0
Track_Hold_1_SC__SW10 EQU CYREG_SC2_SW10
Track_Hold_1_SC__SW2 EQU CYREG_SC2_SW2
Track_Hold_1_SC__SW3 EQU CYREG_SC2_SW3
Track_Hold_1_SC__SW4 EQU CYREG_SC2_SW4
Track_Hold_1_SC__SW6 EQU CYREG_SC2_SW6
Track_Hold_1_SC__SW7 EQU CYREG_SC2_SW7
Track_Hold_1_SC__SW8 EQU CYREG_SC2_SW8
Track_Hold_1_SC__WRK1 EQU CYREG_SC_WRK1
Track_Hold_1_SC__WRK1_MASK EQU 0x04

/* Track_Hold_2_SC */
Track_Hold_2_SC__BST EQU CYREG_SC1_BST
Track_Hold_2_SC__CLK EQU CYREG_SC1_CLK
Track_Hold_2_SC__CMPINV EQU CYREG_SC_CMPINV
Track_Hold_2_SC__CMPINV_MASK EQU 0x02
Track_Hold_2_SC__CPTR EQU CYREG_SC_CPTR
Track_Hold_2_SC__CPTR_MASK EQU 0x02
Track_Hold_2_SC__CR0 EQU CYREG_SC1_CR0
Track_Hold_2_SC__CR1 EQU CYREG_SC1_CR1
Track_Hold_2_SC__CR2 EQU CYREG_SC1_CR2
Track_Hold_2_SC__MSK EQU CYREG_SC_MSK
Track_Hold_2_SC__MSK_MASK EQU 0x02
Track_Hold_2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Track_Hold_2_SC__PM_ACT_MSK EQU 0x02
Track_Hold_2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Track_Hold_2_SC__PM_STBY_MSK EQU 0x02
Track_Hold_2_SC__SR EQU CYREG_SC_SR
Track_Hold_2_SC__SR_MASK EQU 0x02
Track_Hold_2_SC__SW0 EQU CYREG_SC1_SW0
Track_Hold_2_SC__SW10 EQU CYREG_SC1_SW10
Track_Hold_2_SC__SW2 EQU CYREG_SC1_SW2
Track_Hold_2_SC__SW3 EQU CYREG_SC1_SW3
Track_Hold_2_SC__SW4 EQU CYREG_SC1_SW4
Track_Hold_2_SC__SW6 EQU CYREG_SC1_SW6
Track_Hold_2_SC__SW7 EQU CYREG_SC1_SW7
Track_Hold_2_SC__SW8 EQU CYREG_SC1_SW8
Track_Hold_2_SC__WRK1 EQU CYREG_SC_WRK1
Track_Hold_2_SC__WRK1_MASK EQU 0x02

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

/* UART_1_RXInternalInterrupt */
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* clkADC */
clkADC__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
clkADC__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
clkADC__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
clkADC__CFG2_SRC_SEL_MASK EQU 0x07
clkADC__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
clkADC__CFG3_PHASE_DLY_MASK EQU 0x0F
clkADC__INDEX EQU 0x00
clkADC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
clkADC__PM_ACT_MSK EQU 0x01
clkADC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
clkADC__PM_STBY_MSK EQU 0x01

/* internTrigger */
internTrigger_Sync_ctrl_reg__0__MASK EQU 0x01
internTrigger_Sync_ctrl_reg__0__POS EQU 0
internTrigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
internTrigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
internTrigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
internTrigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
internTrigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
internTrigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
internTrigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
internTrigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
internTrigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
internTrigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
internTrigger_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
internTrigger_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
internTrigger_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
internTrigger_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
internTrigger_Sync_ctrl_reg__MASK EQU 0x01
internTrigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
internTrigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
internTrigger_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* isrTrigger */
isrTrigger__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrTrigger__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrTrigger__INTC_MASK EQU 0x08
isrTrigger__INTC_NUMBER EQU 3
isrTrigger__INTC_PRIOR_NUM EQU 7
isrTrigger__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isrTrigger__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrTrigger__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_ADC_1 */
isr_ADC_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ADC_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ADC_1__INTC_MASK EQU 0x10
isr_ADC_1__INTC_NUMBER EQU 4
isr_ADC_1__INTC_PRIOR_NUM EQU 5
isr_ADC_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_ADC_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ADC_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_ADC_2 */
isr_ADC_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ADC_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ADC_2__INTC_MASK EQU 0x20
isr_ADC_2__INTC_NUMBER EQU 5
isr_ADC_2__INTC_PRIOR_NUM EQU 4
isr_ADC_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_ADC_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ADC_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_DAC_1 */
isr_DAC_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_DAC_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_DAC_1__INTC_MASK EQU 0x40
isr_DAC_1__INTC_NUMBER EQU 6
isr_DAC_1__INTC_PRIOR_NUM EQU 0
isr_DAC_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_DAC_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_DAC_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_DAC_2 */
isr_DAC_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_DAC_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_DAC_2__INTC_MASK EQU 0x80
isr_DAC_2__INTC_NUMBER EQU 7
isr_DAC_2__INTC_PRIOR_NUM EQU 1
isr_DAC_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_DAC_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_DAC_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_DAC_3 */
isr_DAC_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_DAC_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_DAC_3__INTC_MASK EQU 0x100
isr_DAC_3__INTC_NUMBER EQU 8
isr_DAC_3__INTC_PRIOR_NUM EQU 2
isr_DAC_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_DAC_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_DAC_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_DAC_4 */
isr_DAC_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_DAC_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_DAC_4__INTC_MASK EQU 0x200
isr_DAC_4__INTC_NUMBER EQU 9
isr_DAC_4__INTC_PRIOR_NUM EQU 3
isr_DAC_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_DAC_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_DAC_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* pwmSAMPLING */
pwmSAMPLING_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
pwmSAMPLING_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
pwmSAMPLING_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
pwmSAMPLING_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
pwmSAMPLING_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
pwmSAMPLING_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
pwmSAMPLING_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
pwmSAMPLING_PWMHW__PER0 EQU CYREG_TMR0_PER0
pwmSAMPLING_PWMHW__PER1 EQU CYREG_TMR0_PER1
pwmSAMPLING_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
pwmSAMPLING_PWMHW__PM_ACT_MSK EQU 0x01
pwmSAMPLING_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
pwmSAMPLING_PWMHW__PM_STBY_MSK EQU 0x01
pwmSAMPLING_PWMHW__RT0 EQU CYREG_TMR0_RT0
pwmSAMPLING_PWMHW__RT1 EQU CYREG_TMR0_RT1
pwmSAMPLING_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* refOut_ABuf */
refOut_ABuf__CR EQU CYREG_OPAMP2_CR
refOut_ABuf__MX EQU CYREG_OPAMP2_MX
refOut_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
refOut_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
refOut_ABuf__PM_ACT_MSK EQU 0x04
refOut_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
refOut_ABuf__PM_STBY_MSK EQU 0x04
refOut_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
refOut_ABuf__SW EQU CYREG_OPAMP2_SW
refOut_ABuf__TR0 EQU CYREG_OPAMP2_TR0
refOut_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* sigBuf_ABuf */
sigBuf_ABuf__CR EQU CYREG_OPAMP3_CR
sigBuf_ABuf__MX EQU CYREG_OPAMP3_MX
sigBuf_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
sigBuf_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
sigBuf_ABuf__PM_ACT_MSK EQU 0x08
sigBuf_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
sigBuf_ABuf__PM_STBY_MSK EQU 0x08
sigBuf_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
sigBuf_ABuf__SW EQU CYREG_OPAMP3_SW
sigBuf_ABuf__TR0 EQU CYREG_OPAMP3_TR0
sigBuf_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* triggerIn */
triggerIn__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
triggerIn__0__MASK EQU 0x01
triggerIn__0__PC EQU CYREG_PRT3_PC0
triggerIn__0__PORT EQU 3
triggerIn__0__SHIFT EQU 0
triggerIn__AG EQU CYREG_PRT3_AG
triggerIn__AMUX EQU CYREG_PRT3_AMUX
triggerIn__BIE EQU CYREG_PRT3_BIE
triggerIn__BIT_MASK EQU CYREG_PRT3_BIT_MASK
triggerIn__BYP EQU CYREG_PRT3_BYP
triggerIn__CTL EQU CYREG_PRT3_CTL
triggerIn__DM0 EQU CYREG_PRT3_DM0
triggerIn__DM1 EQU CYREG_PRT3_DM1
triggerIn__DM2 EQU CYREG_PRT3_DM2
triggerIn__DR EQU CYREG_PRT3_DR
triggerIn__INP_DIS EQU CYREG_PRT3_INP_DIS
triggerIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
triggerIn__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
triggerIn__LCD_EN EQU CYREG_PRT3_LCD_EN
triggerIn__MASK EQU 0x01
triggerIn__PORT EQU 3
triggerIn__PRT EQU CYREG_PRT3_PRT
triggerIn__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
triggerIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
triggerIn__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
triggerIn__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
triggerIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
triggerIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
triggerIn__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
triggerIn__PS EQU CYREG_PRT3_PS
triggerIn__SHIFT EQU 0
triggerIn__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000003FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
Dedicated_Output_1__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output_1__MASK EQU 0x01
Dedicated_Output_1__PC EQU CYREG_PRT0_PC0
Dedicated_Output_1__PORT EQU 0
Dedicated_Output_1__SHIFT EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000003F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
