<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='221' type='383'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='220'>/// Direct move of 2 consecutive GPR to a VSX register.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='58535' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='58535' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1586' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8539' u='r' c='_ZNK4llvm17PPCTargetLowering12LowerBITCASTENS_7SDValueERNS_12SelectionDAGE'/>
