static void F_1 ( void )\r\n{\r\nunsigned long V_1 = 0 ;\r\nF_2 ( V_2 ) ;\r\n__asm__ __volatile__(\r\n"mrc p15, 0, %0, c1, c0, 0\n"\r\n"bic %0, %0, #0x00001000\n"\r\n"bic %0, %0, #0x00000004\n"\r\n"mcr p15, 0, %0, c1, c0, 0\n"\r\n"mov %0, #0\n"\r\n"mcr p15, 0, %0, c7, c5, 0\n"\r\n"mov %0, #0\n"\r\n"mcr p15, 0, %0, c7, c14, 0\n"\r\n"mov %0, #0\n"\r\n"mcr p15, 0, %0, c7, c0, 4\n"\r\n"nop\n" "nop\n" "nop\n" "nop\n"\r\n"nop\n" "nop\n" "nop\n"\r\n"mrc p15, 0, %0, c1, c0, 0\n"\r\n"orr %0, %0, #0x00001000\n"\r\n"orr %0, %0, #0x00000004\n"\r\n"mcr p15, 0, %0, c1, c0, 0\n"\r\n: "=r" (reg));\r\n}\r\nstatic void T_1 * F_3 ( T_2 V_3 , T_3 V_4 ,\r\nunsigned int V_5 , void * V_6 )\r\n{\r\nif ( V_5 == V_7 ) {\r\nif ( V_3 < 0x80000000 &&\r\n! F_4 ( V_3 , V_8 ) )\r\nV_5 = V_9 ;\r\n}\r\nreturn F_5 ( V_3 , V_4 , V_5 , V_6 ) ;\r\n}\r\nstatic void T_4 F_6 ( void )\r\n{\r\n#ifdef F_7\r\nvoid T_1 * V_10 ;\r\nvoid T_1 * V_11 ;\r\n#define F_8 0x10\r\nV_11 = F_9 ( V_12 , 4096 ) ;\r\nif ( V_11 != NULL ) {\r\nF_10 ( 0x00000515 , V_11 + F_8 ) ;\r\nF_11 ( V_11 ) ;\r\n} else {\r\nF_12 ( L_1 ) ;\r\n}\r\nV_10 = F_9 ( V_13 , 4096 ) ;\r\nif ( ! V_10 ) {\r\nF_13 ( V_14 L_2 ) ;\r\nreturn;\r\n}\r\nF_14 ( V_10 , 0x00030024 , 0x00000000 ) ;\r\n#endif\r\n}\r\nvoid T_4 F_15 ( void )\r\n{\r\nF_16 ( V_15 , F_17 ( V_15 ) ) ;\r\n}\r\nvoid T_4 F_18 ( void )\r\n{\r\nF_19 ( V_16 ) ;\r\nV_17 = F_3 ;\r\nV_18 = F_1 ;\r\nV_19 = F_20 ( V_20 ) ;\r\n}\r\nvoid T_4 F_21 ( void )\r\n{\r\nF_22 ( F_20 ( V_21 ) ) ;\r\n}\r\nvoid T_4 F_23 ( void )\r\n{\r\nint V_22 = F_24 () >> 4 ;\r\nF_6 () ;\r\nF_25 ( F_20 ( V_23 ) ) ;\r\nF_26 () ;\r\nF_27 ( L_3 , 0 , V_24 , V_25 , V_26 , 0 ) ;\r\nF_27 ( L_3 , 1 , V_27 , V_25 , V_28 , 0 ) ;\r\nF_27 ( L_3 , 2 , V_29 , V_25 , V_30 , 0 ) ;\r\nF_28 () ;\r\nif ( V_22 == 1 ) {\r\nstrncpy ( V_31 . V_32 , L_4 ,\r\nstrlen ( V_31 . V_32 ) ) ;\r\nV_31 . V_33 = & V_34 ;\r\n}\r\nF_29 ( L_5 , V_35 , V_36 , & V_31 ) ;\r\nF_30 ( F_20 ( V_37 ) ) ;\r\nF_30 ( F_20 ( V_38 ) ) ;\r\nF_31 ( L_6 , 0 , V_39 ,\r\nF_17 ( V_39 ) ) ;\r\n}\r\nvoid T_4 F_32 ( void )\r\n{\r\nF_16 ( V_40 , F_17 ( V_40 ) ) ;\r\n}\r\nvoid T_4 F_33 ( void )\r\n{\r\nF_19 ( V_41 ) ;\r\nF_34 ( F_35 ( V_42 ) ) ;\r\nV_18 = F_1 ;\r\nV_17 = F_3 ;\r\nV_19 = F_35 ( V_43 ) ;\r\n}\r\nvoid T_4 F_36 ( void )\r\n{\r\nF_22 ( F_35 ( V_44 ) ) ;\r\n}\r\nvoid T_4 F_37 ( void )\r\n{\r\nint V_22 = F_38 () >> 4 ;\r\nF_6 () ;\r\nF_25 ( F_35 ( V_45 ) ) ;\r\nF_26 () ;\r\nF_27 ( L_7 , 0 , V_46 , V_25 , V_47 , 0 ) ;\r\nF_27 ( L_7 , 1 , V_48 , V_25 , V_49 , 0 ) ;\r\nF_27 ( L_7 , 2 , V_50 , V_25 , V_51 , 0 ) ;\r\nF_28 () ;\r\nif ( V_22 == 1 ) {\r\nstrncpy ( V_52 . V_32 , L_8 ,\r\nstrlen ( V_52 . V_32 ) ) ;\r\nV_52 . V_33 = & V_53 ;\r\n}\r\nF_29 ( L_9 , V_54 , V_55 , & V_52 ) ;\r\nF_30 ( F_35 ( V_56 ) ) ;\r\nF_30 ( F_35 ( V_57 ) ) ;\r\nF_31 ( L_6 , 0 , V_58 ,\r\nF_17 ( V_58 ) ) ;\r\n}
