# Generated by Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)

.model turbo8051
.inputs reset_n fastsim_mode mastermode xtal_clk ext_reg_cs ext_reg_tid[0] ext_reg_tid[1] ext_reg_tid[2] ext_reg_tid[3] ext_reg_wr ext_reg_addr[0] ext_reg_addr[1] ext_reg_addr[2] ext_reg_addr[3] ext_reg_addr[4] ext_reg_addr[5] ext_reg_addr[6] ext_reg_addr[7] ext_reg_addr[8] ext_reg_addr[9] ext_reg_addr[10] ext_reg_addr[11] ext_reg_addr[12] ext_reg_addr[13] ext_reg_addr[14] ext_reg_wdata[0] ext_reg_wdata[1] ext_reg_wdata[2] ext_reg_wdata[3] ext_reg_wdata[4] ext_reg_wdata[5] ext_reg_wdata[6] ext_reg_wdata[7] ext_reg_wdata[8] ext_reg_wdata[9] ext_reg_wdata[10] ext_reg_wdata[11] ext_reg_wdata[12] ext_reg_wdata[13] ext_reg_wdata[14] ext_reg_wdata[15] ext_reg_wdata[16] ext_reg_wdata[17] ext_reg_wdata[18] ext_reg_wdata[19] ext_reg_wdata[20] ext_reg_wdata[21] ext_reg_wdata[22] ext_reg_wdata[23] ext_reg_wdata[24] ext_reg_wdata[25] ext_reg_wdata[26] ext_reg_wdata[27] ext_reg_wdata[28] ext_reg_wdata[29] ext_reg_wdata[30] ext_reg_wdata[31] ext_reg_be[0] ext_reg_be[1] ext_reg_be[2] ext_reg_be[3] phy_tx_clk phy_rx_clk si spi_si wb_xrom_ack wb_xrom_rdata[0] wb_xrom_rdata[1] wb_xrom_rdata[2] wb_xrom_rdata[3] wb_xrom_rdata[4] wb_xrom_rdata[5] wb_xrom_rdata[6] wb_xrom_rdata[7] wb_xrom_rdata[8] wb_xrom_rdata[9] wb_xrom_rdata[10] wb_xrom_rdata[11] wb_xrom_rdata[12] wb_xrom_rdata[13] wb_xrom_rdata[14] wb_xrom_rdata[15] wb_xrom_rdata[16] wb_xrom_rdata[17] wb_xrom_rdata[18] wb_xrom_rdata[19] wb_xrom_rdata[20] wb_xrom_rdata[21] wb_xrom_rdata[22] wb_xrom_rdata[23] wb_xrom_rdata[24] wb_xrom_rdata[25] wb_xrom_rdata[26] wb_xrom_rdata[27] wb_xrom_rdata[28] wb_xrom_rdata[29] wb_xrom_rdata[30] wb_xrom_rdata[31] wb_xram_ack wb_xram_rdata[0] wb_xram_rdata[1] wb_xram_rdata[2] wb_xram_rdata[3] wb_xram_rdata[4] wb_xram_rdata[5] wb_xram_rdata[6] wb_xram_rdata[7] wb_xram_rdata[8] wb_xram_rdata[9] wb_xram_rdata[10] wb_xram_rdata[11] wb_xram_rdata[12] wb_xram_rdata[13] wb_xram_rdata[14] wb_xram_rdata[15] wb_xram_rdata[16] wb_xram_rdata[17] wb_xram_rdata[18] wb_xram_rdata[19] wb_xram_rdata[20] wb_xram_rdata[21] wb_xram_rdata[22] wb_xram_rdata[23] wb_xram_rdata[24] wb_xram_rdata[25] wb_xram_rdata[26] wb_xram_rdata[27] wb_xram_rdata[28] wb_xram_rdata[29] wb_xram_rdata[30] wb_xram_rdata[31] ea_in
.outputs clkout reset_out_n ext_reg_rdata[0] ext_reg_rdata[1] ext_reg_rdata[2] ext_reg_rdata[3] ext_reg_rdata[4] ext_reg_rdata[5] ext_reg_rdata[6] ext_reg_rdata[7] ext_reg_rdata[8] ext_reg_rdata[9] ext_reg_rdata[10] ext_reg_rdata[11] ext_reg_rdata[12] ext_reg_rdata[13] ext_reg_rdata[14] ext_reg_rdata[15] ext_reg_rdata[16] ext_reg_rdata[17] ext_reg_rdata[18] ext_reg_rdata[19] ext_reg_rdata[20] ext_reg_rdata[21] ext_reg_rdata[22] ext_reg_rdata[23] ext_reg_rdata[24] ext_reg_rdata[25] ext_reg_rdata[26] ext_reg_rdata[27] ext_reg_rdata[28] ext_reg_rdata[29] ext_reg_rdata[30] ext_reg_rdata[31] ext_reg_ack phy_tx_en phy_txd[0] phy_txd[1] phy_txd[2] phy_txd[3] phy_txd[4] phy_txd[5] phy_txd[6] phy_txd[7] phy_rx_dv phy_rxd[0] phy_rxd[1] phy_rxd[2] phy_rxd[3] phy_rxd[4] phy_rxd[5] phy_rxd[6] phy_rxd[7] MDC MDIO so spi_sck spi_so spi_cs_n[0] spi_cs_n[1] spi_cs_n[2] spi_cs_n[3] wb_xrom_adr[0] wb_xrom_adr[1] wb_xrom_adr[2] wb_xrom_adr[3] wb_xrom_adr[4] wb_xrom_adr[5] wb_xrom_adr[6] wb_xrom_adr[7] wb_xrom_adr[8] wb_xrom_adr[9] wb_xrom_adr[10] wb_xrom_adr[11] wb_xrom_adr[12] wb_xrom_adr[13] wb_xrom_adr[14] wb_xrom_adr[15] wb_xrom_err wb_xrom_wr wb_xrom_wdata[0] wb_xrom_wdata[1] wb_xrom_wdata[2] wb_xrom_wdata[3] wb_xrom_wdata[4] wb_xrom_wdata[5] wb_xrom_wdata[6] wb_xrom_wdata[7] wb_xrom_wdata[8] wb_xrom_wdata[9] wb_xrom_wdata[10] wb_xrom_wdata[11] wb_xrom_wdata[12] wb_xrom_wdata[13] wb_xrom_wdata[14] wb_xrom_wdata[15] wb_xrom_wdata[16] wb_xrom_wdata[17] wb_xrom_wdata[18] wb_xrom_wdata[19] wb_xrom_wdata[20] wb_xrom_wdata[21] wb_xrom_wdata[22] wb_xrom_wdata[23] wb_xrom_wdata[24] wb_xrom_wdata[25] wb_xrom_wdata[26] wb_xrom_wdata[27] wb_xrom_wdata[28] wb_xrom_wdata[29] wb_xrom_wdata[30] wb_xrom_wdata[31] wb_xrom_stb wb_xrom_cyc wb_xram_adr[0] wb_xram_adr[1] wb_xram_adr[2] wb_xram_adr[3] wb_xram_adr[4] wb_xram_adr[5] wb_xram_adr[6] wb_xram_adr[7] wb_xram_adr[8] wb_xram_adr[9] wb_xram_adr[10] wb_xram_adr[11] wb_xram_adr[12] wb_xram_adr[13] wb_xram_adr[14] wb_xram_adr[15] wb_xram_err wb_xram_wr wb_xram_be[0] wb_xram_be[1] wb_xram_be[2] wb_xram_be[3] wb_xram_wdata[0] wb_xram_wdata[1] wb_xram_wdata[2] wb_xram_wdata[3] wb_xram_wdata[4] wb_xram_wdata[5] wb_xram_wdata[6] wb_xram_wdata[7] wb_xram_wdata[8] wb_xram_wdata[9] wb_xram_wdata[10] wb_xram_wdata[11] wb_xram_wdata[12] wb_xram_wdata[13] wb_xram_wdata[14] wb_xram_wdata[15] wb_xram_wdata[16] wb_xram_wdata[17] wb_xram_wdata[18] wb_xram_wdata[19] wb_xram_wdata[20] wb_xram_wdata[21] wb_xram_wdata[22] wb_xram_wdata[23] wb_xram_wdata[24] wb_xram_wdata[25] wb_xram_wdata[26] wb_xram_wdata[27] wb_xram_wdata[28] wb_xram_wdata[29] wb_xram_wdata[30] wb_xram_wdata[31] wb_xram_stb wb_xram_cyc
.names $false
.names $true
1
.names $undef
.subckt DFFRE C=$iopadmap$clkout D=$abc$216236$auto$rtlil.cc:2574:NotGate$201438 E=$abc$216236$auto$opt_dff.cc:220:make_patterns_logic$21216 Q=$abc$216236$lo0 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$rtlil.cc:2491:Mux$147663 E=$abc$217443$auto$opt_dff.cc:220:make_patterns_logic$20700 Q=u_wb_gmac_tx.mem_wr R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$219090$li0_li0 E=$abc$219090$auto$opt_dff.cc:195:make_patterns_logic$21974 Q=u_8051_core.oc8051_alu1.srcAc R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$rtlil.cc:2491:Mux$147639 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220015$li0_li0 E=$abc$220015$auto$opt_dff.cc:220:make_patterns_logic$20932 Q=u_uart_core.u_rxfsm.fifo_wr R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[0] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[1] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[2] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[3] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[4] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[5] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[6] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[7] E=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752 Q=u_wb_gmac_rx.tWrData[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li0_li0 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li1_li1 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li2_li2 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li3_li3 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li4_li4 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li5_li5 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li6_li6 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$221023$li7_li7 E=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964 Q=u_spi_core.u_spi_if.so_reg[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg E=$abc$228992$li56_li56 Q=u_eth_dut.u_mac_core.rx_sts_frm_length_err_o R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg E=$abc$228992$li56_li56 Q=u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg E=$abc$228992$li56_li56 Q=u_eth_dut.u_mac_core.rx_sts_crc_err_o R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg E=$abc$228992$li56_li56 Q=u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg E=$abc$228992$li56_li56 Q=u_eth_dut.u_mac_core.rx_sts_large_pkt_o R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch E=$abc$228992$li56_li56 Q=u_eth_dut.u_mac_core.rx_sts_len_mismatch_o R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223 Q=u_8051_core.oc8051_indi_addr1.buff[3][7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211 Q=u_8051_core.oc8051_indi_addr1.buff[7][7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229 Q=u_8051_core.oc8051_indi_addr1.buff[1][7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217 Q=u_8051_core.oc8051_indi_addr1.buff[5][7] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222152$li0_li0 E=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222152$li1_li1 E=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222152$li2_li2 E=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$iopadmap$ext_reg_tid[0] E=$abc$222172$auto$opt_dff.cc:220:make_patterns_logic$20861 Q=u_wb_crossbar.master_mx_id[2][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$iopadmap$ext_reg_tid[1] E=$abc$222172$auto$opt_dff.cc:220:make_patterns_logic$20861 Q=u_wb_crossbar.master_mx_id[2][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$iopadmap$ext_reg_tid[2] E=$abc$222172$auto$opt_dff.cc:220:make_patterns_logic$20861 Q=u_wb_crossbar.master_mx_id[2][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222236$li0_li0 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222236$li1_li1 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$222558$li0_li0 E=$abc$222558$auto$opt_dff.cc:195:make_patterns_logic$21343 Q=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$222558$li1_li1 E=$abc$222558$auto$opt_dff.cc:195:make_patterns_logic$21343 Q=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$iopadmap$spi_si E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.si_reg[0] E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.si_reg[1] E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.si_reg[2] E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.si_reg[3] E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.si_reg[4] E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.si_reg[5] E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.si_reg[6] E=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y Q=u_spi_core.u_spi_if.si_reg[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$222815$li0_li0 E=$abc$222815$auto$opt_dff.cc:195:make_patterns_logic$21227 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$222815$li1_li1 E=$abc$222815$auto$opt_dff.cc:195:make_patterns_logic$21227 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$222815$li2_li2 E=$abc$222815$auto$opt_dff.cc:195:make_patterns_logic$21227 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222902$li0_li0 E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222902$li1_li1 E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222902$li2_li2 E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$222902$li3_li3 E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_decoder1.mem_act[2] E=$abc$222953$auto$opt_dff.cc:195:make_patterns_logic$22155 Q=u_8051_core.oc8051_memory_interface1.istb_t R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$223014$li0_li0 E=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325 Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$223014$li1_li1 E=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325 Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223045$li0_li0 E=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$223045$li1_li1 E=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$223060$li0_li0 E=$abc$223060$auto$opt_dff.cc:195:make_patterns_logic$22046 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$223115$li0_li0 E=$abc$223115$auto$opt_dff.cc:220:make_patterns_logic$20895 Q=$abc$223115$lo0 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$true E=$abc$223157$auto$opt_dff.cc:220:make_patterns_logic$20815 Q=u_wb_gmac_rx.wbo_taddr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] E=$abc$223171$auto$opt_dff.cc:220:make_patterns_logic$22060 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$223186$li0_li0 E=$abc$223186$auto$opt_dff.cc:220:make_patterns_logic$22016 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tr1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$rtlil.cc:2491:Mux$147129 E=$abc$223197$auto$opt_dff.cc:220:make_patterns_logic$21032 Q=u_spi_core.u_spi_ctrl.shift_in R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$223211$li0_li0 E=$abc$223211$auto$opt_dff.cc:195:make_patterns_logic$21304 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$223211$li1_li1 E=$abc$223211$auto$opt_dff.cc:195:make_patterns_logic$21304 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$223211$li2_li2 E=$abc$223211$auto$opt_dff.cc:195:make_patterns_logic$21304 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$217792$auto$rtlil.cc:2384:Not$22059 E=$abc$223252$auto$opt_dff.cc:220:make_patterns_logic$22100 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_proc R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$223291$li0_li0 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492 Q=u_wb_gmac_tx.desc_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223291$li1_li1 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492 Q=u_wb_gmac_tx.desc_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223291$li2_li2 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492 Q=u_wb_gmac_tx.desc_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223291$li3_li3 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492 Q=u_wb_gmac_tx.desc_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223307$li0_li0 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437 Q=u_wb_gmac_rx.desc_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223307$li1_li1 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437 Q=u_wb_gmac_rx.desc_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223307$li2_li2 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437 Q=u_wb_gmac_rx.desc_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223307$li3_li3 E=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437 Q=u_wb_gmac_rx.desc_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[2] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[3] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[4] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[6] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[7] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[8] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[9] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[10] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[11] E=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Q=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223354$li0_li0 E=$abc$223354$auto$opt_dff.cc:220:make_patterns_logic$20985 Q=u_spi_core.u_spi_ctrl.sck_out_en R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$223366$li0_li0 E=$abc$223366$auto$opt_dff.cc:195:make_patterns_logic$21236 Q=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1058$1232_Y R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[0] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[1] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[2] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[3] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[4] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[5] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[6] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[7] E=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$223405$li0_li0 E=$abc$223405$auto$opt_dff.cc:195:make_patterns_logic$21806 Q=u_clkgen.pll_done R=$iopadmap$reset_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.offset[0] E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910 Q=u_uart_core.u_rxfsm.rxpos[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.offset[1] E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910 Q=u_uart_core.u_rxfsm.rxpos[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.offset[2] E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910 Q=u_uart_core.u_rxfsm.rxpos[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223415$li3_li3 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910 Q=u_uart_core.u_rxfsm.rxpos[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$223432$li0_li0 E=$abc$223432$auto$opt_dff.cc:195:make_patterns_logic$21971 Q=u_8051_core.oc8051_sfr1.oc8051_psw1.data[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li000_li000 E=$true Q=u_8051_core.oc8051_alu1.des1[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li001_li001 E=$true Q=u_8051_core.oc8051_alu1.des1[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li002_li002 E=$true Q=u_8051_core.oc8051_alu1.des1[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li003_li003 E=$true Q=u_8051_core.oc8051_alu1.des1[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li004_li004 E=$true Q=u_8051_core.oc8051_alu1.des1[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li005_li005 E=$true Q=u_8051_core.oc8051_alu1.des1[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li006_li006 E=$true Q=u_8051_core.oc8051_alu1.des1[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li007_li007 E=$true Q=u_8051_core.oc8051_alu1.des1[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li008_li008 E=$true Q=u_8051_core.oc8051_alu1.des2[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li009_li009 E=$true Q=u_8051_core.oc8051_alu1.des2[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li010_li010 E=$true Q=u_8051_core.oc8051_alu1.des2[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li011_li011 E=$true Q=u_8051_core.oc8051_alu1.des2[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li012_li012 E=$true Q=u_8051_core.oc8051_alu1.des2[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li013_li013 E=$true Q=u_8051_core.oc8051_alu1.des2[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li014_li014 E=$true Q=u_8051_core.oc8051_alu1.des2[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li015_li015 E=$true Q=u_8051_core.oc8051_alu1.des2[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li016_li016 E=$true Q=u_8051_core.oc8051_alu1.desAc R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li017_li017 E=$true Q=u_8051_core.oc8051_alu1.desCy R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li018_li018 E=$true Q=u_8051_core.oc8051_alu1.desOv R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li019_li019 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li020_li020 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[0] E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[1] E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[2] E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[3] E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li025_li025 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li026_li026 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li027_li027 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li028_li028 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li029_li029 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li030_li030 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li031_li031 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li032_li032 E=$true Q=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li033_li033 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li034_li034 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li035_li035 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li036_li036 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li037_li037 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li038_li038 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li039_li039 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li040_li040 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li041_li041 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[8] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li042_li042 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[9] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li043_li043 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[10] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li044_li044 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[11] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li045_li045 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[12] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li046_li046 E=$true Q=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[13] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[0] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[1] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[2] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[3] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[4] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[5] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[6] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[7] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op1_r[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[0] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[1] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[2] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[3] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[4] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[5] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[6] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op2[7] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op2_r[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[0] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[1] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[2] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[3] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[4] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[5] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[6] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op3[7] E=$true Q=u_8051_core.oc8051_alu_src_sel1.op3_r[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li071_li071 E=$true Q=u_8051_core.oc8051_decoder1.cy_sel[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li072_li072 E=$true Q=u_8051_core.oc8051_decoder1.mem_act[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li073_li073 E=$true Q=u_8051_core.oc8051_decoder1.mem_act[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li074_li074 E=$true Q=u_8051_core.oc8051_decoder1.mem_act[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li075_li075 E=$true Q=u_8051_core.oc8051_decoder1.mem_act[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li076_li076 E=$true Q=u_8051_core.oc8051_decoder1.mem_act[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li077_li077 E=$true Q=u_8051_core.oc8051_decoder1.ram_rd_sel_r[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li078_li078 E=$true Q=u_8051_core.oc8051_decoder1.ram_rd_sel_r[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li079_li079 E=$true Q=u_8051_core.oc8051_decoder1.ram_rd_sel_r[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li080_li080 E=$true Q=u_8051_core.oc8051_decoder1.src_sel1[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li081_li081 E=$true Q=u_8051_core.oc8051_decoder1.src_sel1[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li082_li082 E=$true Q=u_8051_core.oc8051_decoder1.src_sel1[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li083_li083 E=$true Q=$abc$202179$lo088 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.bit_addr E=$true Q=u_8051_core.oc8051_indi_addr1.wr_bit_r R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.istb_t E=$true Q=u_8051_core.oc8051_memory_interface1.cdone R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.dack_i E=$true Q=u_8051_core.oc8051_memory_interface1.dack_ir R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li087_li087 E=$true Q=u_8051_core.oc8051_memory_interface1.int_ack R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.int_ack_t E=$true Q=u_8051_core.oc8051_memory_interface1.int_ack_buff R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li089_li089 E=$true Q=u_8051_core.oc8051_memory_interface1.pc_wr_r R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.pc_wr_r E=$true Q=u_8051_core.oc8051_memory_interface1.pc_wr_r2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.rd_addr[7] E=$true Q=u_8051_core.oc8051_memory_interface1.rd_addr_r R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li092_li092 E=$true Q=u_8051_core.oc8051_memory_interface1.rd_ind R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li093_li093 E=$true Q=u_8051_core.oc8051_memory_interface1.reti R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[0] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[1] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[2] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[3] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[4] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[5] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[6] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.ri_out[7] E=$true Q=u_8051_core.oc8051_memory_interface1.ri_r[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_indi_addr1.sel E=$true Q=u_8051_core.oc8051_memory_interface1.rn_r[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_decoder1.op1_c[1] E=$true Q=u_8051_core.oc8051_memory_interface1.rn_r[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_decoder1.op1_c[2] E=$true Q=u_8051_core.oc8051_memory_interface1.rn_r[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.bank_sel[0] E=$true Q=u_8051_core.oc8051_memory_interface1.rn_r[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.bank_sel[1] E=$true Q=u_8051_core.oc8051_memory_interface1.rn_r[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.rd_addr[0] E=$true Q=u_8051_core.oc8051_ram_top1.bit_select[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.rd_addr[1] E=$true Q=u_8051_core.oc8051_ram_top1.bit_select[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.rd_addr[2] E=$true Q=u_8051_core.oc8051_ram_top1.bit_select[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.rd_en E=$true Q=u_8051_core.oc8051_ram_top1.rd_en_r R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[0] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[1] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[2] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[3] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[4] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[5] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[6] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[7] E=$true Q=u_8051_core.oc8051_ram_top1.wr_data_r[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li119_li119 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li120_li120 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li121_li121 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li122_li122 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li123_li123 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li124_li124 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li125_li125 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li126_li126 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_int1.tf0_buff R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_sfr1.oc8051_int1.tf1 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_int1.tf1_buff R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li129_li129 E=$true Q=u_8051_core.cy R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$li137_li137 E=$true Q=u_8051_core.oc8051_sfr1.oc8051_sp1.pop R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li131_li131 E=$true Q=u_8051_core.oc8051_memory_interface1.sp_w[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li132_li132 E=$true Q=$abc$202179$lo139 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li133_li133 E=$true Q=$abc$202179$lo140 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.sp[3] E=$true Q=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.sp[4] E=$true Q=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.sp[5] E=$true Q=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.sp[6] E=$true Q=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.sp[7] E=$true Q=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li139_li139 E=$true Q=u_8051_core.oc8051_sfr1.pres_ow R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li140_li140 E=$true Q=u_8051_core.oc8051_sfr1.prescaler[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li141_li141 E=$true Q=u_8051_core.oc8051_sfr1.prescaler[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li142_li142 E=$true Q=u_8051_core.oc8051_sfr1.prescaler[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li143_li143 E=$true Q=u_8051_core.oc8051_sfr1.prescaler[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$224612$li144_li144 E=$true Q=u_8051_core.oc8051_sfr1.wait_data R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 E=$true Q=u_eth_dut.u_eth_parser.pkt_done R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li001_li001 E=$true Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li002_li002 E=$true Q=u_eth_dut.u_mac_core.u_rx_sts_sync.s1_out_req R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li003_li003 E=$true Q=u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li004_li004 E=$true Q=u_eth_dut.u_mac_core.u_tx_sts_sync.s1_out_req R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li005_li005 E=$true Q=u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[0] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[1] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[2] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[3] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[4] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[5] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[0] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[1] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[2] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[3] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[4] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_0[5] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.grey_rd_ptr[0] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.grey_rd_ptr[1] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.grey_rd_ptr[2] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.grey_rd_ptr[3] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.grey_rd_ptr[4] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.grey_rd_ptr[5] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[0] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[1] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[2] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[3] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[4] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.sync_rd_ptr_0[5] E=$true Q=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li030_li030 E=$true Q=u_spi_core.u_cfg.reg_ack R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li31_li31 E=$true Q=$abc$204592$lo31 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li32_li32 E=$true Q=u_spi_core.u_spi_ctrl.clk_cnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li33_li33 E=$true Q=u_spi_core.u_spi_ctrl.clk_cnt[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li34_li34 E=$true Q=u_spi_core.u_spi_ctrl.clk_cnt[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li35_li35 E=$true Q=u_spi_core.u_spi_ctrl.clk_cnt[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li36_li36 E=$true Q=u_spi_core.u_spi_ctrl.clk_cnt[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li37_li37 E=$true Q=u_spi_core.u_spi_ctrl.sck_ne R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li38_li38 E=$true Q=u_spi_core.u_spi_ctrl.sck_pe R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li039_li039 E=$true Q=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li040_li040 E=$true Q=u_spi_core.u_spi_ctrl.spiif_cs[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li041_li041 E=$true Q=u_spi_core.u_spi_ctrl.spiif_cs[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li042_li042 E=$true Q=u_spi_core.u_spi_ctrl.spiif_cs[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li043_li043 E=$true Q=u_spi_core.u_spi_ctrl.spiif_cs[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li044_li044 E=$true Q=u_spi_core.u_spi_ctrl.spiif_cs[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li045_li045 E=$true Q=u_uart_core.u_cfg.reg_ack R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li046_li046 E=$true Q=$abc$204592$li47_li47 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li47_li47 E=$true Q=$abc$204592$li48_li48 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li48_li48 E=$true Q=$abc$204592$lo48 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li049_li049 E=$true Q=$abc$204592$li50_li50 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li50_li50 E=$true Q=$abc$204592$li51_li51 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li51_li51 E=$true Q=$abc$204592$lo51 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li052_li052 E=$true Q=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_wr_ptr[0] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_0[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_wr_ptr[1] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_0[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_wr_ptr[2] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_0[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_wr_ptr[3] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_0[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_wr_ptr[4] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_0[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_wr_ptr_0[0] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_1[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_wr_ptr_0[1] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_1[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_wr_ptr_0[2] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_1[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_wr_ptr_0[3] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_1[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_wr_ptr_0[4] E=$true Q=u_uart_core.u_rxfifo.sync_wr_ptr_1[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li063_li063 E=$true Q=$abc$204592$li64_li64 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li64_li64 E=$true Q=$abc$204592$li65_li65 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$li65_li65 E=$true Q=$abc$204592$lo65 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$flatten\u_wb_crossbar.$0\master_busy[4:0][0] E=$true Q=u_wb_crossbar.master_busy[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$flatten\u_wb_crossbar.$0\master_busy[4:0][1] E=$true Q=u_wb_crossbar.master_busy[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li068_li068 E=$true Q=u_wb_crossbar.master_busy[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li069_li069 E=$true Q=u_wb_crossbar.master_busy[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li070_li070 E=$true Q=u_wb_crossbar.master_busy[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li071_li071 E=$true Q=u_wb_crossbar.slave_busy[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li072_li072 E=$true Q=u_wb_crossbar.slave_busy[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li073_li073 E=$true Q=u_wb_crossbar.slave_busy[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li074_li074 E=$true Q=u_wb_crossbar.slave_busy[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li075_li075 E=$true Q=u_wb_crossbar.slave_busy[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li076_li076 E=$true Q=$abc$204592$auto$rtlil.cc:2574:NotGate$201442 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li077_li077 E=$true Q=u_wb_gmac_rx.state[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li078_li078 E=$true Q=u_wb_gmac_rx.state[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li079_li079 E=$true Q=u_wb_gmac_rx.state[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li080_li080 E=$true Q=u_wb_gmac_rx.state[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li081_li081 E=$true Q=u_wb_gmac_rx.state[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li082_li082 E=$true Q=u_wb_gmac_rx.state[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li083_li083 E=$true Q=u_wb_gmac_rx.state[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li084_li084 E=$true Q=$abc$204592$auto$rtlil.cc:2574:NotGate$201598 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li085_li085 E=$true Q=u_wb_gmac_tx.state[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li086_li086 E=$true Q=u_wb_gmac_tx.state[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li087_li087 E=$true Q=u_wb_gmac_tx.state[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li088_li088 E=$true Q=u_wb_gmac_tx.state[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li089_li089 E=$true Q=u_wb_gmac_tx.state[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li090_li090 E=$true Q=u_wb_gmac_tx.state[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_rd_ptr[0] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_0[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_rd_ptr[1] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_0[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_rd_ptr[2] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_0[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_rd_ptr[3] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_0[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_rd_ptr[4] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_0[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_rd_ptr_0[0] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_1[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_rd_ptr_0[1] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_1[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_rd_ptr_0[2] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_1[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_rd_ptr_0[3] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_1[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.sync_rd_ptr_0[4] E=$true Q=u_uart_core.u_rxfifo.sync_rd_ptr_1[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li101_li101 E=$true Q=u_uart_core.par_error R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li102_li102 E=$true Q=u_uart_core.frm_error R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li103_li103 E=$true Q=u_uart_core.rx_fifo_full_err R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li104_li104 E=$true Q=u_uart_core.u_rxfsm.offset[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li105_li105 E=$true Q=u_uart_core.u_rxfsm.offset[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li106_li106 E=$true Q=u_uart_core.u_rxfsm.offset[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li107_li107 E=$true Q=u_uart_core.u_rxfsm.offset[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li108_li108 E=$true Q=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li109_li109 E=$true Q=u_uart_core.u_rxfsm.rxstate[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li110_li110 E=$true Q=u_uart_core.u_rxfsm.rxstate[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li111_li111 E=$true Q=u_uart_core.u_rxfsm.rxstate[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li112_li112 E=$true Q=u_uart_core.u_rxfsm.rxstate[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li113_li113 E=$true Q=u_uart_core.u_rxfsm.rxstate[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li114_li114 E=$true Q=$abc$210450$li24_li24 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$210450$li24_li24 E=$true Q=$abc$210450$li25_li25 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$210450$li25_li25 E=$true Q=$abc$210450$auto$rtlil.cc:2384:Not$20909 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li117_li117 E=$true Q=$abc$210450$auto$rtlil.cc:2574:NotGate$201874 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li118_li118 E=$true Q=u_uart_core.u_txfsm.txstate[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li119_li119 E=$true Q=u_uart_core.u_txfsm.txstate[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li120_li120 E=$true Q=u_uart_core.u_txfsm.txstate[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$226843$li121_li121 E=$true Q=u_uart_core.u_txfsm.txstate[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li00_li00 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.alu_op[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li01_li01 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.alu_op[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li02_li02 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.alu_op[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li03_li03 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.alu_op[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li04_li04 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.psw_set[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li05_li05 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.psw_set[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li06_li06 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.ram_wr_sel[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li07_li07 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.ram_wr_sel[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li08_li08 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.ram_wr_sel[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li09_li09 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.src_sel3 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li10_li10 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.wr R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li11_li11 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.wr_sfr[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li12_li12 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.wr_sfr[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li13_li13 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.cy_sel[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li14_li14 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.cy_sel[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li15_li15 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.src_sel1[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li16_li16 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.src_sel1[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li17_li17 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.src_sel1[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li18_li18 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.src_sel2[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$228414$li19_li19 E=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y Q=u_8051_core.oc8051_decoder1.src_sel2[3] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.lb_tx_en E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$228992$li27_li27 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$228992$li28_li28 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_frame_err R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$207647$li29_li29 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$228992$li30_li30 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg5.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rx_dv R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.rx_dv E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rx_dv_del R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.d_sync_out E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd_del[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.rxd_del[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[0] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[1] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[2] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[3] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[4] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[5] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[6] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[7] E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$228992$li55_li55 E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$228992$li56_li56 E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld_delayed R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld_delayed E=$true Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[0] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[1] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[2] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[3] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[4] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[5] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[0] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[1] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[2] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[3] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[4] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_0[5] E=$true Q=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li00_li00 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li01_li01 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li02_li02 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li03_li03 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li04_li04 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li05_li05 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li06_li06 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li07_li07 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li08_li08 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li09_li09 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li10_li10 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li11_li11 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li12_li12 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li13_li13 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li14_li14 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li15_li15 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li16_li16 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li17_li17 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li18_li18 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li19_li19 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li20_li20 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li21_li21 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li22_li22 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li23_li23 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li24_li24 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[24] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li25_li25 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[25] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li26_li26 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[26] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li27_li27 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[27] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li28_li28 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[28] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li29_li29 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[29] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li30_li30 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[30] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$229542$li31_li31 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[31] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li00_li00 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li01_li01 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201002 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li02_li02 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo02 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li03_li03 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo03 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li04_li04 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo04 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li05_li05 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo05 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li06_li06 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201006 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li07_li07 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li08_li08 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo08 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li09_li09 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo09 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li10_li10 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo10 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li11_li11 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo11 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li12_li12 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo12 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li13_li13 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo13 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li14_li14 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo14 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li15_li15 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo15 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li16_li16 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201012 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li17_li17 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201014 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li18_li18 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo18 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li19_li19 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo19 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li20_li20 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201018 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li21_li21 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201020 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li22_li22 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo22 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li23_li23 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo23 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li24_li24 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo24 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li25_li25 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo25 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li26_li26 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201026 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li27_li27 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201028 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li28_li28 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo28 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li29_li29 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$209610$lo29 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li30_li30 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201032 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li31_li31 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=$abc$207647$auto$rtlil.cc:2574:NotGate$201034 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li32_li32 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li33_li33 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li34_li34 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li35_li35 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li36_li36 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li37_li37 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li38_li38 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li39_li39 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li40_li40 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li41_li41 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li42_li42 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li43_li43 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li44_li44 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li45_li45 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li46_li46 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$229948$li47_li47 E=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li00_li00 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li01_li01 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li02_li02 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li03_li03 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li04_li04 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li05_li05 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li06_li06 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li07_li07 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li08_li08 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li09_li09 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li10_li10 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li11_li11 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li12_li12 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li13_li13 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li14_li14 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li15_li15 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li16_li16 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li17_li17 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li18_li18 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li19_li19 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li20_li20 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li21_li21 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li22_li22 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li23_li23 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li24_li24 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[24] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li25_li25 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[25] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li26_li26 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[26] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li27_li27 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[27] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li28_li28 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[28] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li29_li29 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[29] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li30_li30 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[30] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230357$li31_li31 E=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[31] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li00_li00 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li01_li01 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li02_li02 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li03_li03 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li04_li04 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li05_li05 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li06_li06 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li07_li07 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li08_li08 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li09_li09 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li10_li10 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li11_li11 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.bcnt[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li12_li12 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.mac_da_mc R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li13_li13 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_eth_parser.mac_sa_mc R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22799.BB[1] E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li15_li15 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li16_li16 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li17_li17 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li18_li18 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li19_li19 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.rd_ptr_inc[0] E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.rd_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[0] E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.rd_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li22_li22 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.rd_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li23_li23 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.rd_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li24_li24 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.u_mac_rxfifo.rd_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li25_li25 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li26_li26 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li27_li27 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li28_li28 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li29_li29 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li30_li30 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li31_li31 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li32_li32 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li33_li33 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li34_li34 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li35_li35 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$230688$li36_li36 E=u_wb_gmac_rx.mem_rd Q=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li00_li00 E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li01_li01 E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][0] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][1] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][2] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][3] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][4] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][5] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][6] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][7] E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s1_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s1_sync_out E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s2_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.s2_sync_out E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.d_sync_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li16_li16 E=$true Q=$abc$210796$lo16 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li17_li17 E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li18_li18 E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li19_li19 E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li20_li20 E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li21_li21 E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.gen_tx_crc R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fcs_dn_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld E=$true Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li25_li25 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.lb_tx_en R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li26_li26 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li27_li27 E=$true Q=$abc$210796$lo27 R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li28_li28 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li29_li29 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li30_li30 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li31_li31 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li32_li32 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li33_li33 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li34_li34 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$231005$li35_li35 E=$true Q=$iopadmap$phy_tx_en R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.grey_wr_ptr[0] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.grey_wr_ptr[1] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.grey_wr_ptr[2] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.grey_wr_ptr[3] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.grey_wr_ptr[4] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.grey_wr_ptr[5] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[0] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[1] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[2] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[3] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[4] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.sync_wr_ptr_0[5] E=$true Q=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$true E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_be[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li01_li01 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_be[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li02_li02 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_be[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$212549$auto$rtlil.cc:2425:Or$147597 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_be[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li04_li04 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li05_li05 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li06_li06 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li07_li07 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li08_li08 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li09_li09 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li10_li10 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li11_li11 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li12_li12 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li13_li13 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li14_li14 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li15_li15 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li16_li16 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li17_li17 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li18_li18 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li19_li19 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li20_li20 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li21_li21 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li22_li22 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li23_li23 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li24_li24 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li25_li25 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li26_li26 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li27_li27 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li28_li28 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[24] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li29_li29 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[25] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li30_li30 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[26] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li31_li31 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[27] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li32_li32 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[28] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li33_li33 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[29] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li34_li34 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[30] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$231359$li35_li35 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_din[31] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[0] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[1] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[2] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[3] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[4] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[5] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[6] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[7] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li08_li08 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[8] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li09_li09 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[9] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li10_li10 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[10] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li11_li11 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[11] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li12_li12 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[12] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li13_li13 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[13] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li14_li14 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[14] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li15_li15 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[15] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li16_li16 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[16] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li17_li17 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[17] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li18_li18 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[18] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li19_li19 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[19] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li20_li20 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[20] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li21_li21 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[21] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li22_li22 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[22] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li23_li23 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[23] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li24_li24 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[24] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li25_li25 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[25] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li26_li26 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[26] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li27_li27 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[27] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li28_li28 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[28] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li29_li29 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[29] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li30_li30 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[30] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$231701$li31_li31 E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_cur[31] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[0] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[1] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[2] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[3] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[4] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[5] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[6] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[7] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[8] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[8] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[9] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[9] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[10] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[10] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[11] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[11] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[12] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[12] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[13] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[13] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[14] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[14] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[15] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[15] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[16] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[16] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[17] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[17] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[18] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[18] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[19] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[19] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[20] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[20] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[21] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[21] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[22] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[22] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[23] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[23] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[24] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[24] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[25] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[25] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[26] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[26] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[27] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[27] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[28] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[28] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[29] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[29] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[30] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[30] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_memory_interface1.idat_cur[31] E=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y Q=u_8051_core.oc8051_memory_interface1.idat_old[31] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li0_li0 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li1_li1 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li2_li2 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li3_li3 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li4_li4 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li5_li5 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li6_li6 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232031$li7_li7 E=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138 Q=u_8051_core.oc8051_sfr1.dat0[7] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li00_li00 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li01_li01 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li02_li02 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li03_li03 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li04_li04 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li05_li05 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li06_li06 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li07_li07 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$auto$alumacc.cc:485:replace_alu$22837.BB[1] E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.grey_rd_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li09_li09 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.grey_rd_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li10_li10 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.grey_rd_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li11_li11 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.grey_rd_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li12_li12 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.grey_rd_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li13_li13 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.grey_rd_ptr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.rd_ptr_inc[0] E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.rd_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_txfifo.grey_rd_ptr[0] E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.rd_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li16_li16 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.rd_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li17_li17 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.rd_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$232256$li18_li18 E=u_eth_dut.tx_fifo_rd Q=u_eth_dut.u_mac_txfifo.rd_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232464$li0_li0 E=$abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184 Q=u_8051_core.oc8051_memory_interface1.op_pos[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232464$li1_li1 E=$abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184 Q=u_8051_core.oc8051_memory_interface1.op_pos[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232464$li2_li2 E=$abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184 Q=u_8051_core.oc8051_memory_interface1.op_pos[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li0_li0 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li1_li1 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li2_li2 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li3_li3 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li4_li4 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li5_li5 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li6_li6 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$232644$li7_li7 E=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935 Q=u_uart_core.u_rxfsm.fifo_data[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][0] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][1] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232786$li02_li02 E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232786$li03_li03 E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232786$li04_li04 E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232786$li05_li05 E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232786$li06_li06 E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232786$li07_li07 E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][8] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[8] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][9] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[9] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][10] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[10] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][11] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[11] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][12] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[12] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][13] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[13] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][14] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[14] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][15] E=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191 Q=u_8051_core.oc8051_memory_interface1.pc[15] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li00_li00 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[0][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li01_li01 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[0][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li02_li02 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[0][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li03_li03 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[1][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li04_li04 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[1][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li05_li05 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[1][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li06_li06 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[2][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li07_li07 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[2][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li08_li08 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[3][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li09_li09 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[3][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li10_li10 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[4][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$232958$li11_li11 E=$iopadmap$reset_out_n Q=u_wb_crossbar.slave_mx_id[4][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li0_li0 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li1_li1 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li2_li2 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li3_li3 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li4_li4 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li5_li5 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li6_li6 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233105$li7_li7 E=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[0] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[1] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[2] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[3] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[4] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[5] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[6] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[7] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[8] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[9] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[10] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[11] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[12] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[13] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[14] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[15] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[16] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[17] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[18] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[19] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[20] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[21] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[22] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[23] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[24] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[24] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[25] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[25] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[26] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[26] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[27] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[27] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[28] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[28] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[29] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[29] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[30] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[30] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.reg_out[31] E=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y Q=u_spi_core.u_cfg.reg_rdata[31] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233441$li0_li0 E=$abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624 Q=u_wb_gmac_tx.wbo_cyc R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li0_li0 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li1_li1 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li2_li2 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li3_li3 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li4_li4 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li5_li5 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li6_li6 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233534$li7_li7 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.ddat_o[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li0_li0 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li1_li1 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li2_li2 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li3_li3 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li4_li4 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li5_li5 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li6_li6 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233656$li7_li7 E=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li0_li0 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li1_li1 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li2_li2 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li3_li3 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li4_li4 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li5_li5 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li6_li6 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$233772$li7_li7 E=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129 Q=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[7] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$233878$li0_li0 E=$true Q=$auto$clkbufmap.cc:262:execute$397312 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22881.BB[1] E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.grey_rd_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233977$li1_li1 E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.grey_rd_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233977$li2_li2 E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.grey_rd_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233977$li3_li3 E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.grey_rd_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.rd_ptr_inc[0] E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.rd_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_rd_ptr[0] E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.rd_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233977$li6_li6 E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.rd_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233977$li7_li7 E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.rd_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$233977$li8_li8 E=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Q=u_uart_core.u_rxfifo.grey_rd_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li0_li0 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li1_li1 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li2_li2 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li3_li3 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li4_li4 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li5_li5 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li7_li7 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$234087$li8_li8 E=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li00_li00 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li01_li01 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li02_li02 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li03_li03 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li04_li04 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li05_li05 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li06_li06 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li07_li07 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li08_li08 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li09_li09 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li10_li10 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li11_li11 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li12_li12 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li13_li13 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li14_li14 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234190$li15_li15 E=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li00_li00 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li01_li01 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li02_li02 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li03_li03 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li04_li04 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li05_li05 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li06_li06 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li07_li07 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li08_li08 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li09_li09 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li10_li10 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li11_li11 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li12_li12 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li13_li13 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li14_li14 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234300$li15_li15 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] E=$abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] E=$abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234501$li0_li0 E=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194 Q=u_8051_core.oc8051_memory_interface1.pc_buf[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234501$li1_li1 E=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194 Q=u_8051_core.oc8051_memory_interface1.pc_buf[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234501$li2_li2 E=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194 Q=u_8051_core.oc8051_memory_interface1.pc_buf[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234501$li3_li3 E=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194 Q=u_8051_core.oc8051_memory_interface1.pc_buf[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234501$li4_li4 E=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194 Q=u_8051_core.oc8051_memory_interface1.pc_buf[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234501$li5_li5 E=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194 Q=u_8051_core.oc8051_memory_interface1.pc_buf[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234596$li0_li0 E=$abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244 Q=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234596$li1_li1 E=$abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244 Q=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li00_li00 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li01_li01 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li02_li02 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li03_li03 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li04_li04 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li05_li05 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li06_li06 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li07_li07 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li08_li08 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li09_li09 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li10_li10 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li11_li11 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216689$li12_li12 E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_addr[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$true E=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 Q=u_wb_gmac_rx.wbo_we R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li00_li00 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li01_li01 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li02_li02 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li03_li03 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li04_li04 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li05_li05 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li06_li06 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li07_li07 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li08_li08 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li09_li09 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li10_li10 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li11_li11 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li12_li12 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li13_li13 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li14_li14 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$234797$li15_li15 E=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234898$li0_li0 E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749 Q=u_wb_gmac_rx.mem_rd R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li0_li0 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li1_li1 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li2_li2 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li3_li3 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li4_li4 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li5_li5 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li6_li6 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$234983$li7_li7 E=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ie[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li00_li00 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li01_li01 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li02_li02 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li03_li03 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li04_li04 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li05_li05 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li06_li06 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li07_li07 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li08_li08 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li09_li09 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[9] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li10_li10 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[10] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li11_li11 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[11] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li12_li12 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[12] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li13_li13 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[13] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li14_li14 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[14] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235071$li15_li15 E=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711 Q=u_wb_gmac_tx.cnt[15] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li00_li00 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li01_li01 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li02_li02 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li03_li03 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li04_li04 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li05_li05 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li06_li06 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li07_li07 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li08_li08 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li09_li09 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li10_li10 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li11_li11 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li12_li12 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li13_li13 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li14_li14 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235166$li15_li15 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li0_li0 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li1_li1 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li2_li2 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li3_li3 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li4_li4 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li5_li5 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li6_li6 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235259$li7_li7 E=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006 Q=u_8051_core.oc8051_sfr1.oc8051_int1.ip[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li0_li0 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li1_li1 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li2_li2 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li3_li3 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li4_li4 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li5_li5 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li6_li6 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235344$li7_li7 E=u_8051_core.oc8051_memory_interface1.dack_i Q=u_8051_core.oc8051_memory_interface1.ddat_ir[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$215657$auto$rtlil.cc:2432:Eq$148241 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.grey_wr_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li01_li01 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.grey_wr_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li02_li02 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.grey_wr_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li03_li03 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.grey_wr_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li04_li04 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.grey_wr_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li05_li05 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.grey_wr_ptr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.wr_ptr_inc[0] E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.wr_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_txfifo.grey_wr_ptr[0] E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.wr_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li08_li08 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.wr_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li09_li09 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.wr_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235404$li10_li10 E=u_wb_gmac_tx.mem_wr Q=u_eth_dut.u_mac_txfifo.wr_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$207647$auto$rtlil.cc:2432:Eq$147840 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li01_li01 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li02_li02 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li03_li03 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li04_li04 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li05_li05 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.wr_ptr_inc[0] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.wr_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[0] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.wr_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li08_li08 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.wr_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li09_li09 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.wr_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235492$li10_li10 E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Q=u_eth_dut.u_mac_rxfifo.wr_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li00_li00 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li01_li01 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li02_li02 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li03_li03 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li04_li04 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li05_li05 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li06_li06 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235580$li07_li07 E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[8] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[8] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[9] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[9] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[10] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[10] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[11] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[11] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[12] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[12] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[13] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[13] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[14] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[14] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2491:Mux$146191[15] E=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165 Q=u_8051_core.oc8051_memory_interface1.dadr_ot[15] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235678$li0_li0 E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762 Q=u_eth_dut.u_eth_parser.mac_da_bc R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$235678$li1_li1 E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762 Q=u_eth_dut.u_eth_parser.mac_da_match R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[0] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[1] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[2] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[3] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[4] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[5] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[6] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.idat_i[7] E=u_8051_core.oc8051_memory_interface1.istb_t Q=u_8051_core.oc8051_memory_interface1.cdata[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235841$li0_li0 E=$abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197 Q=u_8051_core.oc8051_memory_interface1.pc_buf[8] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235841$li1_li1 E=$abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197 Q=u_8051_core.oc8051_memory_interface1.pc_buf[9] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$235841$li2_li2 E=$abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197 Q=u_8051_core.oc8051_memory_interface1.pc_buf[10] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li00_li00 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li01_li01 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li02_li02 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li03_li03 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li04_li04 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li05_li05 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li06_li06 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li07_li07 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li08_li08 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li09_li09 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li10_li10 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li11_li11 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li12_li12 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li13_li13 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li14_li14 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$235916$li15_li15 E=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$236004$li0_li0 E=$abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198 Q=$abc$210796$auto$rtlil.cc:2574:NotGate$201300 R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_txfifo.rd_ptr_inc[0] E=u_uart_core.tx_fifo_rd Q=u_uart_core.u_txfifo.rd_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236072$li1_li1 E=u_uart_core.tx_fifo_rd Q=u_uart_core.u_txfifo.rd_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236072$li2_li2 E=u_uart_core.tx_fifo_rd Q=u_uart_core.u_txfifo.rd_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236072$li3_li3 E=u_uart_core.tx_fifo_rd Q=u_uart_core.u_txfifo.rd_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236072$li4_li4 E=u_uart_core.tx_fifo_rd Q=u_uart_core.u_txfifo.rd_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li0_li0 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li1_li1 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li2_li2 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li3_li3 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li4_li4 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li5_li5 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li6_li6 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236145$li7_li7 E=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[40] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[41] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[42] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[43] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[44] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[45] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[46] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[47] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[48] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[49] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[50] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[51] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[52] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[53] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[54] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[55] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_dout_master[56] E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236217$li17_li17 E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236217$li18_li18 E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236217$li19_li19 E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236217$li20_li20 E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236217$li21_li21 E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236217$li22_li22 E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236217$li23_li23 E=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Q=u_wb_gmac_tx.tWrData[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li00_li00 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li01_li01 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li02_li02 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li03_li03 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li04_li04 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li05_li05 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li06_li06 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li07_li07 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li08_li08 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li09_li09 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li10_li10 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li11_li11 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236324$li12_li12 E=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613 Q=u_wb_gmac_tx.mem_addr[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236400$li0_li0 E=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236400$li1_li1 E=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236400$li2_li2 E=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236400$li3_li3 E=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236400$li4_li4 E=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tclk R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236400$li5_li5 E=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rclk R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[0] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[1] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[2] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[3] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[4] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[5] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[6] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[7] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[8] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[9] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[10] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_len[11] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[2] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[3] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[4] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[5] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[6] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[7] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[8] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[9] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[10] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[11] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[24] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[25] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_status[0] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[26] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_status[1] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[27] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_status[2] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[28] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_status[3] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[29] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_status[4] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[30] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_status[5] E=u_eth_dut.u_eth_parser.pkt_done Q=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[31] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236587$li0_li0 E=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 Q=u_8051_core.oc8051_sfr1.oc8051_psw1.data[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236587$li1_li1 E=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 Q=u_8051_core.oc8051_sfr1.oc8051_psw1.data[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236587$li2_li2 E=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 Q=u_8051_core.oc8051_sfr1.oc8051_psw1.data[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236587$li3_li3 E=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 Q=u_8051_core.oc8051_sfr1.oc8051_psw1.data[5] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[0] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[1] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[2] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[3] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[4] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[5] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[6] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[7] E=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236717$li0_li0 E=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236717$li1_li1 E=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236717$li2_li2 E=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236717$li3_li3 E=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236717$li4_li4 E=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236778$li0_li0 E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751 Q=u_eth_dut.u_eth_parser.mac_sa_bc R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236778$li1_li1 E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751 Q=u_eth_dut.u_eth_parser.mac_sa_match R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li0_li0 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li1_li1 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li2_li2 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li3_li3 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li4_li4 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li5_li5 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li6_li6 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236835$li7_li7 E=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li0_li0 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li1_li1 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li2_li2 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li3_li3 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo3 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li4_li4 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo4 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li5_li5 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo5 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li6_li6 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo6 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$236962$li7_li7 E=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982 Q=$abc$218262$lo7 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li0_li0 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li1_li1 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li2_li2 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li3_li3 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo3 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li4_li4 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo4 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li5_li5 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo5 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li6_li6 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo6 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237020$li7_li7 E=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996 Q=$abc$218813$lo7 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li0_li0 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li1_li1 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li2_li2 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li3_li3 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo3 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li4_li4 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo4 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li5_li5 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo5 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li6_li6 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo6 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237078$li7_li7 E=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989 Q=$abc$218544$lo7 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li0_li0 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li1_li1 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li2_li2 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li3_li3 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo3 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li4_li4 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo4 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li5_li5 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo5 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li6_li6 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo6 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237136$li7_li7 E=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003 Q=$abc$218341$lo7 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$217309$auto$rtlil.cc:2432:Eq$148562 E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.grey_wr_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237193$li1_li1 E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.grey_wr_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237193$li2_li2 E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.grey_wr_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237193$li3_li3 E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.grey_wr_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237193$li4_li4 E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.grey_wr_ptr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.wr_ptr_inc[0] E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.wr_ptr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo.grey_wr_ptr[0] E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.wr_ptr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237193$li7_li7 E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.wr_ptr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237193$li8_li8 E=u_uart_core.u_rxfsm.fifo_wr Q=u_uart_core.u_rxfifo.wr_ptr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237255$li0_li0 E=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237255$li1_li1 E=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237255$li2_li2 E=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237255$li3_li3 E=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237304$li0_li0 E=$abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141 Q=u_8051_core.oc8051_sfr1.bit_out R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li0_li0 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li1_li1 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li2_li2 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li3_li3 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li4_li4 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li5_li5 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li6_li6 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237346$li7_li7 E=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$true E=$true Q=$abc$221058$lo0 R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$237400$li1_li1 E=$true Q=u_clkgen.slave_run_st R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 E=$true Q=u_clkgen.wait_pll_st R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=u_clkgen.clkgen_ps[0] E=$true Q=u_clkgen.configure_st R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$237400$li4_li4 E=$true Q=u_clkgen.run_st R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$237400$li5_li5 E=$true Q=$iopadmap$reset_out_n R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=u_clkgen.run_st E=$true Q=$abc$221058$lo6 R=$iopadmap$reset_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237455$li0_li0 E=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237455$li1_li1 E=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237455$li2_li2 E=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237455$li3_li3 E=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$237502$li0_li0 E=$abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$237502$li1_li1 E=$abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$237548$li0_li0 E=$abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$237548$li1_li1 E=$abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[0] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[1] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[2] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[3] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[4] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[5] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[6] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0[7] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[0] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[1] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[2] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[3] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[4] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[5] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[6] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1[7] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[0] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[1] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[2] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[3] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[4] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[5] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[6] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2[7] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[0] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[1] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[2] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[3] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[4] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[5] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[6] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3[7] E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[0] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[1] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[2] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[3] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[4] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[5] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[6] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[7] E=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122 Q=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237759$li0_li0 E=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237759$li1_li1 E=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237759$li2_li2 E=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237759$li3_li3 E=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237759$li4_li4 E=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li0_li0 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li1_li1 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li2_li2 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li3_li3 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li4_li4 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li5_li5 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li6_li6 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$237808$li7_li7 E=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li00_li00 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=u_clkgen.pll_count[0] R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li01_li01 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=u_clkgen.pll_count[1] R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li02_li02 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=$abc$216299$lo02 R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li03_li03 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=u_clkgen.pll_count[3] R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li04_li04 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=u_clkgen.pll_count[4] R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li05_li05 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=u_clkgen.pll_count[5] R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li06_li06 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=$abc$216299$lo06 R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li07_li07 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=$abc$216299$lo07 R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li08_li08 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=$abc$216299$lo08 R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li09_li09 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=u_clkgen.pll_count[9] R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li10_li10 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=u_clkgen.pll_count[10] R=$iopadmap$reset_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397321 D=$abc$216299$li11_li11 E=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803 Q=$abc$216299$lo11 R=$iopadmap$reset_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237978$li0_li0 E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741 Q=u_eth_dut.u_eth_parser.arpf R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$237978$li1_li1 E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741 Q=u_eth_dut.u_eth_parser.ipv4f R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_wr E=$abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189 Q=u_eth_dut.u_mac_txfifo.full_q R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li00_li00 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li01_li01 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li02_li02 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li03_li03 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li04_li04 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li05_li05 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li06_li06 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li07_li07 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li08_li08 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li09_li09 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li10_li10 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li11_li11 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$216584$li12_li12 E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_addr[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$true E=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633 Q=u_wb_gmac_tx.wbo_be[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt E=$abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207 Q=u_eth_dut.u_mac_rxfifo.full_q R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$238234$li0_li0 E=$abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$238234$li1_li1 E=$abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371 Q=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$238275$li0_li0 E=$abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238275$li1_li1 E=$abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[1] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[0] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[1] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[2] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[3] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[4] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[5] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[6] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[7] E=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$238367$li0_li0 E=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238367$li1_li1 E=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238407$li0_li0 E=$abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238407$li1_li1 E=$abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238407$li2_li2 E=$abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238447$li0_li0 E=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200 Q=u_8051_core.oc8051_memory_interface1.pc_buf[11] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238447$li1_li1 E=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200 Q=u_8051_core.oc8051_memory_interface1.pc_buf[12] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_in E=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.wbo_be[3] E=$abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866 Q=u_wb_crossbar.master_mx_id[1][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$238733$li0_li0 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$238733$li1_li1 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$238733$li2_li2 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$238769$li0_li0 E=$abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207 Q=u_8051_core.oc8051_memory_interface1.pc_buf[13] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238769$li1_li1 E=$abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207 Q=u_8051_core.oc8051_memory_interface1.pc_buf[14] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$238769$li2_li2 E=$abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207 Q=u_8051_core.oc8051_memory_interface1.pc_buf[15] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.X[0] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[1] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[2] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[3] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[4] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[5] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[6] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[7] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[8] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[9] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[10] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$auto$alumacc.cc:485:replace_alu$22714.Y[11] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_len[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$238807$li12_li12 E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_status[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$238807$li13_li13 E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_status[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$238807$li14_li14 E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_status[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$238807$li15_li15 E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_status[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220471$auto$wreduce.cc:455:run$22337[0] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_status[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220471$auto$wreduce.cc:455:run$22337[1] E=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 Q=u_eth_dut.u_eth_parser.pkt_status[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_wr E=$abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942 Q=u_uart_core.u_rxfifo.full_q R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[24] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[25] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[26] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[27] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[28] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[29] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[30] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[31] E=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090 Q=u_spi_core.u_spi_ctrl.cfg_dataout[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239006$flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$0\data_out[0:0] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21157 Q=u_spi_core.u_cfg.u_spi_ctrl_req.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$239040$li0_li0 E=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334 Q=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$239040$li1_li1 E=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334 Q=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$239040$li2_li2 E=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334 Q=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$239040$li3_li3 E=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334 Q=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$239040$li4_li4 E=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334 Q=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$239127$li0_li0 E=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082 Q=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$239127$li1_li1 E=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082 Q=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[1] E=u_8051_core.intr Q=u_8051_core.oc8051_memory_interface1.int_vec_buff[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[3] E=u_8051_core.intr Q=u_8051_core.oc8051_memory_interface1.int_vec_buff[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[4] E=u_8051_core.intr Q=u_8051_core.oc8051_memory_interface1.int_vec_buff[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[5] E=u_8051_core.intr Q=u_8051_core.oc8051_memory_interface1.int_vec_buff[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[24] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[25] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[26] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[27] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[28] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[29] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[30] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[31] E=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107 Q=u_spi_core.u_spi_ctrl.cfg_dataout[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$217792$auto$opt_dff.cc:195:make_patterns_logic$22052 E=$abc$217792$auto$rtlil.cc:2384:Not$22059 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$239292$li1_li1 E=$abc$217792$auto$rtlil.cc:2384:Not$22059 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$239292$li2_li2 E=$abc$217792$auto$rtlil.cc:2384:Not$22059 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$239292$li3_li3 E=$abc$217792$auto$rtlil.cc:2384:Not$22059 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$217869$auto$rtlil.cc:2574:NotGate$201886 E=$abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904 Q=$abc$217869$flatten\u_uart_core.\u_txfsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3134_Y R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239491$li0_li0 E=$abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$239491$li1_li1 E=$abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$239491$li2_li2 E=$abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[0] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[1] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[2] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[3] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[4] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[5] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[6] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu_src_sel1.op1[7] E=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Q=u_8051_core.oc8051_decoder1.op[7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[24] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[24] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[25] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[25] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[26] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[26] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[27] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[27] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[28] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[28] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[29] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[29] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[30] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[30] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[31] E=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122 Q=u_spi_core.u_spi_ctrl.cfg_dataout[31] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv E=$abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230 Q=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:246$1113_Y R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[9][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$239681$li0_li0 E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239681$li1_li1 E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239681$li2_li2 E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239681$li3_li3 E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239681$li4_li4 E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239681$li5_li5 E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$239681$li6_li6 E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_cfg.u_spi_ctrl_req.cpu_req E=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we Q=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[0] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[1] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[2] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[3] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[4] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[5] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[6] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[7] E=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764 Q=u_wb_gmac_rx.tWrData[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[0] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[16] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[1] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[17] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[2] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[18] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[3] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[19] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[4] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[20] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[5] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[21] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[6] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[22] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.app_rxfifo_rdata_o[7] E=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755 Q=u_wb_gmac_rx.tWrData[23] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[24] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[8] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[25] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[9] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[26] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[10] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[27] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[11] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[28] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[12] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[29] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[13] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[30] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[14] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220286$auto$rtlil.cc:2491:Mux$147135[31] E=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071 Q=u_spi_core.u_spi_ctrl.cfg_dataout[15] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$239969$li0_li0 E=$abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$239969$li1_li1 E=$abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$239969$li2_li2 E=$abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214 Q=u_8051_core.oc8051_indi_addr1.buff[6][7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li0_li0 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li1_li1 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li2_li2 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li3_li3 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li4_li4 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li5_li5 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li6_li6 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240040$li7_li7 E=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684 Q=u_wb_gmac_tx.mem_din[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240073$li0_li0 E=$abc$240073$auto$opt_dff.cc:220:make_patterns_logic$21043 Q=u_spi_core.u_spi_ctrl.load_byte R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240098$li0_li0 E=$abc$240098$auto$opt_dff.cc:220:make_patterns_logic$223595 Q=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$240098$li1_li1 E=$abc$240098$auto$opt_dff.cc:220:make_patterns_logic$223595 Q=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_cfg.reg_out[0] E=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y Q=u_uart_core.u_cfg.reg_rdata[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_cfg.reg_out[1] E=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y Q=u_uart_core.u_cfg.reg_rdata[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_cfg.reg_out[2] E=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y Q=u_uart_core.u_cfg.reg_rdata[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240240$li3_li3 E=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y Q=u_uart_core.u_cfg.reg_rdata[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240240$li4_li4 E=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y Q=u_uart_core.u_cfg.reg_rdata[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240271$li0_li0 E=$abc$224612$li089_li089 Q=u_8051_core.oc8051_memory_interface1.pc_buf[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$240271$li1_li1 E=$abc$224612$li089_li089 Q=u_8051_core.oc8051_memory_interface1.pc_buf[1] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$240296$li0_li0 E=$abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328 Q=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$240296$li1_li1 E=$abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328 Q=u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_cfg.u_intr_bit0.cpu_ack E=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_cfg.u_intr_bit1.cpu_ack E=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_cfg.u_intr_bit2.cpu_ack E=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240320$li3_li3 E=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240320$li4_li4 E=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we Q=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240350$li0_li0 E=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881 Q=u_uart_core.u_txfsm.cnt[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240350$li1_li1 E=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881 Q=u_uart_core.u_txfsm.cnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240350$li2_li2 E=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881 Q=u_uart_core.u_txfsm.cnt[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240375$li0_li0 E=$abc$222970$auto$opt_dff.cc:220:make_patterns_logic$22037 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232 Q=u_8051_core.oc8051_indi_addr1.buff[0][7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$216875$auto$rtlil.cc:2384:Not$22164 E=$abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158 Q=u_8051_core.oc8051_memory_interface1.dmem_wait R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$240436$li1_li1 E=$abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158 Q=u_8051_core.oc8051_memory_interface1.dwe_o R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$220622$li0_li0 E=u_spi_core.u_spi_ctrl.sck_ne Q=u_spi_core.u_spi_ctrl.sck_cnt[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220622$li1_li1 E=u_spi_core.u_spi_ctrl.sck_ne Q=u_spi_core.u_spi_ctrl.sck_cnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220622$li2_li2 E=u_spi_core.u_spi_ctrl.sck_ne Q=u_spi_core.u_spi_ctrl.sck_cnt[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220622$li3_li3 E=u_spi_core.u_spi_ctrl.sck_ne Q=u_spi_core.u_spi_ctrl.sck_cnt[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220622$li4_li4 E=u_spi_core.u_spi_ctrl.sck_ne Q=u_spi_core.u_spi_ctrl.sck_cnt[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$220622$li5_li5 E=u_spi_core.u_spi_ctrl.sck_ne Q=u_spi_core.u_spi_ctrl.sck_cnt[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li0_li0 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li1_li1 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li2_li2 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li3_li3 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[3] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li4_li4 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[4] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li5_li5 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[5] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li6_li6 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[6] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$240496$li7_li7 E=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Q=u_uart_core.u_txfsm.txdata[7] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226 Q=u_8051_core.oc8051_indi_addr1.buff[2][7] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285 Q=u_eth_dut.u_mac_txfifo.mem[3][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998 Q=u_eth_dut.u_mac_rxfifo.mem[19][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052 Q=u_eth_dut.u_mac_rxfifo.mem[27][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884 Q=u_eth_dut.u_mac_rxfifo.mem[3][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930 Q=u_eth_dut.u_mac_rxfifo.mem[9][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$240765$li0_li0 E=$abc$240765$auto$opt_dff.cc:220:make_patterns_logic$223787 Q=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$240765$li1_li1 E=$abc$240765$auto$opt_dff.cc:220:make_patterns_logic$223787 Q=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331 Q=u_eth_dut.u_mac_txfifo.mem[9][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399 Q=u_eth_dut.u_mac_txfifo.mem[19][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453 Q=u_eth_dut.u_mac_txfifo.mem[27][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040 Q=u_eth_dut.u_mac_rxfifo.mem[25][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912 Q=u_eth_dut.u_mac_rxfifo.mem[7][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413 Q=u_eth_dut.u_mac_txfifo.mem[21][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942 Q=u_eth_dut.u_mac_rxfifo.mem[11][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467 Q=u_eth_dut.u_mac_txfifo.mem[29][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078 Q=u_eth_dut.u_mac_rxfifo.mem[31][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066 Q=u_eth_dut.u_mac_rxfifo.mem[29][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479 Q=u_eth_dut.u_mac_txfifo.mem[31][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956 Q=u_eth_dut.u_mac_rxfifo.mem[13][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900 Q=u_eth_dut.u_mac_rxfifo.mem[5][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968 Q=u_eth_dut.u_mac_rxfifo.mem[15][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$241375$li0_li0 E=$abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[0] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[1] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[2] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][2] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[3] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][3] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[4] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][4] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[5] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][5] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[6] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][6] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des1[7] E=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220 Q=u_8051_core.oc8051_indi_addr1.buff[4][7] R=$abc$221058$lo6
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986 Q=u_eth_dut.u_mac_rxfifo.mem[17][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024 Q=u_eth_dut.u_mac_rxfifo.mem[23][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866 Q=u_eth_dut.u_mac_rxfifo.mem[1][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012 Q=u_eth_dut.u_mac_rxfifo.mem[21][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313 Q=u_eth_dut.u_mac_txfifo.mem[7][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267 Q=u_eth_dut.u_mac_txfifo.mem[1][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425 Q=u_eth_dut.u_mac_txfifo.mem[23][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387 Q=u_eth_dut.u_mac_txfifo.mem[17][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369 Q=u_eth_dut.u_mac_txfifo.mem[15][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357 Q=u_eth_dut.u_mac_txfifo.mem[13][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343 Q=u_eth_dut.u_mac_txfifo.mem[11][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301 Q=u_eth_dut.u_mac_txfifo.mem[5][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441 Q=u_eth_dut.u_mac_txfifo.mem[25][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$241940$li0_li0 E=$abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923 Q=u_uart_core.u_rxfsm.cnt[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$241940$li1_li1 E=$abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923 Q=u_uart_core.u_rxfsm.cnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$241940$li2_li2 E=$abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923 Q=u_uart_core.u_rxfsm.cnt[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$241963$li0_li0 E=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978 Q=u_spi_core.u_spi_ctrl.byte_cnt[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$241963$li1_li1 E=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978 Q=u_spi_core.u_spi_ctrl.byte_cnt[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$241963$li2_li2 E=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978 Q=u_spi_core.u_spi_ctrl.byte_cnt[2] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_taddr_master[12] E=$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856 Q=u_wb_crossbar.master_mx_id[3][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_taddr_master[13] E=$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856 Q=u_wb_crossbar.master_mx_id[3][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_crossbar.wbd_taddr_master[14] E=$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856 Q=u_wb_crossbar.master_mx_id[3][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$242012$li0_li0 E=$abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782 Q=u_wb_gmac_rx.wbo_cyc R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$242033$li0_li0 E=$abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602 Q=u_uart_core.u_rxfifo.mem[3][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[3][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618 Q=u_uart_core.u_rxfifo.mem[5][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630 Q=u_uart_core.u_rxfifo.mem[7][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672 Q=u_uart_core.u_rxfifo.mem[13][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646 Q=u_uart_core.u_rxfifo.mem[9][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584 Q=u_uart_core.u_rxfifo.mem[1][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658 Q=u_uart_core.u_rxfifo.mem[11][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$242335$li0_li0 E=$abc$222404$auto$opt_dff.cc:220:make_patterns_logic$21865 Q=u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[7][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$242459$li0_li0 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in[0] R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$242459$li1_li1 E=$true Q=u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in[1] R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[5][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$242514$li0_li0 E=$true Q=$abc$206330$lo000 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[0] E=$true Q=$abc$206330$lo001 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[1] E=$true Q=$abc$206330$lo002 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[2] E=$true Q=$abc$206330$lo003 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[3] E=$true Q=$abc$206330$lo004 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[4] E=$true Q=$abc$206330$lo005 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[5] E=$true Q=$abc$206330$lo006 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[6] E=$true Q=$abc$206330$lo007 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[7] E=$true Q=$abc$206330$lo008 R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[13][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[1][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[11][7] R=$true
.subckt LUT3 A[0]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[3] A[1]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[4] A[2]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[5] Y=$abc$393652$new_new_n4834__
.param INIT_VALUE 10010110
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[2] A[1]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[0] A[2]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[1] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[4]=$abc$393652$new_new_n4834__ A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[3] Y=$abc$393652$new_new_n4835__
.param INIT_VALUE 0101010001010101110000010011110011000010001111001010100010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[2]=$abc$393652$new_new_n4835__ A[3]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[0] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[1] Y=$abc$393652$new_new_n4836__
.param INIT_VALUE 1111111111011110101111011111111111111111001111110111111011111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[0] A[3]=$abc$393652$new_new_n4834__ A[4]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[1] A[5]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[2] Y=$abc$393652$new_new_n4837__
.param INIT_VALUE 1010100011101111111011111010100011101111101010001010100011101111
.subckt LUT6 A[0]=$abc$393652$new_new_n4837__ A[1]=$abc$393652$new_new_n4834__ A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[4]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[2] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[4] Y=$abc$393652$new_new_n4838__
.param INIT_VALUE 0000110101001111010011001100110111110010101100001011001100110010
.subckt LUT4 A[0]=$abc$393652$new_new_n4836__ A[1]=$abc$393652$new_new_n4838__ A[2]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[4] A[3]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[5] Y=$abc$393652$new_new_n4839__
.param INIT_VALUE 0001010001000001
.subckt LUT5 A[0]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[4] A[1]=u_eth_dut.u_mac_txfifo.sync_rd_ptr_1[5] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[3]=$abc$393652$new_new_n4838__ A[4]=u_eth_dut.u_mac_txfifo.grey_wr_ptr[5] Y=$abc$393652$new_new_n4840__
.param INIT_VALUE 10101010110000110101010100111100
.subckt LUT3 A[0]=$abc$393652$new_new_n4840__ A[1]=$abc$393652$new_new_n4839__ A[2]=u_eth_dut.u_mac_txfifo.full_q Y=$abc$393652$new_new_n4841__
.param INIT_VALUE 00000111
.subckt LUT3 A[0]=u_wb_gmac_tx.state[1] A[1]=u_wb_gmac_tx.state[3] A[2]=u_wb_gmac_tx.state[5] Y=$abc$393652$new_new_n4842__
.param INIT_VALUE 00000001
.subckt LUT3 A[0]=u_wb_gmac_tx.state[6] A[1]=$abc$393652$new_new_n4841__ A[2]=$abc$393652$new_new_n4842__ Y=$abc$204592$auto$rtlil.cc:2491:Mux$147663
.param INIT_VALUE 10101100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[2] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[3] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] A[4]=$abc$204592$auto$rtlil.cc:2574:NotGate$201598 Y=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492
.param INIT_VALUE 00000000000000001111111111111110
.subckt LUT2 A[0]=u_eth_dut.app_rx_desc_req A[1]=u_wb_gmac_rx.state[3] Y=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437
.param INIT_VALUE 1000
.subckt LUT3 A[0]=u_wb_gmac_rx.state[2] A[1]=u_wb_gmac_rx.state[6] A[2]=u_wb_gmac_rx.state[4] Y=$abc$393652$new_new_n4846__
.param INIT_VALUE 00000001
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4847__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4848__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4849__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4850__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n4850__ A[1]=$abc$393652$new_new_n4849__ A[2]=$abc$393652$new_new_n4848__ A[3]=$abc$393652$new_new_n4847__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n4851__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4852__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4853__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4854__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][8] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][8] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][8] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][8] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n4855__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n4855__ A[1]=$abc$393652$new_new_n4854__ A[2]=$abc$393652$new_new_n4853__ A[3]=$abc$393652$new_new_n4852__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n4856__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n4856__ A[1]=$abc$393652$new_new_n4851__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=$abc$393652$new_new_n4857__
.param INIT_VALUE 00110101
.subckt LUT3 A[0]=u_wb_gmac_rx.state[1] A[1]=$abc$393652$new_new_n4846__ A[2]=$abc$393652$new_new_n4857__ Y=$abc$204592$auto$rtlil.cc:2491:Mux$147609
.param INIT_VALUE 10110000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[23] A[1]=$iopadmap$ext_reg_wdata[23] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[22] A[1]=$iopadmap$ext_reg_wdata[22] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[7] A[1]=$iopadmap$ext_reg_wdata[7] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[6] A[1]=$iopadmap$ext_reg_wdata[6] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[2] A[1]=$iopadmap$ext_reg_wdata[2] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[3][1] A[4]=u_wb_crossbar.slave_mx_id[3][0] A[5]=u_wb_crossbar.slave_busy[3] Y=u_uart_core.u_cfg.u_intr_bit2.cpu_ack
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT2 A[0]=u_wb_gmac_rx.wbo_addr[3] A[1]=u_wb_gmac_rx.wbo_addr[2] Y=$abc$393652$new_new_n4864__
.param INIT_VALUE 0001
.subckt LUT6 A[0]=$iopadmap$ext_reg_addr[4] A[1]=$iopadmap$ext_reg_addr[5] A[2]=$iopadmap$ext_reg_addr[3] A[3]=$abc$393652$new_new_n4864__ A[4]=u_wb_gmac_rx.wbo_addr[1] A[5]=u_wb_crossbar.slave_mx_id[3][1] Y=$abc$393652$new_new_n4865__
.param INIT_VALUE 1111111011111110111111101111111011111111111111110000000011111111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[3] A[1]=u_8051_core.oc8051_memory_interface1.dadr_ot[5] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[4] A[3]=$abc$393652$new_new_n4865__ A[4]=u_wb_crossbar.slave_mx_id[3][0] Y=$abc$393652$new_new_n4866__
.param INIT_VALUE 11111110111111101111111100000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_addr[0] A[1]=$iopadmap$ext_reg_addr[2] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[2] A[3]=u_wb_crossbar.slave_mx_id[3][1] A[4]=u_wb_crossbar.slave_mx_id[3][0] A[5]=u_wb_crossbar.slave_busy[3] Y=$abc$393652$new_new_n4867__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4866__ A[1]=$abc$393652$new_new_n4867__ Y=$abc$393652$new_new_n4868__
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[1]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n4869__
.param INIT_VALUE 0001
.subckt LUT5 A[0]=u_wb_gmac_rx.wbo_we A[1]=u_wb_gmac_rx.wbo_be[0] A[2]=$iopadmap$ext_reg_be[0] A[3]=$iopadmap$ext_reg_wr A[4]=u_wb_crossbar.slave_mx_id[3][1] Y=$abc$393652$new_new_n4870__
.param INIT_VALUE 00001111111111110111011101110111
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=$iopadmap$ext_reg_cs A[2]=u_wb_gmac_tx.wbo_cyc A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_wb_crossbar.slave_mx_id[3][0] A[5]=u_wb_crossbar.slave_mx_id[3][1] Y=$abc$393652$new_new_n4871__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.dwe_o A[1]=$abc$393652$new_new_n4869__ A[2]=u_wb_crossbar.slave_mx_id[3][1] A[3]=$abc$393652$new_new_n4870__ A[4]=$abc$393652$new_new_n4871__ A[5]=u_wb_crossbar.slave_mx_id[3][0] Y=$abc$393652$new_new_n4872__
.param INIT_VALUE 0000000000000000100000001000000000000000000000000000000011111111
.subckt LUT2 A[0]=$abc$393652$new_new_n4868__ A[1]=$abc$393652$new_new_n4872__ Y=$abc$393652$new_new_n4873__
.param INIT_VALUE 1000
.subckt LUT3 A[0]=u_uart_core.u_cfg.u_intr_bit2.cpu_ack A[1]=$abc$393652$new_new_n4873__ A[2]=$abc$204592$lo65 Y=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20954
.param INIT_VALUE 10001111
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[1] A[1]=$iopadmap$ext_reg_wdata[1] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[3][1] A[4]=u_wb_crossbar.slave_mx_id[3][0] A[5]=u_wb_crossbar.slave_busy[3] Y=u_uart_core.u_cfg.u_intr_bit1.cpu_ack
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=u_uart_core.u_cfg.u_intr_bit1.cpu_ack A[1]=$abc$393652$new_new_n4873__ A[2]=$abc$204592$lo51 Y=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20957
.param INIT_VALUE 10001111
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[0] A[1]=$iopadmap$ext_reg_wdata[0] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[3][1] A[4]=u_wb_crossbar.slave_mx_id[3][0] A[5]=u_wb_crossbar.slave_busy[3] Y=u_uart_core.u_cfg.u_intr_bit0.cpu_ack
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=u_uart_core.u_cfg.u_intr_bit0.cpu_ack A[1]=$abc$393652$new_new_n4873__ A[2]=$abc$204592$lo48 Y=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20960
.param INIT_VALUE 10001111
.subckt LUT3 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[0] A[1]=u_spi_core.u_spi_ctrl.sck_cnt[2] A[2]=u_spi_core.u_spi_ctrl.sck_cnt[1] Y=$abc$393652$new_new_n4879__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[5] A[1]=u_spi_core.u_spi_ctrl.sck_cnt[4] A[2]=u_spi_core.u_spi_ctrl.sck_cnt[3] A[3]=u_spi_core.u_spi_ctrl.sck_ne A[4]=$abc$393652$new_new_n4879__ A[5]=u_spi_core.u_spi_ctrl.spiif_cs[2] Y=$abc$204592$auto$rtlil.cc:2491:Mux$147125
.param INIT_VALUE 1111111011111111111111111111111100000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=u_wb_gmac_rx.mem_rd Y=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415
.param INIT_VALUE 1000
.subckt LUT2 A[0]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[1]=u_eth_dut.u_eth_parser.pkt_done Y=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21791
.param INIT_VALUE 1110
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=u_uart_core.u_rxfifo.full_q A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n4899__
.param INIT_VALUE 0100
.subckt LUT3 A[0]=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 A[1]=$abc$393652$new_new_n4899__ A[2]=$abc$210450$auto$rtlil.cc:2384:Not$20909 Y=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910
.param INIT_VALUE 01000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[3] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[5] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[4] Y=$abc$393652$new_new_n4901__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[2] A[1]=$abc$393652$new_new_n4901__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[10] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[9] Y=$abc$393652$new_new_n4902__
.param INIT_VALUE 0000000000000111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[6] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[11] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[12] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[13] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[14] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[15] Y=$abc$393652$new_new_n4903__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[7] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[8] A[2]=$abc$393652$new_new_n4902__ A[3]=$abc$393652$new_new_n4903__ Y=$abc$393652$new_new_n4904__
.param INIT_VALUE 0001000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[1] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[0] A[2]=$abc$393652$new_new_n4901__ A[3]=$abc$393652$new_new_n4904__ A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out Y=$abc$393652$new_new_n4905__
.param INIT_VALUE 01111111000000000000000000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] Y=$abc$393652$new_new_n4906__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=$abc$393652$new_new_n4905__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out A[2]=$abc$210796$auto$rtlil.cc:2574:NotGate$201300 A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg A[4]=$abc$393652$new_new_n4906__ Y=$abc$393652$new_new_n4907__
.param INIT_VALUE 01000100000011110000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n4904__ A[1]=$abc$393652$new_new_n4901__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[1] Y=$abc$393652$new_new_n4908__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=$abc$393652$new_new_n4907__ A[2]=$abc$393652$new_new_n4908__ Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs
.param INIT_VALUE 11110100
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out A[1]=$abc$393652$new_new_n4905__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg Y=$abc$393652$new_new_n4910__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$abc$393652$new_new_n4910__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fcs_dn_reg A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[1] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld
.param INIT_VALUE 0000000000000000111111110000000010000000100000001000000010000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[2] A[1]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] Y=$abc$393652$new_new_n4912__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[3] A[1]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[4] A[2]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[5] A[3]=$abc$393652$new_new_n4912__ A[4]=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[5] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=$abc$393652$new_new_n4913__
.param INIT_VALUE 1110111011001111101110111111001101011111001111111111010111111100
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[2] A[1]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[1] A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] A[4]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] Y=$abc$393652$new_new_n4914__
.param INIT_VALUE 1010101011000011001111001010101000111100101010101010101011000011
.subckt LUT4 A[0]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[2] A[1]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[3] A[2]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[4] A[3]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[5] Y=$abc$393652$new_new_n4915__
.param INIT_VALUE 1001011001101001
.subckt LUT5 A[0]=$abc$393652$new_new_n4914__ A[1]=$abc$393652$new_new_n4915__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[4]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[2] Y=$abc$393652$new_new_n4916__
.param INIT_VALUE 11111110101111111101111111110111
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[0] A[2]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[1] A[3]=$abc$393652$new_new_n4915__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] Y=$abc$393652$new_new_n4917__
.param INIT_VALUE 1111110111111110111111111011011100010000110111111000010011111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[1]=$abc$393652$new_new_n4915__ A[2]=u_eth_dut.u_mac_rxfifo.sync_wr_ptr_1[2] A[3]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] A[4]=$abc$393652$new_new_n4917__ A[5]=u_wb_gmac_rx.mem_rd Y=$abc$393652$new_new_n4918__
.param INIT_VALUE 0100000000000100000010111011000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n4916__ A[1]=$abc$393652$new_new_n4918__ A[2]=$abc$393652$new_new_n4913__ A[3]=u_wb_gmac_rx.mem_rd A[4]=$abc$216236$lo0 Y=$abc$216236$auto$opt_dff.cc:220:make_patterns_logic$21216
.param INIT_VALUE 00001100000011000000110011111110
.subckt LUT3 A[0]=u_wb_gmac_tx.mem_addr[2] A[1]=u_wb_gmac_tx.desc_ptr[0] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li00_li00
.param INIT_VALUE 10101100
.subckt LUT3 A[0]=u_wb_gmac_tx.desc_ptr[1] A[1]=u_wb_gmac_tx.mem_addr[3] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li01_li01
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_wb_gmac_tx.desc_ptr[2] A[1]=u_wb_gmac_tx.mem_addr[4] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li02_li02
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_wb_gmac_tx.desc_ptr[3] A[1]=u_wb_gmac_tx.mem_addr[5] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li03_li03
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[6] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li04_li04
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[7] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li05_li05
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[2] A[1]=u_wb_gmac_rx.desc_ptr[0] A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li00_li00
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[3] A[1]=u_wb_gmac_rx.desc_ptr[1] A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li01_li01
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[4] A[1]=u_wb_gmac_rx.desc_ptr[2] A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li02_li02
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] A[1]=u_wb_gmac_rx.desc_ptr[3] A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li03_li03
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li04_li04
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li05_li05
.param INIT_VALUE 11001010
.subckt LUT4 A[0]=$iopadmap$wb_xram_ack A[1]=$iopadmap$wb_xrom_ack A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$393652$new_new_n4932__
.param INIT_VALUE 1010110000000000
.subckt LUT5 A[0]=u_wb_gmac_tx.state[2] A[1]=$abc$393652$new_new_n4842__ A[2]=$abc$204592$auto$rtlil.cc:2574:NotGate$201598 A[3]=$abc$393652$new_new_n4932__ A[4]=u_wb_gmac_tx.state[6] Y=$abc$217443$auto$opt_dff.cc:220:make_patterns_logic$20700
.param INIT_VALUE 11111111000000001011111110111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[2] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[3] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[4] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_wb_gmac_tx.mem_wr A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[3] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[2] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_wb_gmac_tx.mem_wr A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.sp_w[0] A[1]=$abc$202179$lo139 Y=u_8051_core.oc8051_memory_interface1.sp_w[1]
.param INIT_VALUE 0110
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op3_r[1] A[1]=u_8051_core.oc8051_alu_src_sel1.op2_r[1] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[1] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4951__
.param INIT_VALUE 1111111111111111010101011111111100001111000000000011001111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ri_r[1] A[1]=u_8051_core.oc8051_memory_interface1.rn_r[1] A[2]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$abc$393652$new_new_n4951__ Y=$auto$alumacc.cc:485:replace_alu$22651.BB[1]
.param INIT_VALUE 00110011111100110011001100000101
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.sp_w[0] A[1]=$abc$202179$lo139 A[2]=$abc$202179$lo140 Y=u_8051_core.oc8051_memory_interface1.sp_w[2]
.param INIT_VALUE 00011110
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op3_r[2] A[1]=u_8051_core.oc8051_alu_src_sel1.op2_r[2] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[2] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4954__
.param INIT_VALUE 1111111111111111010101011111111100001111000000000011001111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ri_r[2] A[1]=u_8051_core.oc8051_memory_interface1.rn_r[2] A[2]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$abc$393652$new_new_n4954__ Y=$auto$alumacc.cc:485:replace_alu$22651.BB[2]
.param INIT_VALUE 00110011111100110011001100000101
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op3_r[0] A[1]=u_8051_core.oc8051_alu_src_sel1.op2_r[0] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[0] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4956__
.param INIT_VALUE 1111111111111111010101011111111100001111000000000011001111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ri_r[0] A[1]=u_8051_core.oc8051_memory_interface1.rn_r[0] A[2]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$abc$393652$new_new_n4956__ Y=$auto$alumacc.cc:485:replace_alu$22651.BB[0]
.param INIT_VALUE 00110011111100110011001100000101
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] Y=$abc$393652$new_new_n4958__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.sp_w[0] A[1]=$abc$202179$lo139 A[2]=$abc$202179$lo140 A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] A[5]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[5] Y=u_8051_core.oc8051_memory_interface1.sp_w[5]
.param INIT_VALUE 1111111011111111111111111111111100000001000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[5] A[1]=u_8051_core.oc8051_alu_src_sel1.op3_r[5] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[5] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4960__
.param INIT_VALUE 1111111111001100000000000000000011110000101010101111111100000000
.subckt LUT4 A[0]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[1]=u_8051_core.oc8051_memory_interface1.ri_r[5] A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n4960__ Y=$abc$393652$new_new_n4961__
.param INIT_VALUE 0000111000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.sp_w[0] A[1]=$abc$202179$lo139 A[2]=$abc$202179$lo140 A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] Y=u_8051_core.oc8051_memory_interface1.sp_w[4]
.param INIT_VALUE 11111110111111110000000100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[4] A[1]=u_8051_core.oc8051_alu_src_sel1.op3_r[4] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[4] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4963__
.param INIT_VALUE 1111111111001100000000000000000011110000101010101111111100000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ri_r[4] A[1]=u_8051_core.oc8051_memory_interface1.rn_r[4] A[2]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$abc$393652$new_new_n4963__ Y=$abc$393652$new_new_n4964__
.param INIT_VALUE 11001100111110101100110000001100
.subckt LUT2 A[0]=$abc$393652$new_new_n4961__ A[1]=$abc$393652$new_new_n4964__ Y=$abc$393652$new_new_n4965__
.param INIT_VALUE 0100
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.sp_w[0] A[1]=$abc$202179$lo139 A[2]=$abc$202179$lo140 A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] Y=u_8051_core.oc8051_memory_interface1.sp_w[3]
.param INIT_VALUE 1111111000000001
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op3_r[3] A[1]=u_8051_core.oc8051_alu_src_sel1.op2_r[3] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[3] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4967__
.param INIT_VALUE 1111111111111111010101011111111100001111000000000011001111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ri_r[3] A[1]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[2]=u_8051_core.oc8051_memory_interface1.rn_r[3] A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$abc$393652$new_new_n4967__ Y=$abc$393652$new_new_n4968__
.param INIT_VALUE 11110000001100001111000011101110
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.sp_w[0] A[1]=$abc$202179$lo139 A[2]=$abc$202179$lo140 A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[5] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] Y=$abc$393652$new_new_n4969__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n4969__ A[1]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[6] Y=u_8051_core.oc8051_memory_interface1.sp_w[6]
.param INIT_VALUE 01111000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[6] A[1]=u_8051_core.oc8051_alu_src_sel1.op3_r[6] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[6] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4971__
.param INIT_VALUE 1111111111001100000000000000000011110000101010101111111100000000
.subckt LUT4 A[0]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[1]=u_8051_core.oc8051_memory_interface1.ri_r[6] A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n4971__ Y=$abc$393652$new_new_n4972__
.param INIT_VALUE 0000111000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4969__ A[1]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[7] Y=u_8051_core.oc8051_memory_interface1.sp_w[7]
.param INIT_VALUE 0111111110000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[7] A[1]=u_8051_core.oc8051_alu_src_sel1.op3_r[7] A[2]=u_8051_core.oc8051_memory_interface1.sp_w[7] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[4]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[5]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] Y=$abc$393652$new_new_n4974__
.param INIT_VALUE 1111111111001100000000000000000011110000101010101111111100000000
.subckt LUT4 A[0]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[1]=u_8051_core.oc8051_memory_interface1.ri_r[7] A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n4974__ Y=u_8051_core.oc8051_indi_addr1.wr_addr[7]
.param INIT_VALUE 0000111000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[1]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=u_8051_core.oc8051_decoder1.wr Y=$abc$393652$new_new_n4976__
.param INIT_VALUE 0000110100000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n4972__ A[2]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[3]=$abc$393652$new_new_n4976__ Y=$abc$393652$new_new_n4977__
.param INIT_VALUE 0100000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4958__ A[2]=$abc$393652$new_new_n4965__ A[3]=$abc$393652$new_new_n4977__ Y=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968
.param INIT_VALUE 1110000000000000
.subckt LUT3 A[0]=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 A[1]=u_8051_core.oc8051_decoder1.psw_set[0] A[2]=u_8051_core.oc8051_decoder1.psw_set[1] Y=$abc$219090$auto$opt_dff.cc:195:make_patterns_logic$21974
.param INIT_VALUE 11101011
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] Y=$abc$393652$new_new_n4980__
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_alu1.srcAc A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n4980__ Y=$abc$393652$new_new_n4981__
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=$abc$393652$new_new_n4977__ A[1]=$abc$393652$new_new_n4965__ A[2]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$393652$new_new_n4982__
.param INIT_VALUE 10000000
.subckt LUT2 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 Y=$abc$393652$new_new_n4983__
.param INIT_VALUE 0100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desAc A[1]=$abc$393652$new_new_n4981__ A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n4982__ A[4]=$abc$393652$new_new_n4983__ Y=$abc$219090$li0_li0
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT2 A[0]=$abc$393652$techmap391608\turbo8051:u_eth_dut.m_g_dpath_ctrl.bStartFlag_156483.q A[1]=u_wb_gmac_rx.mem_rd Y=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.bcnt[10] A[1]=u_eth_dut.u_eth_parser.bcnt[11] A[2]=u_eth_dut.u_eth_parser.bcnt[8] A[3]=u_eth_dut.u_eth_parser.bcnt[9] A[4]=u_eth_dut.u_eth_parser.bcnt[6] A[5]=u_eth_dut.u_eth_parser.bcnt[7] Y=$abc$393652$new_new_n4986__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT4 A[0]=u_eth_dut.u_eth_parser.bcnt[3] A[1]=u_eth_dut.u_eth_parser.bcnt[5] A[2]=u_eth_dut.u_eth_parser.bcnt[4] A[3]=u_eth_dut.u_eth_parser.bcnt[0] Y=$abc$393652$new_new_n4987__
.param INIT_VALUE 0001000000000000
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.bcnt[1] A[1]=u_eth_dut.u_eth_parser.bcnt[2] A[2]=$abc$393652$new_new_n4987__ A[3]=$abc$393652$new_new_n4986__ A[4]=$abc$393652$new_new_n4857__ A[5]=u_wb_gmac_rx.mem_rd Y=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21731
.param INIT_VALUE 1111111111111111100000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=u_wb_gmac_tx.state[6] A[1]=$abc$393652$new_new_n4932__ A[2]=$abc$204592$auto$rtlil.cc:2491:Mux$147663 Y=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684
.param INIT_VALUE 11010000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[0]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[1] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[1]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[2] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[2]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[5] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[5]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[3]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[4] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[4]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[6] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[6]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[7] Y=$abc$218193$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y[7]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_uart_core.u_rxfsm.rxstate[1] A[1]=u_uart_core.u_rxfsm.rxstate[5] Y=$abc$220015$li0_li0
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_uart_core.u_rxfsm.cnt[0] A[1]=u_uart_core.u_rxfsm.cnt[1] A[2]=u_uart_core.u_rxfsm.cnt[2] Y=$abc$393652$new_new_n4999__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_uart_core.u_rxfsm.offset[2] A[1]=u_uart_core.u_rxfsm.rxpos[2] A[2]=u_uart_core.u_rxfsm.offset[1] A[3]=u_uart_core.u_rxfsm.rxpos[1] A[4]=u_uart_core.u_rxfsm.offset[0] A[5]=u_uart_core.u_rxfsm.rxpos[0] Y=$abc$393652$new_new_n5000__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT3 A[0]=u_uart_core.u_rxfsm.offset[3] A[1]=u_uart_core.u_rxfsm.rxpos[3] A[2]=$abc$393652$new_new_n5000__ Y=$abc$393652$new_new_n5001__
.param INIT_VALUE 10010000
.subckt LUT4 A[0]=$abc$393652$new_new_n5001__ A[1]=$abc$393652$new_new_n4999__ A[2]=$abc$220015$li0_li0 A[3]=u_uart_core.u_rxfsm.rxstate[2] Y=$abc$220015$auto$opt_dff.cc:220:make_patterns_logic$20932
.param INIT_VALUE 1000100000001111
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[3] A[2]=u_uart_core.u_rxfifo.wr_ptr[0] A[3]=u_uart_core.u_rxfifo.wr_ptr[1] A[4]=u_uart_core.u_rxfsm.fifo_wr Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[3] A[2]=u_uart_core.u_rxfifo.wr_ptr[0] A[3]=u_uart_core.u_rxfsm.fifo_wr A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[3] A[1]=u_uart_core.u_rxfifo.wr_ptr[0] A[2]=u_uart_core.u_rxfifo.wr_ptr[1] A[3]=u_uart_core.u_rxfifo.wr_ptr[2] A[4]=u_uart_core.u_rxfsm.fifo_wr Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[3] A[1]=u_uart_core.u_rxfifo.wr_ptr[0] A[2]=u_uart_core.u_rxfsm.fifo_wr A[3]=u_uart_core.u_rxfifo.wr_ptr[2] A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[0] A[2]=u_uart_core.u_rxfifo.wr_ptr[1] A[3]=u_uart_core.u_rxfsm.fifo_wr A[4]=u_uart_core.u_rxfifo.wr_ptr[3] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[0] A[2]=u_uart_core.u_rxfifo.wr_ptr[3] A[3]=u_uart_core.u_rxfsm.fifo_wr A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[0] A[1]=u_uart_core.u_rxfifo.wr_ptr[1] A[2]=u_uart_core.u_rxfifo.wr_ptr[3] A[3]=u_uart_core.u_rxfsm.fifo_wr A[4]=u_uart_core.u_rxfifo.wr_ptr[2] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[0] A[1]=u_uart_core.u_rxfifo.wr_ptr[2] A[2]=u_uart_core.u_rxfifo.wr_ptr[3] A[3]=u_uart_core.u_rxfsm.fifo_wr A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfsm.fifo_wr A[1]=u_uart_core.u_rxfifo.wr_ptr[2] A[2]=u_uart_core.u_rxfifo.wr_ptr[3] A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT2 A[0]=u_wb_gmac_rx.mem_rd A[1]=u_wb_gmac_rx.state[2] Y=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[0] A[1]=$abc$393652$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.q Y=$abc$220622$li0_li0
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[0] A[1]=u_spi_core.u_spi_ctrl.sck_cnt[1] A[2]=$abc$393652$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.q Y=$abc$220622$li1_li1
.param INIT_VALUE 01100000
.subckt LUT4 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[0] A[1]=u_spi_core.u_spi_ctrl.sck_cnt[1] A[2]=u_spi_core.u_spi_ctrl.sck_cnt[2] A[3]=$abc$393652$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.q Y=$abc$220622$li2_li2
.param INIT_VALUE 0111100000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n4879__ A[1]=u_spi_core.u_spi_ctrl.sck_cnt[3] A[2]=$abc$393652$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.q Y=$abc$220622$li3_li3
.param INIT_VALUE 01100000
.subckt LUT4 A[0]=$abc$393652$new_new_n4879__ A[1]=u_spi_core.u_spi_ctrl.sck_cnt[3] A[2]=u_spi_core.u_spi_ctrl.sck_cnt[4] A[3]=$abc$393652$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.q Y=$abc$220622$li4_li4
.param INIT_VALUE 0111100000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n4879__ A[1]=u_spi_core.u_spi_ctrl.sck_cnt[4] A[2]=u_spi_core.u_spi_ctrl.sck_cnt[3] A[3]=u_spi_core.u_spi_ctrl.sck_cnt[5] A[4]=$abc$393652$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.q Y=$abc$220622$li5_li5
.param INIT_VALUE 01111111100000000000000000000000
.subckt LUT3 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_intr_bit2.data_out A[2]=$abc$393652$new_new_n4868__ Y=u_uart_core.u_cfg.reg_out[2]
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_intr_bit1.data_out A[2]=$abc$393652$new_new_n4868__ Y=u_uart_core.u_cfg.reg_out[1]
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_intr_bit0.data_out A[2]=$abc$393652$new_new_n4868__ Y=u_uart_core.u_cfg.reg_out[0]
.param INIT_VALUE 11001010
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_addr[3] A[1]=$iopadmap$ext_reg_addr[5] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[5] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=$abc$393652$new_new_n5022__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[1]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] Y=$abc$393652$new_new_n5023__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_we A[1]=u_wb_gmac_rx.wbo_cyc A[2]=$iopadmap$ext_reg_cs A[3]=$iopadmap$ext_reg_wr A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_mx_id[4][1] Y=$abc$393652$new_new_n5024__
.param INIT_VALUE 0000000000000000000011111111111111111111111111110111011101110111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.dwe_o A[1]=u_8051_core.oc8051_memory_interface1.dmem_wait A[2]=u_wb_crossbar.slave_mx_id[4][0] A[3]=$abc$393652$new_new_n5024__ A[4]=u_wb_crossbar.slave_busy[4] Y=$abc$393652$new_new_n5025__
.param INIT_VALUE 00000000100011110000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_be[1] A[1]=u_wb_gmac_rx.wbo_be[1] A[2]=$abc$393652$new_new_n5023__ A[3]=u_wb_crossbar.slave_mx_id[4][0] A[4]=u_wb_crossbar.slave_mx_id[4][1] A[5]=$abc$393652$new_new_n5025__ Y=$abc$393652$new_new_n5026__
.param INIT_VALUE 1111000010101010111111001100110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_addr[2] A[1]=$iopadmap$ext_reg_addr[4] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[4] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=$abc$393652$new_new_n5027__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_addr[0] A[1]=$iopadmap$ext_reg_addr[2] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[2] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=$abc$393652$new_new_n5028__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_addr[1] A[1]=$iopadmap$ext_reg_addr[3] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[3] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=$abc$393652$new_new_n5029__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5026__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5031__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5032__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5033__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5034__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5034__ A[1]=$abc$393652$new_new_n5033__ A[2]=$abc$393652$new_new_n5032__ A[3]=$abc$393652$new_new_n5031__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5035__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5036__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5037__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5038__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][7] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][7] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][7] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][7] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5039__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5039__ A[1]=$abc$393652$new_new_n5038__ A[2]=$abc$393652$new_new_n5037__ A[3]=$abc$393652$new_new_n5036__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5040__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5040__ A[1]=$abc$393652$new_new_n5035__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[7]
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5042__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5043__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5044__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5045__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5045__ A[1]=$abc$393652$new_new_n5044__ A[2]=$abc$393652$new_new_n5043__ A[3]=$abc$393652$new_new_n5042__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5046__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5047__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5048__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5049__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][6] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][6] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][6] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][6] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5050__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5050__ A[1]=$abc$393652$new_new_n5049__ A[2]=$abc$393652$new_new_n5048__ A[3]=$abc$393652$new_new_n5047__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5051__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5051__ A[1]=$abc$393652$new_new_n5046__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[6]
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5053__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5054__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5055__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5056__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5056__ A[1]=$abc$393652$new_new_n5055__ A[2]=$abc$393652$new_new_n5054__ A[3]=$abc$393652$new_new_n5053__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5057__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5058__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5059__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5060__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][5] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][5] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][5] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][5] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5061__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5061__ A[1]=$abc$393652$new_new_n5060__ A[2]=$abc$393652$new_new_n5059__ A[3]=$abc$393652$new_new_n5058__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5062__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5062__ A[1]=$abc$393652$new_new_n5057__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[5]
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5064__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5065__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5066__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5067__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5067__ A[1]=$abc$393652$new_new_n5066__ A[2]=$abc$393652$new_new_n5065__ A[3]=$abc$393652$new_new_n5064__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5068__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5069__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5070__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5071__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][4] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][4] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][4] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][4] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5072__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5072__ A[1]=$abc$393652$new_new_n5071__ A[2]=$abc$393652$new_new_n5070__ A[3]=$abc$393652$new_new_n5069__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5073__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5073__ A[1]=$abc$393652$new_new_n5068__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[4]
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5075__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5076__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5077__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5078__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5078__ A[1]=$abc$393652$new_new_n5077__ A[2]=$abc$393652$new_new_n5076__ A[3]=$abc$393652$new_new_n5075__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5079__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5080__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5081__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5082__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][3] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][3] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][3] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5083__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5083__ A[1]=$abc$393652$new_new_n5082__ A[2]=$abc$393652$new_new_n5081__ A[3]=$abc$393652$new_new_n5080__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5084__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5084__ A[1]=$abc$393652$new_new_n5079__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[3]
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5086__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5087__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5088__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5089__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5089__ A[1]=$abc$393652$new_new_n5088__ A[2]=$abc$393652$new_new_n5087__ A[3]=$abc$393652$new_new_n5086__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5090__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5091__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5092__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5093__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][2] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][2] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][2] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][2] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5094__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5094__ A[1]=$abc$393652$new_new_n5093__ A[2]=$abc$393652$new_new_n5092__ A[3]=$abc$393652$new_new_n5091__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5095__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5095__ A[1]=$abc$393652$new_new_n5090__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[2]
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5097__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5098__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5099__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5100__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5100__ A[1]=$abc$393652$new_new_n5099__ A[2]=$abc$393652$new_new_n5098__ A[3]=$abc$393652$new_new_n5097__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5101__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5102__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5103__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5104__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][1] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][1] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][1] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][1] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5105__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5105__ A[1]=$abc$393652$new_new_n5104__ A[2]=$abc$393652$new_new_n5103__ A[3]=$abc$393652$new_new_n5102__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5106__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5106__ A[1]=$abc$393652$new_new_n5101__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[1]
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[20][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[22][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[21][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[23][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5108__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[28][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[30][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[29][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[31][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5109__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[24][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[26][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[25][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[27][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5110__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[16][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[18][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[17][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[19][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5111__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5111__ A[1]=$abc$393652$new_new_n5110__ A[2]=$abc$393652$new_new_n5109__ A[3]=$abc$393652$new_new_n5108__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5112__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[4][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[6][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[5][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[7][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5113__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[12][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[14][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[13][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[15][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5114__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[8][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[10][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[9][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[11][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5115__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.mem[0][0] A[1]=u_eth_dut.u_mac_rxfifo.mem[2][0] A[2]=u_eth_dut.u_mac_rxfifo.mem[1][0] A[3]=u_eth_dut.u_mac_rxfifo.mem[3][0] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n5116__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5116__ A[1]=$abc$393652$new_new_n5115__ A[2]=$abc$393652$new_new_n5114__ A[3]=$abc$393652$new_new_n5113__ A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$393652$new_new_n5117__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5117__ A[1]=$abc$393652$new_new_n5112__ A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=u_eth_dut.app_rxfifo_rdata_o[0]
.param INIT_VALUE 00110101
.subckt LUT5 A[0]=$abc$393652$new_new_n5027__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5022__ A[4]=$abc$393652$new_new_n5026__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[1]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n5120__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$iopadmap$ext_reg_addr[5] A[1]=$iopadmap$ext_reg_addr[4] A[2]=$abc$393652$new_new_n4864__ A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[4] A[4]=u_wb_crossbar.slave_mx_id[2][1] A[5]=u_wb_crossbar.slave_mx_id[2][0] Y=$abc$393652$new_new_n5121__
.param INIT_VALUE 1111111100000000111111110000000011101110111011100000111100001111
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_addr[1] A[1]=$iopadmap$ext_reg_addr[3] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[3] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$393652$new_new_n5122__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[5] A[1]=u_8051_core.oc8051_memory_interface1.dwe_o A[2]=u_wb_gmac_rx.wbo_we A[3]=$iopadmap$ext_reg_wr A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_mx_id[2][1] Y=$abc$393652$new_new_n5123__
.param INIT_VALUE 1011101110111011000000001111111111111111111111110000111100001111
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=u_wb_gmac_tx.wbo_cyc A[2]=u_8051_core.oc8051_memory_interface1.dmem_wait A[3]=$iopadmap$ext_reg_cs A[4]=u_wb_crossbar.slave_mx_id[2][1] A[5]=u_wb_crossbar.slave_mx_id[2][0] Y=$abc$393652$new_new_n5124__
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_addr[0] A[1]=$iopadmap$ext_reg_addr[2] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[2] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$393652$new_new_n5125__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5121__ A[1]=$abc$393652$new_new_n5122__ A[2]=$abc$393652$new_new_n5123__ A[3]=$abc$393652$new_new_n5124__ A[4]=$abc$393652$new_new_n5125__ Y=$abc$393652$new_new_n5126__
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[2] A[1]=$iopadmap$ext_reg_be[2] A[2]=$abc$393652$new_new_n5120__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=$abc$393652$new_new_n5126__ Y=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[0] A[1]=$iopadmap$ext_reg_be[0] A[2]=$abc$393652$new_new_n4869__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=$abc$393652$new_new_n5126__ Y=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[5] A[1]=$iopadmap$ext_reg_wdata[5] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[0] A[1]=$iopadmap$ext_reg_be[0] A[2]=$abc$393652$new_new_n4869__ A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=$abc$393652$new_new_n5025__ Y=$abc$393652$new_new_n5130__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5029__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5130__ Y=$abc$393652$new_new_n5131__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in A[1]=$abc$393652$new_new_n5131__ A[2]=u_eth_dut.u_mac_core.rx_sts_len_mismatch_o Y=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21545
.param INIT_VALUE 11111000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in A[1]=$abc$393652$new_new_n5131__ A[2]=u_eth_dut.u_mac_core.rx_sts_large_pkt_o Y=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21539
.param INIT_VALUE 11111000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in A[1]=$abc$393652$new_new_n5131__ A[2]=u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o Y=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21542
.param INIT_VALUE 11111000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[4] A[1]=$iopadmap$ext_reg_wdata[4] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in A[1]=$abc$393652$new_new_n5131__ A[2]=u_eth_dut.u_mac_core.rx_sts_crc_err_o Y=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21548
.param INIT_VALUE 11111000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[3] A[1]=$iopadmap$ext_reg_wdata[3] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in A[1]=$abc$393652$new_new_n5131__ A[2]=u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o Y=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21551
.param INIT_VALUE 11111000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[1] A[1]=$iopadmap$ext_reg_wdata[1] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in A[1]=$abc$393652$new_new_n5131__ A[2]=u_eth_dut.u_mac_core.rx_sts_frm_length_err_o Y=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21557
.param INIT_VALUE 11111000
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] Y=$abc$393652$new_new_n5141__
.param INIT_VALUE 01000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4961__ A[1]=$abc$393652$new_new_n4964__ Y=$abc$393652$new_new_n5142__
.param INIT_VALUE 0001
.subckt LUT3 A[0]=$abc$393652$new_new_n4972__ A[1]=$abc$393652$new_new_n5141__ A[2]=$abc$393652$new_new_n5142__ Y=$abc$393652$new_new_n5143__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n4968__ A[4]=$abc$393652$new_new_n5143__ A[5]=u_8051_core.oc8051_decoder1.wr Y=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n4968__ A[4]=$abc$393652$new_new_n4965__ A[5]=u_8051_core.oc8051_decoder1.wr Y=$abc$393652$new_new_n5145__
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n4972__ A[1]=$abc$393652$new_new_n5145__ A[2]=$abc$393652$new_new_n5141__ Y=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n4968__ A[4]=$abc$393652$new_new_n5143__ A[5]=u_8051_core.oc8051_decoder1.wr Y=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5130__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n4968__ A[4]=u_8051_core.oc8051_decoder1.wr Y=$abc$393652$new_new_n5149__
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4972__ A[1]=$abc$393652$new_new_n4965__ A[2]=$abc$393652$new_new_n5149__ A[3]=$abc$393652$new_new_n5141__ Y=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217
.param INIT_VALUE 0100000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[2] Y=$abc$393652$new_new_n5151__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[3] A[3]=$abc$393652$new_new_n5151__ Y=$abc$393652$new_new_n5152__
.param INIT_VALUE 0000000001111111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[5]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] Y=$abc$393652$new_new_n5153__
.param INIT_VALUE 0000000001111111011111110111111101111111011111110111111101111111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[5] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[5] A[4]=$abc$393652$new_new_n5152__ A[5]=$abc$393652$new_new_n5153__ Y=$abc$393652$new_new_n5154__
.param INIT_VALUE 0001111111111111000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0][0] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1][0] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_proc A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[7] A[5]=$abc$393652$new_new_n5154__ Y=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0]
.param INIT_VALUE 0000000000000000000000000000000001011111001111110000111100001111
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] Y=$abc$222152$li0_li0
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$222152$li1_li1
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] Y=$abc$222152$li2_li2
.param INIT_VALUE 0000011100001000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[5] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[6] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[7] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[8] A[5]=$auto$alumacc.cc:485:replace_alu$22636.Y[9] Y=$abc$393652$new_new_n5159__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[16] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[17] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[20] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[21] A[5]=$auto$alumacc.cc:485:replace_alu$22636.C[32] Y=$abc$393652$new_new_n5160__
.param INIT_VALUE 1111111111111111111111111111111001111111111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5160__ A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[10] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[11] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[12] A[5]=$auto$alumacc.cc:485:replace_alu$22636.Y[13] Y=$abc$393652$new_new_n5161__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT5 A[0]=$abc$393652$new_new_n5159__ A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[14] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[15] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[11] A[4]=$abc$393652$new_new_n5161__ Y=$abc$393652$new_new_n5162__
.param INIT_VALUE 01000000000000010000000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[19] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[22] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[23] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[24] A[5]=$auto$alumacc.cc:485:replace_alu$22636.Y[25] Y=$abc$393652$new_new_n5163__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n5163__ A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[26] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[27] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[28] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[29] A[5]=$auto$alumacc.cc:485:replace_alu$22636.Y[24] Y=$abc$393652$new_new_n5164__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT4 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[18] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[19] A[2]=$abc$393652$new_new_n5162__ A[3]=$abc$393652$new_new_n5164__ Y=$abc$393652$new_new_n5165__
.param INIT_VALUE 1001000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[3] A[5]=$abc$393652$new_new_n5165__ Y=$abc$393652$new_new_n5166__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_crossbar.slave_busy[0] A[1]=u_wb_gmac_rx.wbo_taddr[0] A[2]=u_wb_crossbar.slave_busy[1] A[3]=u_wb_crossbar.master_busy[0] A[4]=u_wb_gmac_rx.wbo_cyc A[5]=$abc$393652$new_new_n5166__ Y=$abc$393652$new_new_n5167__
.param INIT_VALUE 1111000011111101000000001111000011110000111100001111000011110000
.subckt LUT4 A[0]=u_wb_crossbar.slave_busy[0] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_gmac_rx.wbo_taddr[0] A[3]=u_wb_gmac_rx.wbo_cyc Y=$abc$393652$new_new_n5168__
.param INIT_VALUE 0011010100000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[3] A[5]=$abc$393652$new_new_n5165__ Y=$abc$393652$new_new_n5169__
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=$abc$393652$new_new_n5168__ A[2]=u_wb_crossbar.master_busy[0] A[3]=$abc$393652$new_new_n5169__ A[4]=u_wb_crossbar.slave_busy[0] Y=$abc$393652$new_new_n5170__
.param INIT_VALUE 01010000000000001111001111111111
.subckt LUT4 A[0]=$abc$393652$new_new_n5170__ A[1]=$abc$393652$new_new_n5167__ A[2]=u_wb_gmac_tx.wbo_be[3] A[3]=u_wb_gmac_tx.wbo_cyc Y=$abc$393652$new_new_n5171__
.param INIT_VALUE 0011101000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22645.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[16] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[17] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[21] A[4]=$auto$alumacc.cc:485:replace_alu$22645.C[32] A[5]=$auto$alumacc.cc:485:replace_alu$22645.Y[20] Y=$abc$393652$new_new_n5172__
.param INIT_VALUE 1111111111111111011111111111111100000000000000010000000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22645.Y[20] A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[24] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[25] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[28] A[4]=$auto$alumacc.cc:485:replace_alu$22645.Y[29] A[5]=$abc$393652$new_new_n5172__ Y=$abc$393652$new_new_n5173__
.param INIT_VALUE 1111111111111111111111111111111001111111111111111111111111111111
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22645.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[10] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[11] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[12] A[4]=$auto$alumacc.cc:485:replace_alu$22645.Y[13] Y=$abc$393652$new_new_n5174__
.param INIT_VALUE 01111111111111111111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n5174__ A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[13] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[14] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[15] A[4]=$auto$alumacc.cc:485:replace_alu$22645.Y[18] A[5]=$auto$alumacc.cc:485:replace_alu$22645.Y[19] Y=$abc$393652$new_new_n5175__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22645.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[5] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[6] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[7] A[4]=$auto$alumacc.cc:485:replace_alu$22645.Y[8] A[5]=$auto$alumacc.cc:485:replace_alu$22645.Y[9] Y=$abc$393652$new_new_n5176__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n5176__ A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[22] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[23] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[26] A[4]=$auto$alumacc.cc:485:replace_alu$22645.Y[27] A[5]=$auto$alumacc.cc:485:replace_alu$22645.Y[8] Y=$abc$393652$new_new_n5177__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT3 A[0]=$abc$393652$new_new_n5173__ A[1]=$abc$393652$new_new_n5175__ A[2]=$abc$393652$new_new_n5177__ Y=$abc$393652$new_new_n5178__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22645.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22645.Y[3] A[5]=$abc$393652$new_new_n5178__ Y=$abc$393652$new_new_n5179__
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5171__ A[1]=u_wb_gmac_tx.wbo_cyc A[2]=u_wb_crossbar.master_busy[1] A[3]=$abc$393652$new_new_n5179__ A[4]=$abc$393652$new_new_n5170__ Y=$abc$393652$new_new_n5180__
.param INIT_VALUE 00001010000000001100111111111111
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22645.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[2] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[3] A[4]=$abc$393652$new_new_n5178__ Y=$abc$393652$new_new_n5181__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5171__ A[1]=u_wb_crossbar.master_busy[1] A[2]=$abc$393652$new_new_n5181__ A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[1] A[4]=u_wb_gmac_tx.wbo_cyc A[5]=$abc$393652$new_new_n5167__ Y=$abc$393652$new_new_n5182__
.param INIT_VALUE 0000000000000000110000000000000011011111111111111111111111111111
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22645.Y[0] A[1]=$auto$alumacc.cc:485:replace_alu$22645.Y[4] A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[2] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[3] A[4]=$abc$393652$new_new_n5178__ Y=$abc$393652$new_new_n5183__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[0] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[3] A[5]=$abc$393652$new_new_n5165__ Y=$abc$393652$new_new_n5184__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=$abc$393652$new_new_n5168__ A[2]=u_wb_crossbar.master_busy[0] A[3]=$abc$393652$new_new_n5184__ A[4]=u_wb_crossbar.slave_busy[2] Y=$abc$393652$new_new_n5185__
.param INIT_VALUE 01010000000000001111001111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5171__ A[1]=u_wb_gmac_tx.wbo_cyc A[2]=u_wb_crossbar.master_busy[1] A[3]=$abc$393652$new_new_n5183__ A[4]=$auto$alumacc.cc:485:replace_alu$22645.Y[1] A[5]=$abc$393652$new_new_n5185__ Y=$abc$393652$new_new_n5186__
.param INIT_VALUE 0000101000000000000000000000000011001111111111111111111111111111
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[1] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[3] A[5]=$abc$393652$new_new_n5165__ Y=$abc$393652$new_new_n5187__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=$abc$393652$new_new_n5168__ A[2]=u_wb_crossbar.master_busy[0] A[3]=$abc$393652$new_new_n5187__ A[4]=u_wb_crossbar.slave_busy[3] Y=$abc$393652$new_new_n5188__
.param INIT_VALUE 01010000000000001111001111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5171__ A[1]=u_wb_gmac_tx.wbo_cyc A[2]=$auto$alumacc.cc:485:replace_alu$22645.Y[1] A[3]=u_wb_crossbar.master_busy[1] A[4]=$abc$393652$new_new_n5181__ A[5]=$abc$393652$new_new_n5188__ Y=$abc$393652$new_new_n5189__
.param INIT_VALUE 0000000000001010000000000000000011111100111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5189__ A[1]=$abc$393652$new_new_n5186__ A[2]=$abc$393652$new_new_n5182__ A[3]=$abc$393652$new_new_n5180__ A[4]=$iopadmap$ext_reg_tid[0] A[5]=$iopadmap$ext_reg_tid[1] Y=$abc$393652$new_new_n5190__
.param INIT_VALUE 0101010101010101001100110011001111110000111100000000000011111111
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22636.Y[0] A[1]=$auto$alumacc.cc:485:replace_alu$22636.Y[1] A[2]=$auto$alumacc.cc:485:replace_alu$22636.Y[4] A[3]=$auto$alumacc.cc:485:replace_alu$22636.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22636.Y[3] A[5]=$abc$393652$new_new_n5165__ Y=$abc$393652$new_new_n5191__
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=$abc$393652$new_new_n5168__ A[2]=u_wb_crossbar.master_busy[0] A[3]=$abc$393652$new_new_n5191__ A[4]=u_wb_crossbar.slave_busy[4] Y=$abc$393652$new_new_n5192__
.param INIT_VALUE 01010000000000001111001111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5171__ A[1]=u_wb_gmac_tx.wbo_cyc A[2]=u_wb_crossbar.master_busy[1] A[3]=$auto$alumacc.cc:485:replace_alu$22645.Y[1] A[4]=$abc$393652$new_new_n5183__ A[5]=$abc$393652$new_new_n5192__ Y=$abc$393652$new_new_n5193__
.param INIT_VALUE 0000000000001010000000000000000011111111110011111111111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5193__ A[1]=$abc$393652$new_new_n5190__ A[2]=u_wb_crossbar.master_busy[2] A[3]=$iopadmap$ext_reg_tid[2] A[4]=$iopadmap$ext_reg_cs Y=$abc$393652$new_new_n5194__
.param INIT_VALUE 00000101000011000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5194__ A[1]=$iopadmap$reset_out_n Y=$abc$222172$auto$opt_dff.cc:220:make_patterns_logic$20861
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[4] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[20] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[12] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[28] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$393652$new_new_n5196__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[4] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[28] A[3]=$abc$393652$new_new_n5196__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5197__
.param INIT_VALUE 0000111100001111111111110000000010111011101110111011101110111011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[0] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[16] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[8] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[24] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$393652$new_new_n5198__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[0] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[24] A[3]=$abc$393652$new_new_n5198__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5199__
.param INIT_VALUE 0000111100001111111111110000000010111011101110111011101110111011
.subckt LUT6 A[0]=$abc$393652$new_new_n5197__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in[0] A[2]=$abc$393652$new_new_n5199__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n5200__
.param INIT_VALUE 1111000011110000001100110011001111110000111100001111000010101010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[2] Y=$abc$393652$new_new_n5201__
.param INIT_VALUE 10000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[4] A[3]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[3] A[4]=$abc$393652$new_new_n5201__ Y=$abc$393652$new_new_n5202__
.param INIT_VALUE 00100001000011000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[6] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[7] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[2] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[5] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[3] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[1] Y=$abc$393652$new_new_n5203__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT3 A[0]=$abc$393652$new_new_n5202__ A[1]=$abc$393652$new_new_n5203__ A[2]=$abc$210796$lo27 Y=$abc$393652$new_new_n5204__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[2] A[1]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[3] A[2]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[4] A[3]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[5] Y=$abc$393652$new_new_n5205__
.param INIT_VALUE 1001011001101001
.subckt LUT6 A[0]=$abc$393652$new_new_n5205__ A[1]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[0] A[2]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[1] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[2] Y=$abc$393652$new_new_n5206__
.param INIT_VALUE 1111111011111011101111111110111111011111011111111111011111111101
.subckt LUT4 A[0]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[3] A[1]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[4] A[2]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[5] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n5207__
.param INIT_VALUE 1001011001101001
.subckt LUT6 A[0]=$abc$393652$new_new_n5205__ A[1]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[1] A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=$abc$393652$new_new_n5207__ Y=$abc$393652$new_new_n5208__
.param INIT_VALUE 1111111011101010101000100010000000000001000101010101110111011111
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[3] A[1]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[4] A[2]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[5] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[3] A[4]=u_eth_dut.u_mac_txfifo.grey_rd_ptr[5] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$393652$new_new_n5209__
.param INIT_VALUE 1110111011001111101110111111001101011111001111111111010111111100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[0] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[2] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[3] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[1] Y=$abc$393652$new_new_n5210__
.param INIT_VALUE 0000000000000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[4] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[5] A[2]=$abc$393652$new_new_n5210__ Y=$abc$393652$new_new_n5211__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[6] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[7] A[2]=$abc$393652$new_new_n5211__ A[3]=$iopadmap$phy_tx_en A[4]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[5] Y=$abc$393652$new_new_n5212__
.param INIT_VALUE 1110111111101111111011111110111111111111111111111111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5208__ A[1]=$abc$393652$new_new_n5206__ A[2]=$abc$393652$new_new_n5209__ A[3]=$abc$393652$new_new_n5212__ A[4]=$abc$210796$lo16 A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out Y=$abc$393652$new_new_n5213__
.param INIT_VALUE 0000000000000000000000001111100000000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[6] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[3] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[1] A[3]=$abc$210796$lo27 Y=$abc$393652$new_new_n5214__
.param INIT_VALUE 0000000100000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5202__ A[1]=$abc$393652$new_new_n5203__ A[2]=$abc$393652$new_new_n5213__ A[3]=$abc$393652$new_new_n5214__ Y=$abc$393652$new_new_n5215__
.param INIT_VALUE 1011101100001111
.subckt LUT2 A[0]=$abc$393652$new_new_n5204__ A[1]=$abc$393652$new_new_n5215__ Y=$abc$393652$new_new_n5216__
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$393652$new_new_n5200__ A[1]=$abc$393652$new_new_n5216__ Y=$abc$222236$li0_li0
.param INIT_VALUE 0111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[5] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[21] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[13] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[29] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$393652$new_new_n5218__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[5] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[29] A[3]=$abc$393652$new_new_n5218__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5219__
.param INIT_VALUE 0000111100001111000000001111111110111011101110111011101110111011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[1] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[17] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[9] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[25] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$393652$new_new_n5220__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[1] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[25] A[3]=$abc$393652$new_new_n5220__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5221__
.param INIT_VALUE 0000111100001111000000001111111110111011101110111011101110111011
.subckt LUT4 A[0]=$abc$393652$new_new_n5219__ A[1]=$abc$393652$new_new_n5221__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx Y=$abc$393652$new_new_n5222__
.param INIT_VALUE 1100110011001010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in[1] A[1]=$abc$393652$new_new_n5222__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5204__ A[5]=$abc$393652$new_new_n5215__ Y=$abc$222236$li1_li1
.param INIT_VALUE 0000111100000000001110100011001100000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5027__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5026__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[5] Y=u_8051_core.intr
.param INIT_VALUE 11111110
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[1] A[1]=$iopadmap$ext_reg_be[1] A[2]=$abc$393652$new_new_n5023__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=$abc$393652$new_new_n5126__ Y=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[2] A[1]=$iopadmap$ext_reg_be[2] A[2]=$abc$393652$new_new_n5120__ A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=$abc$393652$new_new_n5025__ Y=$abc$393652$new_new_n5227__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5227__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] A[4]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv Y=$abc$222558$auto$opt_dff.cc:195:make_patterns_logic$21343
.param INIT_VALUE 11001101111111001100110011001100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv Y=$abc$222558$li0_li0
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[1] Y=$abc$222558$li1_li1
.param INIT_VALUE 00010100
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5027__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5227__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5026__ A[4]=$abc$393652$new_new_n5027__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.sck_pe A[1]=u_spi_core.u_spi_ctrl.shift_in Y=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[7] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[31]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[6] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[30]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[5] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[29]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[4] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[28]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[3] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[27]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[2] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[26]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[1] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[25]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_if.si_reg[0] Y=$abc$220286$auto$rtlil.cc:2491:Mux$147135[24]
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[13] Y=$abc$393652$new_new_n5243__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] A[1]=$abc$393652$new_new_n5243__ Y=$abc$393652$new_new_n5244__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[4] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[2] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[3] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[5] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[1] Y=$abc$393652$new_new_n5245__
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000001
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[2] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[3] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[1] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[4] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[10] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[5] Y=$abc$393652$new_new_n5246__
.param INIT_VALUE 0000000000000000000000000111111100000000000000001111111111111111
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[11] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[12] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[13] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[14] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[15] Y=$abc$393652$new_new_n5247__
.param INIT_VALUE 00000000000000000000000000000001
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[6] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[7] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[8] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[9] A[4]=$abc$393652$new_new_n5246__ A[5]=$abc$393652$new_new_n5247__ Y=$abc$393652$new_new_n5248__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5245__ A[1]=$abc$393652$new_new_n5248__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n5249__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[15] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[3]=$abc$393652$new_new_n5244__ A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[5]=$abc$393652$new_new_n5249__ Y=$abc$393652$new_new_n5250__
.param INIT_VALUE 0000000000000000000000000000000011111110111111111111111111111111
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] Y=$abc$393652$new_new_n5251__
.param INIT_VALUE 1000
.subckt LUT3 A[0]=$abc$393652$new_new_n5251__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[2]=$abc$393652$new_new_n5243__ Y=$abc$393652$new_new_n5252__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=$abc$393652$new_new_n5251__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] Y=$abc$393652$new_new_n5253__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5253__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] Y=$abc$393652$new_new_n5254__
.param INIT_VALUE 1000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5254__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[13] Y=$abc$393652$new_new_n5255__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] A[3]=$abc$393652$new_new_n5252__ A[4]=$abc$393652$new_new_n5255__ A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] Y=$abc$393652$new_new_n5256__
.param INIT_VALUE 0000000000000000111111111111111111111110111111111111111011111111
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[3]=$abc$393652$new_new_n5256__ A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] Y=$abc$393652$new_new_n5257__
.param INIT_VALUE 00000000100000000000000001010111
.subckt LUT2 A[0]=$abc$393652$new_new_n5257__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out Y=$abc$393652$new_new_n5258__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5250__ A[5]=$abc$393652$new_new_n5258__ Y=$abc$393652$new_new_n5259__
.param INIT_VALUE 0000000000000000000000000000000011101111000000001110111111101111
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[3] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[0] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] Y=$abc$393652$new_new_n5260__
.param INIT_VALUE 0000000000000001
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[4] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[5] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[7] A[5]=$abc$393652$new_new_n5260__ Y=$abc$393652$new_new_n5261__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5261__ A[1]=$abc$393652$new_new_n5259__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$222815$auto$opt_dff.cc:195:make_patterns_logic$21227
.param INIT_VALUE 11111000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[0] Y=$abc$222815$li0_li0
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[1] Y=$abc$222815$li1_li1
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count[2] Y=$abc$222815$li2_li2
.param INIT_VALUE 0000011100001000
.subckt LUT2 A[0]=$abc$393652$new_new_n5216__ A[1]=$abc$393652$new_new_n5197__ Y=$abc$222902$li0_li0
.param INIT_VALUE 0111
.subckt LUT2 A[0]=$abc$393652$new_new_n5219__ A[1]=$abc$393652$new_new_n5216__ Y=$abc$222902$li1_li1
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[6] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[22] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[14] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[30] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$393652$new_new_n5268__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[6] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[30] A[3]=$abc$393652$new_new_n5268__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5269__
.param INIT_VALUE 0000111100001111000000001111111110111011101110111011101110111011
.subckt LUT2 A[0]=$abc$393652$new_new_n5216__ A[1]=$abc$393652$new_new_n5269__ Y=$abc$222902$li2_li2
.param INIT_VALUE 0111
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[7] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[15] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] Y=$abc$393652$new_new_n5271__
.param INIT_VALUE 1111110000001010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[23] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[31] A[5]=$abc$393652$new_new_n5271__ Y=$abc$393652$new_new_n5272__
.param INIT_VALUE 1111110000000000000000001111110011110111000001110000011111110111
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[7] A[2]=$abc$393652$new_new_n5272__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5273__
.param INIT_VALUE 1111000010111011
.subckt LUT3 A[0]=$abc$393652$new_new_n5273__ A[1]=$abc$393652$new_new_n5204__ A[2]=$abc$393652$new_new_n5215__ Y=$abc$222902$li3_li3
.param INIT_VALUE 11010000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.imem_wait A[1]=u_8051_core.oc8051_memory_interface1.istb_t A[2]=u_8051_core.oc8051_decoder1.mem_act[2] Y=$abc$222953$auto$opt_dff.cc:195:make_patterns_logic$22155
.param INIT_VALUE 11110100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325
.param INIT_VALUE 1011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[2] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[18] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[10] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[26] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$393652$new_new_n5277__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[2] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[26] A[3]=$abc$393652$new_new_n5277__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5278__
.param INIT_VALUE 0000111100001111000000001111111110111011101110111011101110111011
.subckt LUT5 A[0]=$abc$393652$new_new_n5269__ A[1]=$abc$393652$new_new_n5278__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx A[4]=$abc$393652$new_new_n5216__ Y=$abc$223014$li0_li0
.param INIT_VALUE 00110011001101011111111111111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[3] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[19] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[11] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[27] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] Y=$abc$393652$new_new_n5280__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg[3] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[27] A[3]=$abc$393652$new_new_n5280__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=$abc$393652$new_new_n5281__
.param INIT_VALUE 0000111100001111000000001111111110111011101110111011101110111011
.subckt LUT6 A[0]=$abc$393652$new_new_n5273__ A[1]=$abc$393652$new_new_n5204__ A[2]=$abc$393652$new_new_n5281__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[5]=$abc$393652$new_new_n5215__ Y=$abc$223014$li1_li1
.param INIT_VALUE 0000001100000011110011111101110100000000000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[0] A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[1] Y=$abc$223045$li1_li1
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][2] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][0] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][2] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][0] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] Y=$abc$393652$new_new_n5284__
.param INIT_VALUE 11110000111111111011101110111011
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][1] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][1] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.int_proc A[4]=u_8051_core.oc8051_memory_interface1.int_ack Y=$abc$393652$new_new_n5285__
.param INIT_VALUE 00110101000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4972__ A[1]=u_8051_core.oc8051_indi_addr1.wr_addr[7] Y=$abc$393652$new_new_n5286__
.param INIT_VALUE 0100
.subckt LUT5 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n5142__ A[2]=$abc$393652$new_new_n5286__ A[3]=$abc$393652$new_new_n4976__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$393652$new_new_n5287__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[2]=$abc$393652$new_new_n4968__ A[3]=u_8051_core.oc8051_decoder1.wr A[4]=$abc$393652$new_new_n4958__ Y=$abc$393652$new_new_n5288__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5286__ A[1]=$abc$393652$new_new_n5288__ A[2]=$abc$393652$new_new_n5142__ Y=$abc$393652$new_new_n5289__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5284__ A[1]=$abc$393652$new_new_n5285__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[0] A[3]=$abc$393652$new_new_n5287__ A[4]=$abc$393652$new_new_n5141__ A[5]=$abc$393652$new_new_n5289__ Y=$abc$223060$auto$opt_dff.cc:195:make_patterns_logic$22046
.param INIT_VALUE 1111111111111111111111111111111111111111010000000100000001000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5287__ A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n5141__ A[3]=u_8051_core.oc8051_alu1.des1[1] A[4]=$abc$393652$new_new_n5289__ Y=$abc$223060$li0_li0
.param INIT_VALUE 11111111100000001000000010000000
.subckt LUT4 A[0]=u_uart_core.u_txfsm.txstate[1] A[1]=u_uart_core.u_txfsm.txstate[3] A[2]=u_uart_core.u_txfsm.txstate[4] A[3]=u_uart_core.u_txfsm.txstate[2] Y=$abc$393652$new_new_n5292__
.param INIT_VALUE 0000000000000001
.subckt LUT4 A[0]=u_uart_core.u_rxfsm.offset[3] A[1]=u_uart_core.u_rxfsm.offset[2] A[2]=u_uart_core.u_rxfsm.offset[1] A[3]=u_uart_core.u_rxfsm.offset[0] Y=$abc$393652$new_new_n5293__
.param INIT_VALUE 0000000000000001
.subckt LUT5 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out A[1]=$abc$217869$flatten\u_uart_core.\u_txfsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3134_Y A[2]=$abc$393652$new_new_n5292__ A[3]=$abc$210450$auto$rtlil.cc:2574:NotGate$201874 A[4]=$abc$393652$new_new_n5293__ Y=$abc$223115$auto$opt_dff.cc:220:make_patterns_logic$20895
.param INIT_VALUE 00001111100010000000000000000000
.subckt LUT6 A[0]=u_uart_core.u_txfsm.txdata[4] A[1]=u_uart_core.u_txfsm.txdata[6] A[2]=u_uart_core.u_txfsm.txdata[5] A[3]=u_uart_core.u_txfsm.txdata[7] A[4]=u_uart_core.u_txfsm.cnt[0] A[5]=u_uart_core.u_txfsm.cnt[1] Y=$abc$393652$new_new_n5295__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfsm.txdata[0] A[1]=u_uart_core.u_txfsm.txdata[2] A[2]=u_uart_core.u_txfsm.txdata[1] A[3]=u_uart_core.u_txfsm.txdata[3] A[4]=u_uart_core.u_txfsm.cnt[0] A[5]=u_uart_core.u_txfsm.cnt[1] Y=$abc$393652$new_new_n5296__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfsm.txdata[0] A[1]=u_uart_core.u_txfsm.txdata[3] A[2]=u_uart_core.u_txfsm.txdata[4] A[3]=u_uart_core.u_txfsm.txdata[5] A[4]=u_uart_core.u_txfsm.txdata[6] A[5]=u_uart_core.u_txfsm.txdata[7] Y=$abc$393652$new_new_n5297__
.param INIT_VALUE 1001011001101001011010011001011001101001100101101001011001101001
.subckt LUT5 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5297__ A[3]=u_uart_core.u_txfsm.txdata[1] A[4]=u_uart_core.u_txfsm.txdata[2] Y=$abc$393652$new_new_n5298__
.param INIT_VALUE 10110100010010110100101110110100
.subckt LUT6 A[0]=$abc$393652$new_new_n5296__ A[1]=$abc$393652$new_new_n5295__ A[2]=$abc$393652$new_new_n5298__ A[3]=u_uart_core.u_txfsm.cnt[2] A[4]=u_uart_core.u_txfsm.txstate[3] A[5]=u_uart_core.u_txfsm.txstate[2] Y=$abc$393652$new_new_n5299__
.param INIT_VALUE 0000111100001111000011110000111100110011101010101111111111111111
.subckt LUT3 A[0]=u_uart_core.u_txfsm.txstate[1] A[1]=u_uart_core.u_txfsm.txstate[4] A[2]=$abc$393652$new_new_n5299__ Y=$abc$223115$li0_li0
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_wb_gmac_rx.state[1] A[1]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[2]=$abc$393652$new_new_n4846__ Y=$abc$223157$auto$opt_dff.cc:220:make_patterns_logic$20815
.param INIT_VALUE 10101100
.subckt LUT2 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.int_proc A[1]=u_8051_core.oc8051_memory_interface1.reti Y=$abc$217792$auto$rtlil.cc:2384:Not$22059
.param INIT_VALUE 0111
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 Y=$abc$393652$new_new_n5303__
.param INIT_VALUE 01000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 Y=$abc$393652$new_new_n5304__
.param INIT_VALUE 01000000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 A[3]=$abc$393652$new_new_n5304__ Y=$abc$393652$new_new_n5305__
.param INIT_VALUE 0000000010111111
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[3] A[2]=$abc$393652$new_new_n5303__ A[3]=$abc$393652$new_new_n5305__ Y=$abc$393652$new_new_n5306__
.param INIT_VALUE 0000011100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 A[2]=$abc$393652$new_new_n5306__ A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[5] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_proc A[5]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[7] Y=$abc$393652$new_new_n5307__
.param INIT_VALUE 0000000000000000111011110000111100000000000000000000000000000000
.subckt LUT2 A[0]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] A[1]=$abc$393652$new_new_n5307__ Y=$abc$217792$auto$opt_dff.cc:195:make_patterns_logic$22052
.param INIT_VALUE 1110
.subckt LUT2 A[0]=$abc$217792$auto$opt_dff.cc:195:make_patterns_logic$22052 A[1]=$abc$217792$auto$rtlil.cc:2384:Not$22059 Y=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082
.param INIT_VALUE 1000
.subckt LUT2 A[0]=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] Y=$abc$223171$auto$opt_dff.cc:220:make_patterns_logic$22060
.param INIT_VALUE 1000
.subckt LUT3 A[0]=$abc$393652$new_new_n5287__ A[1]=$abc$393652$new_new_n4980__ A[2]=$abc$393652$new_new_n5289__ Y=$abc$223186$auto$opt_dff.cc:220:make_patterns_logic$22016
.param INIT_VALUE 11111000
.subckt LUT3 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des1[6] A[2]=$abc$393652$new_new_n5289__ Y=$abc$223186$li0_li0
.param INIT_VALUE 11001010
.subckt LUT4 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[4] A[1]=u_spi_core.u_spi_ctrl.sck_cnt[3] A[2]=u_spi_core.u_spi_ctrl.sck_cnt[5] A[3]=$abc$393652$new_new_n4879__ Y=$abc$393652$new_new_n5313__
.param INIT_VALUE 0000000100000000
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[0] A[1]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.sck_cnt[2] A[4]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out A[5]=u_spi_core.u_spi_ctrl.sck_cnt[1] Y=$abc$393652$new_new_n5314__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.sck_cnt[5] A[1]=u_spi_core.u_spi_ctrl.sck_cnt[4] A[2]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.sck_cnt[3] A[4]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out A[5]=$abc$393652$new_new_n5314__ Y=$abc$393652$new_new_n5315__
.param INIT_VALUE 0100000100000000000000000100000100000000000000000000000000000000
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.spiif_cs[3] A[3]=$abc$393652$new_new_n5315__ A[4]=u_spi_core.u_spi_ctrl.sck_ne Y=$abc$393652$new_new_n5316__
.param INIT_VALUE 11101111000011110000000000000000
.subckt LUT4 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[3] A[1]=$abc$393652$new_new_n5313__ A[2]=u_spi_core.u_spi_ctrl.spiif_cs[5] A[3]=$abc$393652$new_new_n5316__ Y=$abc$223197$auto$opt_dff.cc:220:make_patterns_logic$21032
.param INIT_VALUE 1100101000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[2] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[1] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] Y=$abc$393652$new_new_n5318__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[1] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[2] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] Y=$abc$393652$new_new_n5319__
.param INIT_VALUE 1111111111111110111011111111111111111111111111111011111111110111
.subckt LUT5 A[0]=$abc$393652$new_new_n5319__ A[1]=$abc$393652$new_new_n5318__ A[2]=$abc$393652$new_new_n5261__ A[3]=$abc$393652$new_new_n5258__ A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$223211$auto$opt_dff.cc:195:make_patterns_logic$21304
.param INIT_VALUE 11111111111111110001000000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[0] Y=$abc$223211$li0_li0
.param INIT_VALUE 1011
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[0] Y=$abc$223211$li1_li1
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[1] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo[2] Y=$abc$223211$li2_li2
.param INIT_VALUE 0000011100001000
.subckt LUT2 A[0]=$abc$217792$auto$opt_dff.cc:195:make_patterns_logic$22052 A[1]=$abc$217792$auto$rtlil.cc:2384:Not$22059 Y=$abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096
.param INIT_VALUE 1011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[2]=$abc$217792$auto$opt_dff.cc:195:make_patterns_logic$22052 A[3]=$abc$217792$auto$rtlil.cc:2384:Not$22059 Y=$abc$223252$auto$opt_dff.cc:220:make_patterns_logic$22100
.param INIT_VALUE 1111000001000100
.subckt LUT2 A[0]=u_wb_gmac_tx.desc_ptr[0] A[1]=u_wb_gmac_tx.desc_ptr[1] Y=$abc$223291$li1_li1
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_wb_gmac_tx.desc_ptr[0] A[1]=u_wb_gmac_tx.desc_ptr[1] A[2]=u_wb_gmac_tx.desc_ptr[2] Y=$abc$223291$li2_li2
.param INIT_VALUE 01111000
.subckt LUT4 A[0]=u_wb_gmac_tx.desc_ptr[0] A[1]=u_wb_gmac_tx.desc_ptr[1] A[2]=u_wb_gmac_tx.desc_ptr[2] A[3]=u_wb_gmac_tx.desc_ptr[3] Y=$abc$223291$li3_li3
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=u_wb_gmac_rx.desc_ptr[0] A[1]=u_wb_gmac_rx.desc_ptr[1] Y=$abc$223307$li1_li1
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_wb_gmac_rx.desc_ptr[0] A[1]=u_wb_gmac_rx.desc_ptr[1] A[2]=u_wb_gmac_rx.desc_ptr[2] Y=$abc$223307$li2_li2
.param INIT_VALUE 01111000
.subckt LUT4 A[0]=u_wb_gmac_rx.desc_ptr[0] A[1]=u_wb_gmac_rx.desc_ptr[1] A[2]=u_wb_gmac_rx.desc_ptr[2] A[3]=u_wb_gmac_rx.desc_ptr[3] Y=$abc$223307$li3_li3
.param INIT_VALUE 0111111110000000
.subckt LUT4 A[0]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 A[1]=u_spi_core.u_spi_ctrl.sck_ne A[2]=u_spi_core.u_spi_ctrl.spiif_cs[5] A[3]=u_spi_core.u_spi_ctrl.spiif_cs[2] Y=$abc$223354$auto$opt_dff.cc:220:make_patterns_logic$20985
.param INIT_VALUE 1100110011000101
.subckt LUT6 A[0]=$abc$204592$lo31 A[1]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.clk_cnt[1] A[3]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out A[4]=u_spi_core.u_spi_ctrl.clk_cnt[3] A[5]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n5333__
.param INIT_VALUE 0110000000000110000000000000000000000000000000000110000000000110
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.clk_cnt[5] A[1]=u_spi_core.u_spi_ctrl.clk_cnt[2] A[2]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out A[4]=u_spi_core.u_spi_ctrl.clk_cnt[4] A[5]=$abc$393652$new_new_n5333__ Y=$abc$204592$auto$rtlil.cc:2574:NotGate$201632
.param INIT_VALUE 1011111011111111111111111011111011111111111111111111111111111111
.subckt LUT3 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[2] A[1]=u_spi_core.u_spi_ctrl.spiif_cs[5] A[2]=$abc$393652$new_new_n5313__ Y=$abc$223354$li0_li0
.param INIT_VALUE 00001110
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[7] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[4] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[5] Y=$abc$393652$new_new_n5336__
.param INIT_VALUE 0000000000000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[0] A[2]=$abc$393652$new_new_n5336__ Y=$abc$393652$new_new_n5337__
.param INIT_VALUE 01000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[3] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[0] A[2]=$abc$393652$new_new_n5336__ Y=$abc$393652$new_new_n5338__
.param INIT_VALUE 00010000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[3] A[3]=$abc$393652$new_new_n5336__ Y=$abc$393652$new_new_n5339__
.param INIT_VALUE 0001000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5338__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] A[3]=$abc$393652$new_new_n5339__ Y=$abc$393652$new_new_n5340__
.param INIT_VALUE 0000000011010111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[7] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[6] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[5] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[4] A[5]=$abc$393652$new_new_n5260__ Y=$abc$393652$new_new_n5341__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] Y=$abc$393652$new_new_n5342__
.param INIT_VALUE 00000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] A[2]=$abc$393652$new_new_n5244__ Y=$abc$393652$new_new_n5343__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[2]=$abc$393652$new_new_n5342__ A[3]=$abc$393652$new_new_n5343__ A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[5]=$abc$393652$new_new_n5341__ Y=$abc$393652$new_new_n5344__
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:246$1113_Y A[1]=$abc$393652$new_new_n5341__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5344__ Y=$abc$393652$new_new_n5345__
.param INIT_VALUE 0000000000001011
.subckt LUT6 A[0]=$abc$393652$new_new_n5337__ A[1]=$abc$393652$new_new_n5251__ A[2]=$abc$393652$new_new_n5341__ A[3]=$abc$393652$new_new_n5340__ A[4]=$abc$393652$new_new_n5345__ A[5]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv Y=$abc$223366$li0_li0
.param INIT_VALUE 0000011100000000111111111111111111111111111111111111111111111111
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$223366$li0_li0 Y=$abc$223366$auto$opt_dff.cc:195:make_patterns_logic$21236
.param INIT_VALUE 1011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[7] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[6] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[4] A[4]=$abc$393652$new_new_n5260__ A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[5] Y=$abc$393652$new_new_n5348__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out A[1]=$abc$393652$new_new_n5348__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out Y=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309
.param INIT_VALUE 11110111111100000000000000000000
.subckt LUT6 A[0]=u_clkgen.pll_count[0] A[1]=u_clkgen.pll_count[1] A[2]=u_clkgen.pll_count[3] A[3]=u_clkgen.pll_count[4] A[4]=u_clkgen.pll_count[5] A[5]=$abc$216299$lo02 Y=$abc$393652$new_new_n5350__
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5350__ A[1]=$abc$216299$lo06 A[2]=$abc$216299$lo07 Y=$abc$393652$new_new_n5351__
.param INIT_VALUE 10000000
.subckt LUT5 A[0]=u_clkgen.pll_count[10] A[1]=u_clkgen.pll_count[9] A[2]=$abc$216299$lo11 A[3]=$abc$393652$new_new_n5351__ A[4]=$abc$216299$lo08 Y=$abc$223405$li0_li0
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT2 A[0]=$abc$223405$li0_li0 A[1]=u_clkgen.configure_st Y=$abc$223405$auto$opt_dff.cc:195:make_patterns_logic$21806
.param INIT_VALUE 1110
.subckt LUT3 A[0]=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 A[1]=u_8051_core.oc8051_decoder1.psw_set[1] A[2]=u_8051_core.oc8051_decoder1.psw_set[0] Y=$abc$223432$auto$opt_dff.cc:195:make_patterns_logic$21971
.param INIT_VALUE 11101111
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] Y=$abc$393652$new_new_n5355__
.param INIT_VALUE 01000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[2] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n5355__ Y=$abc$393652$new_new_n5356__
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desOv A[1]=$abc$393652$new_new_n5356__ A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n4982__ A[4]=$abc$393652$new_new_n4983__ Y=$abc$223432$li0_li0
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[1] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[9] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[17] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[25] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5358__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[1]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5359__
.param INIT_VALUE 0001
.subckt LUT3 A[0]=$iopadmap$wb_xrom_ack A[1]=u_wb_crossbar.master_busy[4] A[2]=u_8051_core.oc8051_memory_interface1.int_ack_t Y=$abc$393652$new_new_n5360__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[9] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[1] A[2]=$abc$393652$new_new_n5358__ A[3]=$abc$393652$new_new_n5359__ A[4]=$abc$393652$new_new_n5360__ A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5361__
.param INIT_VALUE 0000000000000000001100110101010100000000000000001111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.cdata[1] A[1]=$abc$393652$new_new_n5361__ A[2]=u_8051_core.oc8051_memory_interface1.ddat_ir[1] A[3]=u_8051_core.oc8051_memory_interface1.cdone A[4]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[1]
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT2 A[0]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[1]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 Y=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5364__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[1] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_decoder1.op1_c[1]
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[0] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[8] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[16] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[24] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5366__
.param INIT_VALUE 1111111100000000001100110011001111110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[0] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[8] A[2]=$abc$393652$new_new_n5366__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5367__
.param INIT_VALUE 0011001100110011001100110101010100001111111100000000111100001111
.subckt LUT6 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5367__ A[2]=u_8051_core.oc8051_memory_interface1.cdata[0] A[3]=u_8051_core.oc8051_memory_interface1.ddat_ir[0] A[4]=u_8051_core.oc8051_memory_interface1.cdone A[5]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[0]
.param INIT_VALUE 1111111100000000111111110000000011110000111100000001000100010001
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[0] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_indi_addr1.sel
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[2] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[10] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[18] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[26] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5370__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[10] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[2] A[2]=$abc$393652$new_new_n5370__ A[3]=$abc$393652$new_new_n5359__ A[4]=$abc$393652$new_new_n5360__ A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5371__
.param INIT_VALUE 0000000000000000110011001010101000000000000000001111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.cdata[2] A[1]=$abc$393652$new_new_n5371__ A[2]=u_8051_core.oc8051_memory_interface1.ddat_ir[2] A[3]=u_8051_core.oc8051_memory_interface1.cdone A[4]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[2]
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[2] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_decoder1.op1_c[2]
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[3] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[3] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[11] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5374__
.param INIT_VALUE 0000000000000000000000000101010100000000000011110000000000110011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[19] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[27] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[11] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5375__
.param INIT_VALUE 1111000011110000111100001111111111001100101010101111111111111111
.subckt LUT3 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5374__ A[2]=$abc$393652$new_new_n5375__ Y=$abc$393652$new_new_n5376__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.cdata[3] A[1]=$abc$393652$new_new_n5376__ A[2]=u_8051_core.oc8051_memory_interface1.ddat_ir[3] A[3]=u_8051_core.oc8051_memory_interface1.cdone A[4]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[3]
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[3] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[3] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=$abc$393652$new_new_n5378__
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT4 A[0]=u_8051_core.oc8051_decoder1.op1_c[1] A[1]=u_8051_core.oc8051_indi_addr1.sel A[2]=$abc$393652$new_new_n5378__ A[3]=u_8051_core.oc8051_decoder1.op1_c[2] Y=$abc$393652$new_new_n5379__
.param INIT_VALUE 0000000100000000
.subckt LUT2 A[0]=u_8051_core.oc8051_decoder1.op1_c[2] A[1]=$abc$393652$new_new_n5378__ Y=$abc$393652$new_new_n5380__
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.op1_c[1] A[1]=u_8051_core.oc8051_indi_addr1.sel A[2]=$abc$393652$new_new_n5380__ Y=$abc$393652$new_new_n5381__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[7] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[15] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[23] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[31] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5382__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[15] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[7] A[2]=$abc$393652$new_new_n5382__ A[3]=$abc$393652$new_new_n5359__ A[4]=$abc$393652$new_new_n5360__ A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5383__
.param INIT_VALUE 0000000000000000110011001010101000000000000000000000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.cdata[7] A[1]=$abc$393652$new_new_n5383__ A[2]=u_8051_core.oc8051_memory_interface1.ddat_ir[7] A[3]=u_8051_core.oc8051_memory_interface1.cdone A[4]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[7]
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[7] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[7] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=$abc$393652$new_new_n5385__
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[6] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[14] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[22] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[30] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5386__
.param INIT_VALUE 1111111100000000001100110011001111110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[6] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[14] A[2]=$abc$393652$new_new_n5386__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5387__
.param INIT_VALUE 0011001100110011001100110101010100001111111100000000111100001111
.subckt LUT6 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5387__ A[2]=u_8051_core.oc8051_memory_interface1.cdata[6] A[3]=u_8051_core.oc8051_memory_interface1.ddat_ir[6] A[4]=u_8051_core.oc8051_memory_interface1.cdone A[5]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[6]
.param INIT_VALUE 1111111100000000111111110000000011110000111100000001000100010001
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[6] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[6] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=$abc$393652$new_new_n5389__
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT2 A[0]=$abc$393652$new_new_n5385__ A[1]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5390__
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$393652$new_new_n5391__
.param INIT_VALUE 0001
.subckt LUT4 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5390__ A[2]=$abc$393652$new_new_n5391__ A[3]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 Y=$abc$393652$new_new_n5392__
.param INIT_VALUE 1000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5380__ A[1]=u_8051_core.oc8051_decoder1.op1_c[1] Y=$abc$393652$new_new_n5393__
.param INIT_VALUE 1000
.subckt LUT2 A[0]=$abc$393652$new_new_n5393__ A[1]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5394__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[5] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[13] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[21] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[29] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5395__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[13] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[5] A[2]=$abc$393652$new_new_n5395__ A[3]=$abc$393652$new_new_n5359__ A[4]=$abc$393652$new_new_n5360__ A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5396__
.param INIT_VALUE 0000000000000000110011001010101000000000000000000000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.cdata[5] A[1]=$abc$393652$new_new_n5396__ A[2]=u_8051_core.oc8051_memory_interface1.ddat_ir[5] A[3]=u_8051_core.oc8051_memory_interface1.cdone A[4]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[5]
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[5] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=$abc$393652$new_new_n5398__
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[4] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[12] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[20] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[28] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5399__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[12] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[4] A[2]=$abc$393652$new_new_n5399__ A[3]=$abc$393652$new_new_n5359__ A[4]=$abc$393652$new_new_n5360__ A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5400__
.param INIT_VALUE 0000000000000000001100110101010100000000000000001111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.cdata[4] A[1]=$abc$393652$new_new_n5400__ A[2]=u_8051_core.oc8051_memory_interface1.ddat_ir[4] A[3]=u_8051_core.oc8051_memory_interface1.cdone A[4]=u_8051_core.oc8051_memory_interface1.dack_ir Y=u_8051_core.oc8051_alu_src_sel1.op1[4]
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op[4] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait A[5]=$abc$393652$new_new_n5364__ Y=$abc$393652$new_new_n5402__
.param INIT_VALUE 0000000000000000000000000000110000000000000000000000000000001010
.subckt LUT5 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5389__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5403__
.param INIT_VALUE 11111100000011100011111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5392__ A[2]=$abc$393652$new_new_n5391__ A[3]=$abc$393652$new_new_n5394__ A[4]=$abc$393652$new_new_n5403__ A[5]=$abc$393652$new_new_n5402__ Y=$abc$224612$li079_li079
.param INIT_VALUE 1100110011001100110011111100110011101111111011101100110011001100
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[3] A[1]=u_8051_core.oc8051_alu1.des1[3] A[2]=$abc$393652$new_new_n4983__ Y=u_8051_core.bank_sel[0]
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[4] A[1]=u_8051_core.oc8051_alu1.des1[4] A[2]=$abc$393652$new_new_n4983__ Y=u_8051_core.bank_sel[1]
.param INIT_VALUE 11001010
.subckt LUT2 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=$abc$393652$new_new_n5393__ Y=$abc$393652$new_new_n5407__
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$393652$new_new_n5385__ A[1]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5408__
.param INIT_VALUE 0001
.subckt LUT5 A[0]=$abc$393652$new_new_n5408__ A[1]=$abc$393652$new_new_n5407__ A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[4]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 Y=$abc$393652$new_new_n5409__
.param INIT_VALUE 00000000000011110000111100000111
.subckt LUT3 A[0]=$abc$393652$new_new_n5378__ A[1]=u_8051_core.oc8051_decoder1.op1_c[2] A[2]=u_8051_core.oc8051_decoder1.op1_c[1] Y=$abc$393652$new_new_n5410__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5410__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5411__
.param INIT_VALUE 0000110011111111111101111111111111110011001111111111110011110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5410__ A[1]=$abc$393652$new_new_n5385__ A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=$abc$393652$new_new_n5393__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5411__ Y=$abc$393652$new_new_n5412__
.param INIT_VALUE 0101010101010101000101000101010110001011101110110101111111111111
.subckt LUT4 A[0]=$abc$393652$new_new_n5392__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5409__ A[3]=$abc$393652$new_new_n5412__ Y=$abc$224612$li077_li077
.param INIT_VALUE 1000100010001111
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=$abc$393652$new_new_n5389__ A[2]=$abc$393652$new_new_n5378__ A[3]=u_8051_core.oc8051_decoder1.op1_c[2] A[4]=u_8051_core.oc8051_decoder1.op1_c[1] A[5]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5414__
.param INIT_VALUE 0000000000000011000000110000001111111111111100101111111111111111
.subckt LUT4 A[0]=u_8051_core.oc8051_decoder1.op1_c[1] A[1]=$abc$393652$new_new_n5378__ A[2]=u_8051_core.oc8051_decoder1.op1_c[2] A[3]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5415__
.param INIT_VALUE 0001000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5414__ A[3]=$abc$393652$new_new_n5415__ A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5416__
.param INIT_VALUE 1100011111110000011101110000010110111111000001001111111100001100
.subckt LUT5 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5389__ A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=u_8051_core.oc8051_decoder1.op1_c[1] A[4]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5417__
.param INIT_VALUE 11110001111100111111111100110011
.subckt LUT6 A[0]=$abc$393652$new_new_n5415__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5417__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n5418__
.param INIT_VALUE 1111111111110011111111111111110001010001111111110011111101011010
.subckt LUT6 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5407__ A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5419__
.param INIT_VALUE 1111000011111111001111111111111100000000010111110101011101010111
.subckt LUT5 A[0]=$abc$393652$new_new_n5416__ A[1]=$abc$393652$new_new_n5419__ A[2]=$abc$393652$new_new_n5418__ A[3]=$abc$393652$new_new_n5409__ A[4]=$abc$393652$new_new_n5392__ Y=$abc$224612$li078_li078
.param INIT_VALUE 11111111111111110000000010111111
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][7] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][7] A[2]=u_8051_core.oc8051_indi_addr1.buff[2][7] A[3]=u_8051_core.oc8051_indi_addr1.buff[3][7] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5421__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[4][7] A[1]=u_8051_core.oc8051_indi_addr1.buff[5][7] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][7] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][7] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5422__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=$abc$393652$new_new_n4972__ A[2]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[5]=u_8051_core.oc8051_decoder1.wr Y=$abc$393652$new_new_n5423__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n4961__ A[1]=u_8051_core.oc8051_indi_addr1.sel A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] A[3]=$abc$393652$new_new_n5423__ A[4]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] Y=$abc$393652$new_new_n5424__
.param INIT_VALUE 00010100000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.bank_sel[0] A[1]=$abc$393652$new_new_n4968__ A[2]=$abc$393652$new_new_n4964__ A[3]=u_8051_core.bank_sel[1] A[4]=$abc$393652$new_new_n5424__ Y=$abc$393652$new_new_n5425__
.param INIT_VALUE 10010000000010010000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5422__ A[1]=$abc$393652$new_new_n5421__ A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=u_8051_core.bank_sel[1] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[7]
.param INIT_VALUE 11110000111100000101010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[7] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[15] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[23] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5427__
.param INIT_VALUE 0000000001010101000000000000111100000000000000000000000000110011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[15] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[31] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[23] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5428__
.param INIT_VALUE 1111000011110000111100001010101011111111110011001111111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5427__ A[2]=$abc$393652$new_new_n5428__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[7] A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[7]
.param INIT_VALUE 00010000000100001111111100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] A[2]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.pop A[5]=u_8051_core.oc8051_memory_interface1.sp_w[0] Y=$abc$393652$new_new_n5430__
.param INIT_VALUE 0000000000000000000000000000000011111111111111110001000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] A[2]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.pop Y=$abc$393652$new_new_n5431__
.param INIT_VALUE 11101111111111110000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5430__ A[1]=$abc$202179$lo139 A[2]=$abc$202179$lo140 A[3]=$abc$393652$new_new_n5431__ Y=$abc$393652$new_new_n5432__
.param INIT_VALUE 0100000011111101
.subckt LUT5 A[0]=$abc$393652$new_new_n5432__ A[1]=$abc$393652$new_new_n5431__ A[2]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[5] Y=$abc$393652$new_new_n5433__
.param INIT_VALUE 11101111111111111111111111110111
.subckt LUT3 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4976__ A[2]=$abc$393652$new_new_n5142__ Y=$abc$393652$new_new_n5434__
.param INIT_VALUE 01000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n5434__ A[2]=$abc$393652$new_new_n5141__ A[3]=$abc$393652$new_new_n5286__ Y=$abc$393652$new_new_n5435__
.param INIT_VALUE 0100000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[7] A[1]=$abc$393652$new_new_n5433__ A[2]=$abc$393652$new_new_n5431__ A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[6] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[7] A[5]=$abc$393652$new_new_n5435__ Y=u_8051_core.oc8051_memory_interface1.sp[7]
.param INIT_VALUE 1010101010101010101010101010101011111100110011110000001100110000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.ram_rd_sel_r[1] A[1]=$abc$224612$li078_li078 A[2]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$393652$new_new_n5437__
.param INIT_VALUE 01010011
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.ram_rd_sel_r[0] A[1]=$abc$224612$li077_li077 A[2]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$393652$new_new_n5438__
.param INIT_VALUE 01010011
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.ram_rd_sel_r[2] A[1]=$abc$224612$li079_li079 A[2]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$393652$new_new_n5439__
.param INIT_VALUE 01010011
.subckt LUT2 A[0]=$abc$393652$new_new_n5438__ A[1]=$abc$393652$new_new_n5439__ Y=$abc$224612$li092_li092
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$393652$new_new_n5437__ A[1]=$abc$224612$li092_li092 Y=$abc$202179$li137_li137
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][0] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][0] A[2]=u_8051_core.oc8051_indi_addr1.buff[4][0] A[3]=u_8051_core.oc8051_indi_addr1.buff[5][0] A[4]=u_8051_core.bank_sel[1] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5442__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[2][0] A[1]=u_8051_core.oc8051_indi_addr1.buff[3][0] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][0] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][0] A[4]=u_8051_core.bank_sel[1] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5443__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5443__ A[1]=$abc$393652$new_new_n5442__ A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=u_8051_core.bank_sel[0] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[0]
.param INIT_VALUE 11110000111100000101010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.ram_wr_sel[2] A[2]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[3]=u_8051_core.oc8051_decoder1.ram_wr_sel[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.pop A[5]=u_8051_core.oc8051_memory_interface1.sp_w[0] Y=$abc$393652$new_new_n5445__
.param INIT_VALUE 0000000000000000111011111111111111111111111111110001000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5445__ A[1]=u_8051_core.oc8051_alu1.des1[0] A[2]=$abc$393652$new_new_n5435__ Y=$abc$224612$li131_li131
.param INIT_VALUE 00111010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[0] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[8] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[16] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[24] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5447__
.param INIT_VALUE 1010101010101010111100001111000000000000111111110011001100110011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[8] A[1]=$abc$393652$new_new_n5447__ A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[16] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5448__
.param INIT_VALUE 0000111100001111000011110101010100110011001100111100110011001100
.subckt LUT4 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5448__ A[2]=u_8051_core.oc8051_alu_src_sel1.op2_r[0] A[3]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[0]
.param INIT_VALUE 0001000111110000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][1] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][1] A[2]=u_8051_core.oc8051_indi_addr1.buff[4][1] A[3]=u_8051_core.oc8051_indi_addr1.buff[5][1] A[4]=u_8051_core.bank_sel[1] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5450__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[2][1] A[1]=u_8051_core.oc8051_indi_addr1.buff[3][1] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][1] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][1] A[4]=u_8051_core.bank_sel[1] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5451__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5451__ A[1]=$abc$393652$new_new_n5450__ A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=u_8051_core.bank_sel[0] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[1]
.param INIT_VALUE 11110000111100000101010111001100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[1] A[1]=$abc$393652$new_new_n5431__ A[2]=$abc$393652$new_new_n5430__ A[3]=$abc$202179$lo139 A[4]=$abc$393652$new_new_n5435__ Y=$abc$224612$li132_li132
.param INIT_VALUE 01010101010101011100001100111100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[1] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[9] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[17] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5454__
.param INIT_VALUE 0000000001010101000000000000111100000000000000000000000000110011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[9] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[25] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[17] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5455__
.param INIT_VALUE 1111000011110000111100001010101011111111110011001111111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5454__ A[2]=$abc$393652$new_new_n5455__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[1] A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[1]
.param INIT_VALUE 00010000000100001111111100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][2] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][2] A[2]=u_8051_core.oc8051_indi_addr1.buff[2][2] A[3]=u_8051_core.oc8051_indi_addr1.buff[3][2] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5457__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[4][2] A[1]=u_8051_core.oc8051_indi_addr1.buff[5][2] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][2] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][2] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5458__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5458__ A[1]=$abc$393652$new_new_n5457__ A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=u_8051_core.bank_sel[1] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[2]
.param INIT_VALUE 11110000111100000101010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[2] A[1]=$abc$393652$new_new_n5431__ A[2]=$abc$393652$new_new_n5430__ A[3]=$abc$202179$lo140 A[4]=$abc$202179$lo139 A[5]=$abc$393652$new_new_n5435__ Y=$abc$224612$li133_li133
.param INIT_VALUE 0101010101010101010101010101010111110011000011001100111100110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[2] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[10] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[18] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[26] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5461__
.param INIT_VALUE 1010101010101010000011110000111100000000111111111100110011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[10] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[18] A[2]=$abc$393652$new_new_n5461__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5462__
.param INIT_VALUE 0011001100110011001100110101010100001111111100001111000000001111
.subckt LUT4 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5462__ A[2]=u_8051_core.oc8051_alu_src_sel1.op2_r[2] A[3]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[2]
.param INIT_VALUE 0001000111110000
.subckt LUT4 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=$abc$393652$new_new_n4968__ A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[0]
.param INIT_VALUE 0100010000001111
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[7] A[1]=u_8051_core.oc8051_memory_interface1.sp[7] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[7] A[3]=$abc$393652$new_new_n5439__ A[4]=$abc$393652$new_new_n5437__ A[5]=$abc$393652$new_new_n5438__ Y=u_8051_core.oc8051_memory_interface1.rd_addr[7]
.param INIT_VALUE 0000000011111111101010101111111111110000111111111100110011111111
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[3] A[1]=$abc$393652$new_new_n5432__ A[2]=$abc$393652$new_new_n5431__ A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] A[4]=$abc$393652$new_new_n5435__ Y=u_8051_core.oc8051_memory_interface1.sp[3]
.param INIT_VALUE 10101010101010100011110011000011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[11] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[3] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[27] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5467__
.param INIT_VALUE 1111111111111111111111111010101011001100111100001111111111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[11] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[19] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[19] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5468__
.param INIT_VALUE 1111000011110000111100001111111111111111110011001111111110101010
.subckt LUT5 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5468__ A[2]=$abc$393652$new_new_n5467__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[3] A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[3]
.param INIT_VALUE 01000000010000001111111100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][3] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][3] A[2]=u_8051_core.oc8051_indi_addr1.buff[4][3] A[3]=u_8051_core.oc8051_indi_addr1.buff[5][3] A[4]=u_8051_core.bank_sel[1] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5470__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[2][3] A[1]=u_8051_core.oc8051_indi_addr1.buff[3][3] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][3] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][3] A[4]=u_8051_core.bank_sel[1] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5471__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5471__ A[1]=$abc$393652$new_new_n5470__ A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=u_8051_core.bank_sel[0] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[3]
.param INIT_VALUE 11110000111100000101010100110011
.subckt LUT6 A[0]=u_8051_core.bank_sel[0] A[1]=u_8051_core.oc8051_indi_addr1.ri_out[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op2[3] A[3]=u_8051_core.oc8051_memory_interface1.sp[3] A[4]=$abc$393652$new_new_n5438__ A[5]=$abc$393652$new_new_n5437__ Y=$abc$393652$new_new_n5473__
.param INIT_VALUE 0101010101010101001100110011001100001111000011110000000011111111
.subckt LUT2 A[0]=$abc$393652$new_new_n5473__ A[1]=$abc$393652$new_new_n5439__ Y=$abc$393652$new_new_n5474__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=u_8051_core.oc8051_indi_addr1.ri_out[0] A[2]=u_8051_core.oc8051_alu_src_sel1.op2[0] A[3]=$abc$224612$li131_li131 A[4]=$abc$393652$new_new_n5438__ A[5]=$abc$393652$new_new_n5437__ Y=$abc$393652$new_new_n5475__
.param INIT_VALUE 1010101010101010110011001100110011110000111100000000000011111111
.subckt LUT2 A[0]=$abc$393652$new_new_n5475__ A[1]=$abc$393652$new_new_n5439__ Y=u_8051_core.oc8051_memory_interface1.rd_addr[0]
.param INIT_VALUE 1000
.subckt LUT3 A[0]=$abc$393652$new_new_n5415__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n5477__
.param INIT_VALUE 00111010
.subckt LUT6 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5477__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5478__
.param INIT_VALUE 1111001111111111001111111111111111111111111111110101010101011111
.subckt LUT5 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5378__ A[2]=$abc$393652$new_new_n5385__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5479__
.param INIT_VALUE 10111010111100000000000001010111
.subckt LUT6 A[0]=$abc$393652$new_new_n5394__ A[1]=$abc$393652$new_new_n5478__ A[2]=$abc$393652$new_new_n5381__ A[3]=$abc$393652$new_new_n5479__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5480__
.param INIT_VALUE 1100110000000000000011001100110000000100000011001100110011001100
.subckt LUT5 A[0]=$abc$393652$new_new_n5408__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[3]=$abc$393652$new_new_n5480__ A[4]=$abc$393652$new_new_n5391__ Y=$abc$393652$new_new_n5481__
.param INIT_VALUE 00000000111100000000000010001000
.subckt LUT4 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5481__ A[2]=$abc$393652$new_new_n5391__ A[3]=$abc$393652$new_new_n5419__ Y=u_8051_core.bit_addr
.param INIT_VALUE 0000000010001111
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[1]=$abc$393652$new_new_n5474__ A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[3]=u_8051_core.bit_addr Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[0]
.param INIT_VALUE 0100010011110000
.subckt LUT4 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=$abc$393652$new_new_n4964__ A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[1]
.param INIT_VALUE 0100010000001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[4] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[12] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[20] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5485__
.param INIT_VALUE 10101010111100001111111111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[12] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[28] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[20] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5486__
.param INIT_VALUE 1111000011110000111100001010101011111111110011001111111111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[1]=$abc$393652$new_new_n5485__ A[2]=u_8051_core.oc8051_alu_src_sel1.op2_r[4] A[3]=$abc$393652$new_new_n5360__ A[4]=$abc$393652$new_new_n5486__ A[5]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[4]
.param INIT_VALUE 0000000011101110000000000000000011110000111100001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[4] A[1]=$abc$393652$new_new_n5432__ A[2]=$abc$393652$new_new_n5431__ A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] A[4]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] A[5]=$abc$393652$new_new_n5435__ Y=u_8051_core.oc8051_memory_interface1.sp[4]
.param INIT_VALUE 1010101010101010101010101010101011111100000000110011111111000000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[4][4] A[1]=u_8051_core.oc8051_indi_addr1.buff[5][4] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][4] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][4] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5489__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][4] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][4] A[2]=u_8051_core.oc8051_indi_addr1.buff[2][4] A[3]=u_8051_core.oc8051_indi_addr1.buff[3][4] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5490__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5490__ A[1]=$abc$393652$new_new_n5489__ A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=u_8051_core.bank_sel[1] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[4]
.param INIT_VALUE 11110000111100001100110001010101
.subckt LUT3 A[0]=u_8051_core.oc8051_indi_addr1.ri_out[4] A[1]=u_8051_core.oc8051_memory_interface1.sp[4] A[2]=$abc$393652$new_new_n5437__ Y=$abc$393652$new_new_n5492__
.param INIT_VALUE 10100011
.subckt LUT6 A[0]=u_8051_core.bank_sel[1] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[4] A[2]=$abc$393652$new_new_n5492__ A[3]=$abc$393652$new_new_n5439__ A[4]=$abc$393652$new_new_n5437__ A[5]=$abc$393652$new_new_n5438__ Y=$abc$393652$new_new_n5493__
.param INIT_VALUE 0101010100000000001100110000000000001111111111111111000011111111
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.op1_c[1] A[1]=u_8051_core.oc8051_indi_addr1.ri_out[1] A[2]=$abc$393652$new_new_n5438__ Y=$abc$393652$new_new_n5494__
.param INIT_VALUE 10100011
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[1] A[1]=$abc$224612$li132_li132 A[2]=$abc$393652$new_new_n5494__ A[3]=$abc$393652$new_new_n5439__ A[4]=$abc$393652$new_new_n5437__ A[5]=$abc$393652$new_new_n5438__ Y=u_8051_core.oc8051_memory_interface1.rd_addr[1]
.param INIT_VALUE 1111000000000000101010100000000000001111111111110011001100000000
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[1]=$abc$393652$new_new_n5493__ A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[3]=u_8051_core.bit_addr Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[1]
.param INIT_VALUE 0001000111110000
.subckt LUT4 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=$abc$393652$new_new_n4961__ A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[2]
.param INIT_VALUE 0100010000001111
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[21] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[13] A[2]=$abc$393652$new_new_n5359__ Y=$abc$393652$new_new_n5498__
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[5] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[13] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[21] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[29] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$393652$new_new_n5499__
.param INIT_VALUE 0101010101010101000011110000111100000000111111110011001100110011
.subckt LUT6 A[0]=$abc$393652$new_new_n5499__ A[1]=$abc$393652$new_new_n5498__ A[2]=u_8051_core.oc8051_alu_src_sel1.op2_r[5] A[3]=$abc$393652$new_new_n5360__ A[4]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[5]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[5]
.param INIT_VALUE 0000000000110011000000000101010111110000111100001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][5] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][5] A[2]=u_8051_core.oc8051_indi_addr1.buff[2][5] A[3]=u_8051_core.oc8051_indi_addr1.buff[3][5] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5501__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[4][5] A[1]=u_8051_core.oc8051_indi_addr1.buff[5][5] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][5] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][5] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5502__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5502__ A[1]=$abc$393652$new_new_n5501__ A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=u_8051_core.bank_sel[1] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[5]
.param INIT_VALUE 11110000111100000101010100110011
.subckt LUT4 A[0]=$abc$393652$new_new_n5432__ A[1]=$abc$393652$new_new_n5431__ A[2]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[3] A[3]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[4] Y=$abc$393652$new_new_n5504__
.param INIT_VALUE 1110111111110111
.subckt LUT4 A[0]=u_8051_core.oc8051_alu1.des1[5] A[1]=$abc$393652$new_new_n5504__ A[2]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[5] A[3]=$abc$393652$new_new_n5435__ Y=u_8051_core.oc8051_memory_interface1.sp[5]
.param INIT_VALUE 1010101011000011
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.ri_out[5] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[5] A[2]=u_8051_core.oc8051_memory_interface1.sp[5] A[3]=$abc$393652$new_new_n5439__ A[4]=$abc$393652$new_new_n5438__ A[5]=$abc$393652$new_new_n5437__ Y=$abc$393652$new_new_n5506__
.param INIT_VALUE 1111111100000000010101011111111100110011111111110000111100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op1_c[2] A[1]=u_8051_core.oc8051_indi_addr1.ri_out[2] A[2]=u_8051_core.oc8051_alu_src_sel1.op2[2] A[3]=$abc$224612$li133_li133 A[4]=$abc$393652$new_new_n5438__ A[5]=$abc$393652$new_new_n5437__ Y=$abc$393652$new_new_n5507__
.param INIT_VALUE 0101010101010101001100110011001100001111000011111111111100000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5507__ A[1]=$abc$393652$new_new_n5439__ Y=u_8051_core.oc8051_memory_interface1.rd_addr[2]
.param INIT_VALUE 0100
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[1]=$abc$393652$new_new_n5506__ A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[3]=u_8051_core.bit_addr Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[2]
.param INIT_VALUE 0001000111110000
.subckt LUT4 A[0]=$abc$393652$new_new_n4972__ A[1]=$abc$393652$new_new_n4968__ A[2]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[3]
.param INIT_VALUE 1100101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[0][6] A[1]=u_8051_core.oc8051_indi_addr1.buff[1][6] A[2]=u_8051_core.oc8051_indi_addr1.buff[2][6] A[3]=u_8051_core.oc8051_indi_addr1.buff[3][6] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5511__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.buff[4][6] A[1]=u_8051_core.oc8051_indi_addr1.buff[5][6] A[2]=u_8051_core.oc8051_indi_addr1.buff[6][6] A[3]=u_8051_core.oc8051_indi_addr1.buff[7][6] A[4]=u_8051_core.bank_sel[0] A[5]=u_8051_core.oc8051_indi_addr1.sel Y=$abc$393652$new_new_n5512__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5512__ A[1]=$abc$393652$new_new_n5511__ A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=u_8051_core.bank_sel[1] A[4]=$abc$393652$new_new_n5425__ Y=u_8051_core.oc8051_indi_addr1.ri_out[6]
.param INIT_VALUE 11110000111100000101010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[14] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[6] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[30] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5514__
.param INIT_VALUE 1111111111111111111111111010101011001100111100001111111111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[14] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[22] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[22] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5515__
.param INIT_VALUE 1111000011110000111100001111111111111111110011001111111110101010
.subckt LUT5 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5515__ A[2]=$abc$393652$new_new_n5514__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[6] A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op2[6]
.param INIT_VALUE 01000000010000001111111100000000
.subckt LUT4 A[0]=u_8051_core.oc8051_alu1.des1[6] A[1]=$abc$393652$new_new_n5433__ A[2]=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[6] A[3]=$abc$393652$new_new_n5435__ Y=u_8051_core.oc8051_memory_interface1.sp[6]
.param INIT_VALUE 1010101011000011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.sp[6] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[6] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[6] A[3]=$abc$393652$new_new_n5437__ A[4]=$abc$393652$new_new_n5439__ A[5]=$abc$393652$new_new_n5438__ Y=$abc$393652$new_new_n5518__
.param INIT_VALUE 1111111100110011000000000000000000001111010101011111111100000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[1]=u_8051_core.bit_addr Y=$abc$393652$new_new_n5519__
.param INIT_VALUE 0100
.subckt LUT3 A[0]=$abc$393652$new_new_n5518__ A[1]=$abc$393652$new_new_n5474__ A[2]=$abc$393652$new_new_n5519__ Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[3]
.param INIT_VALUE 01011100
.subckt LUT3 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[2]=$abc$393652$new_new_n4964__ Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[4]
.param INIT_VALUE 11010000
.subckt LUT2 A[0]=$abc$393652$new_new_n5519__ A[1]=$abc$393652$new_new_n5493__ Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[4]
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[2]=$abc$393652$new_new_n4961__ Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[5]
.param INIT_VALUE 11110100
.subckt LUT2 A[0]=$abc$393652$new_new_n5519__ A[1]=$abc$393652$new_new_n5506__ Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[5]
.param INIT_VALUE 1011
.subckt LUT3 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[2]=$abc$393652$new_new_n4972__ Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[6]
.param INIT_VALUE 11010000
.subckt LUT2 A[0]=$abc$393652$new_new_n5519__ A[1]=$abc$393652$new_new_n5518__ Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[6]
.param INIT_VALUE 0001
.subckt LUT4 A[0]=$abc$393652$new_new_n4976__ A[1]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=u_8051_core.oc8051_decoder1.wr Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr
.param INIT_VALUE 0000011100000000
.subckt LUT3 A[0]=$abc$206330$lo001 A[1]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[0] A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[0]
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=$abc$206330$lo002 A[1]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[1] A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[1]
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[2] A[1]=$abc$206330$lo003 A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[2]
.param INIT_VALUE 10101100
.subckt LUT3 A[0]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[3] A[1]=$abc$206330$lo004 A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[3]
.param INIT_VALUE 10101100
.subckt LUT3 A[0]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[4] A[1]=$abc$206330$lo005 A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[4]
.param INIT_VALUE 10101100
.subckt LUT3 A[0]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[5] A[1]=$abc$206330$lo006 A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[5]
.param INIT_VALUE 10101100
.subckt LUT3 A[0]=$abc$206330$lo007 A[1]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[6] A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[6]
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[7] A[1]=$abc$206330$lo008 A[2]=$abc$206330$lo000 Y=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[7]
.param INIT_VALUE 10101100
.subckt LUT2 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0 Y=u_8051_core.oc8051_sfr1.oc8051_int1.tf1
.param INIT_VALUE 1110
.subckt LUT4 A[0]=$abc$393652$new_new_n4964__ A[1]=$abc$393652$new_new_n4961__ A[2]=$abc$393652$new_new_n4977__ A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$393652$new_new_n5537__
.param INIT_VALUE 0100000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.wr_sfr[0] A[2]=u_8051_core.oc8051_decoder1.wr_sfr[1] Y=$abc$393652$new_new_n5538__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n4958__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li119_li119
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n5141__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li120_li120
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n5355__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li121_li121
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] Y=$abc$393652$new_new_n5542__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n5542__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li122_li122
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] Y=$abc$393652$new_new_n5544__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n5544__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li123_li123
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] Y=$abc$393652$new_new_n5546__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n5546__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li124_li124
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n4980__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li125_li125
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] Y=$abc$393652$new_new_n5549__
.param INIT_VALUE 00000001
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des2[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] A[3]=$abc$393652$new_new_n5537__ A[4]=$abc$393652$new_new_n5549__ A[5]=$abc$393652$new_new_n5538__ Y=$abc$224612$li126_li126
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT2 A[0]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[0] A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[1] Y=$abc$393652$new_new_n5551__
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[1] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[1] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5552__
.param INIT_VALUE 01010011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.dat0[1] A[1]=$abc$393652$new_new_n5552__ A[2]=u_8051_core.oc8051_memory_interface1.rd_ind A[3]=u_8051_core.oc8051_memory_interface1.rd_addr_r Y=$abc$393652$new_new_n5553__
.param INIT_VALUE 0011101000110011
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] A[2]=$abc$393652$new_new_n5553__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[1] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5554__
.param INIT_VALUE 0000000011111111000000001111111110111011101110110000111100001111
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[5] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[5] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5555__
.param INIT_VALUE 01010011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.dat0[5] A[1]=$abc$393652$new_new_n5555__ A[2]=u_8051_core.oc8051_memory_interface1.rd_ind A[3]=u_8051_core.oc8051_memory_interface1.rd_addr_r Y=$abc$393652$new_new_n5556__
.param INIT_VALUE 1100010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] A[2]=$abc$393652$new_new_n5556__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[5] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5557__
.param INIT_VALUE 0000000011111111000000001111111110111011101110111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[3] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[3] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5558__
.param INIT_VALUE 01010011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.dat0[3] A[1]=$abc$393652$new_new_n5558__ A[2]=u_8051_core.oc8051_memory_interface1.rd_ind A[3]=u_8051_core.oc8051_memory_interface1.rd_addr_r Y=$abc$393652$new_new_n5559__
.param INIT_VALUE 1100010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] A[2]=$abc$393652$new_new_n5559__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[3] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5560__
.param INIT_VALUE 0000000011111111000000001111111110111011101110111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[7] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[7] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5561__
.param INIT_VALUE 01010011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.dat0[7] A[1]=$abc$393652$new_new_n5561__ A[2]=u_8051_core.oc8051_memory_interface1.rd_ind A[3]=u_8051_core.oc8051_memory_interface1.rd_addr_r Y=$abc$393652$new_new_n5562__
.param INIT_VALUE 1100010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] A[2]=$abc$393652$new_new_n5562__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[7] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5563__
.param INIT_VALUE 0000000011111111000000001111111110111011101110111111000011110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5563__ A[1]=$abc$393652$new_new_n5560__ A[2]=$abc$393652$new_new_n5557__ A[3]=$abc$393652$new_new_n5554__ A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[0] A[5]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[1] Y=$abc$393652$new_new_n5564__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[0] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[0] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5565__
.param INIT_VALUE 01010011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.dat0[0] A[1]=$abc$393652$new_new_n5565__ A[2]=u_8051_core.oc8051_memory_interface1.rd_ind A[3]=u_8051_core.oc8051_memory_interface1.rd_addr_r Y=$abc$393652$new_new_n5566__
.param INIT_VALUE 1100010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] A[2]=$abc$393652$new_new_n5566__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[0] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5567__
.param INIT_VALUE 0000000011111111000000001111111110111011101110111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[4] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[4] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5568__
.param INIT_VALUE 01010011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.dat0[4] A[1]=$abc$393652$new_new_n5568__ A[2]=u_8051_core.oc8051_memory_interface1.rd_ind A[3]=u_8051_core.oc8051_memory_interface1.rd_addr_r Y=$abc$393652$new_new_n5569__
.param INIT_VALUE 1100010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] A[2]=$abc$393652$new_new_n5569__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[4] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5570__
.param INIT_VALUE 0000000011111111000000001111111110111011101110111111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.dat0[2] A[1]=u_8051_core.oc8051_ram_top1.wr_data_r[2] A[2]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_ind A[4]=u_8051_core.oc8051_memory_interface1.rd_addr_r A[5]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5571__
.param INIT_VALUE 0011001101010101001100110011001100001111010101010000111100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] A[2]=$abc$393652$new_new_n5571__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[2] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5572__
.param INIT_VALUE 0000000011111111000000001111111110111011101110111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[6] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[6] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5573__
.param INIT_VALUE 01010011
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.dat0[6] A[1]=$abc$393652$new_new_n5573__ A[2]=u_8051_core.oc8051_memory_interface1.rd_ind A[3]=u_8051_core.oc8051_memory_interface1.rd_addr_r Y=$abc$393652$new_new_n5574__
.param INIT_VALUE 1100010111001100
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] A[2]=$abc$393652$new_new_n5574__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2_r[6] A[4]=$abc$202179$lo088 A[5]=u_8051_core.oc8051_decoder1.src_sel2[3] Y=$abc$393652$new_new_n5575__
.param INIT_VALUE 0000000011111111000000001111111110111011101110111111000011110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5575__ A[1]=$abc$393652$new_new_n5572__ A[2]=$abc$393652$new_new_n5570__ A[3]=$abc$393652$new_new_n5567__ A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[0] A[5]=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[1] Y=$abc$393652$new_new_n5576__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.dat0[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] A[2]=$abc$393652$new_new_n5573__ A[3]=u_8051_core.oc8051_memory_interface1.rd_ind A[4]=u_8051_core.oc8051_memory_interface1.rd_addr_r A[5]=u_8051_core.oc8051_decoder1.src_sel1[5] Y=$abc$393652$new_new_n5577__
.param INIT_VALUE 1100110011001100110011001100110000001111101010100000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op1_r[6] A[1]=$abc$393652$new_new_n5577__ A[2]=u_8051_core.oc8051_alu_src_sel1.op2_r[6] A[3]=u_8051_core.oc8051_decoder1.src_sel1[6] A[4]=u_8051_core.oc8051_decoder1.src_sel1[3] Y=$abc$393652$new_new_n5578__
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT3 A[0]=u_8051_core.oc8051_alu_src_sel1.op3_r[6] A[1]=$abc$393652$new_new_n5578__ A[2]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5579__
.param INIT_VALUE 10100011
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[14] A[1]=$abc$393652$new_new_n5579__ A[2]=u_8051_core.oc8051_memory_interface1.pc[6] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5580__
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] A[1]=$abc$393652$new_new_n5556__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1_r[5] A[3]=u_8051_core.oc8051_decoder1.src_sel1[5] A[4]=u_8051_core.oc8051_decoder1.src_sel1[3] A[5]=u_8051_core.oc8051_decoder1.src_sel1[6] Y=$abc$393652$new_new_n5581__
.param INIT_VALUE 0000000000000000111100001111000000000000000000001010101000110011
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[5] A[1]=u_8051_core.oc8051_decoder1.src_sel1[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[5] A[3]=$abc$393652$new_new_n5581__ A[4]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5582__
.param INIT_VALUE 00001111000011110000000001110111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[13] A[1]=$abc$393652$new_new_n5582__ A[2]=u_8051_core.oc8051_memory_interface1.pc[5] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5583__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] A[1]=$abc$393652$new_new_n5559__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1_r[3] A[3]=u_8051_core.oc8051_decoder1.src_sel1[5] A[4]=u_8051_core.oc8051_decoder1.src_sel1[3] A[5]=u_8051_core.oc8051_decoder1.src_sel1[6] Y=$abc$393652$new_new_n5584__
.param INIT_VALUE 0000000000000000111100001111000000000000000000001010101000110011
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[3] A[1]=u_8051_core.oc8051_decoder1.src_sel1[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[3] A[3]=$abc$393652$new_new_n5584__ A[4]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5585__
.param INIT_VALUE 00001111000011110000000001110111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[11] A[1]=$abc$393652$new_new_n5585__ A[2]=u_8051_core.oc8051_memory_interface1.pc[3] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5586__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] A[1]=$abc$393652$new_new_n5566__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1_r[0] A[3]=u_8051_core.oc8051_decoder1.src_sel1[5] A[4]=u_8051_core.oc8051_decoder1.src_sel1[3] A[5]=u_8051_core.oc8051_decoder1.src_sel1[6] Y=$abc$393652$new_new_n5587__
.param INIT_VALUE 0000000000000000111100001111000000000000000000001010101000110011
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[0] A[1]=u_8051_core.oc8051_decoder1.src_sel1[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[0] A[3]=$abc$393652$new_new_n5587__ A[4]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5588__
.param INIT_VALUE 00001111000011110000000001110111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[8] A[1]=$abc$393652$new_new_n5588__ A[2]=u_8051_core.oc8051_memory_interface1.pc[0] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5589__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] A[1]=$abc$393652$new_new_n5553__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1_r[1] A[3]=u_8051_core.oc8051_decoder1.src_sel1[5] A[4]=u_8051_core.oc8051_decoder1.src_sel1[6] Y=$abc$393652$new_new_n5590__
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[1] A[1]=$abc$393652$new_new_n5590__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[1] A[3]=u_8051_core.oc8051_decoder1.src_sel1[3] A[4]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5591__
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[9] A[1]=$abc$393652$new_new_n5591__ A[2]=u_8051_core.oc8051_memory_interface1.pc[1] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5592__
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] A[1]=$abc$393652$new_new_n5571__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1_r[2] A[3]=u_8051_core.oc8051_decoder1.src_sel1[5] A[4]=u_8051_core.oc8051_decoder1.src_sel1[3] A[5]=u_8051_core.oc8051_decoder1.src_sel1[6] Y=$abc$393652$new_new_n5593__
.param INIT_VALUE 0000000000000000111100001111000000000000000000001010101000110011
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[2] A[1]=u_8051_core.oc8051_decoder1.src_sel1[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[2] A[3]=$abc$393652$new_new_n5593__ A[4]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5594__
.param INIT_VALUE 00001111000011110000000001110111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[10] A[1]=$abc$393652$new_new_n5594__ A[2]=u_8051_core.oc8051_memory_interface1.pc[2] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5595__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT6 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5564__ A[2]=$abc$393652$new_new_n5592__ A[3]=$abc$393652$new_new_n5576__ A[4]=$abc$393652$new_new_n5595__ A[5]=$abc$393652$new_new_n5586__ Y=$abc$393652$new_new_n5596__
.param INIT_VALUE 1100110000000011111111110010000011001100111111001111111111011111
.subckt LUT5 A[0]=$abc$393652$new_new_n5596__ A[1]=$abc$393652$new_new_n5576__ A[2]=$abc$393652$new_new_n5595__ A[3]=$abc$393652$new_new_n5586__ A[4]=$abc$393652$new_new_n5564__ Y=$abc$393652$new_new_n5597__
.param INIT_VALUE 00000000000000001011001010100000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] A[1]=$abc$393652$new_new_n5569__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1_r[4] A[3]=u_8051_core.oc8051_decoder1.src_sel1[5] A[4]=u_8051_core.oc8051_decoder1.src_sel1[6] Y=$abc$393652$new_new_n5598__
.param INIT_VALUE 00001111000011110101010111001100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[4] A[1]=$abc$393652$new_new_n5598__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[4] A[3]=u_8051_core.oc8051_decoder1.src_sel1[3] A[4]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5599__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[12] A[1]=$abc$393652$new_new_n5599__ A[2]=u_8051_core.oc8051_memory_interface1.pc[4] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5600__
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=$abc$393652$new_new_n5583__ A[1]=$abc$393652$new_new_n5586__ A[2]=$abc$393652$new_new_n5597__ A[3]=$abc$393652$new_new_n5600__ A[4]=$abc$393652$new_new_n5564__ A[5]=$abc$393652$new_new_n5576__ Y=$abc$393652$new_new_n5601__
.param INIT_VALUE 0000000000000000000000000000000000000000000000001111111010000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5564__ A[1]=$abc$393652$new_new_n5576__ A[2]=$abc$393652$new_new_n5580__ A[3]=$abc$393652$new_new_n5601__ A[4]=$abc$393652$new_new_n5583__ Y=$abc$393652$new_new_n5602__
.param INIT_VALUE 11001111100110100011000011001111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] A[1]=$abc$393652$new_new_n5562__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1_r[7] A[3]=u_8051_core.oc8051_decoder1.src_sel1[5] A[4]=u_8051_core.oc8051_decoder1.src_sel1[3] A[5]=u_8051_core.oc8051_decoder1.src_sel1[6] Y=$abc$393652$new_new_n5603__
.param INIT_VALUE 0000000000000000111100001111000000000000000000001010101000110011
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2_r[7] A[1]=u_8051_core.oc8051_decoder1.src_sel1[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[7] A[3]=$abc$393652$new_new_n5603__ A[4]=u_8051_core.oc8051_decoder1.src_sel1[2] Y=$abc$393652$new_new_n5604__
.param INIT_VALUE 00001111000011110000000001110111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc[15] A[1]=$abc$393652$new_new_n5604__ A[2]=u_8051_core.oc8051_memory_interface1.pc[7] A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_decoder1.src_sel1[4] Y=$abc$393652$new_new_n5605__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT6 A[0]=$abc$393652$new_new_n5576__ A[1]=$abc$393652$new_new_n5601__ A[2]=$abc$393652$new_new_n5583__ A[3]=$abc$393652$new_new_n5564__ A[4]=$abc$393652$new_new_n5580__ A[5]=$abc$393652$new_new_n5605__ Y=$abc$393652$new_new_n5606__
.param INIT_VALUE 1010101000000001101010101110001011111111010101000011111100111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5576__ A[1]=$abc$393652$new_new_n5564__ A[2]=$abc$393652$new_new_n5586__ A[3]=$abc$393652$new_new_n5597__ A[4]=$abc$393652$new_new_n5600__ Y=$abc$393652$new_new_n5607__
.param INIT_VALUE 11001111100110100011000011001111
.subckt LUT6 A[0]=$abc$393652$new_new_n5576__ A[1]=$abc$393652$new_new_n5597__ A[2]=$abc$393652$new_new_n5586__ A[3]=$abc$393652$new_new_n5564__ A[4]=$abc$393652$new_new_n5600__ A[5]=$abc$393652$new_new_n5583__ Y=$abc$393652$new_new_n5608__
.param INIT_VALUE 1010001000000001101000101110001011111111010101001111111100111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5564__ A[2]=$abc$393652$new_new_n5592__ A[3]=$abc$393652$new_new_n5576__ A[4]=$abc$393652$new_new_n5595__ Y=$abc$393652$new_new_n5609__
.param INIT_VALUE 11001111000100001100111111101111
.subckt LUT5 A[0]=$abc$393652$new_new_n5596__ A[1]=$abc$393652$new_new_n5609__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[1] A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[0] A[4]=$abc$393652$new_new_n5551__ Y=$abc$393652$new_new_n5610__
.param INIT_VALUE 00000000000000000111000101010000
.subckt LUT5 A[0]=$abc$393652$new_new_n5607__ A[1]=$abc$393652$new_new_n5608__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[3] A[3]=$abc$393652$new_new_n5610__ A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[2] Y=$abc$393652$new_new_n5611__
.param INIT_VALUE 00001100100011101000111011001111
.subckt LUT5 A[0]=$abc$393652$new_new_n5602__ A[1]=$abc$393652$new_new_n5606__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[5] A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[4] A[4]=$abc$393652$new_new_n5611__ Y=$abc$393652$new_new_n5612__
.param INIT_VALUE 10001110110011110000110010001110
.subckt LUT6 A[0]=$abc$393652$new_new_n5601__ A[1]=$abc$393652$new_new_n5583__ A[2]=$abc$393652$new_new_n5576__ A[3]=$abc$393652$new_new_n5580__ A[4]=$abc$393652$new_new_n5564__ A[5]=$abc$393652$new_new_n5605__ Y=$abc$393652$new_new_n5613__
.param INIT_VALUE 0000000000000000011100000111011100000000000000000000111000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5612__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[6] A[3]=$abc$393652$new_new_n5613__ Y=$abc$224612$li041_li041
.param INIT_VALUE 1011111001000001
.subckt LUT4 A[0]=$abc$393652$new_new_n5605__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[7] A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5615__
.param INIT_VALUE 0011001100110101
.subckt LUT4 A[0]=$abc$393652$new_new_n5572__ A[1]=$abc$393652$new_new_n5567__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5616__
.param INIT_VALUE 0101001100000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5560__ A[1]=$abc$393652$new_new_n5554__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5617__
.param INIT_VALUE 0101001100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5554__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[2] A[2]=$abc$393652$new_new_n5567__ A[3]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[1] A[4]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[5]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5618__
.param INIT_VALUE 0001000100010111000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5616__ A[1]=$abc$393652$new_new_n5617__ A[2]=$abc$393652$new_new_n5618__ A[3]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[4] A[4]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[3] Y=$abc$393652$new_new_n5619__
.param INIT_VALUE 01111111000100110011011100000001
.subckt LUT5 A[0]=$abc$393652$new_new_n5560__ A[1]=$abc$393652$new_new_n5557__ A[2]=$abc$393652$new_new_n5554__ A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[4]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5620__
.param INIT_VALUE 11001100101010101111000011111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5572__ A[1]=$abc$393652$new_new_n5570__ A[2]=$abc$393652$new_new_n5567__ A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[4]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5621__
.param INIT_VALUE 11001100101010101111000011111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5619__ A[1]=$abc$393652$new_new_n5620__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[6] A[3]=$abc$393652$new_new_n5621__ A[4]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[5] Y=$abc$393652$new_new_n5622__
.param INIT_VALUE 11111100111010001110100011000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5575__ A[1]=$abc$393652$new_new_n5572__ A[2]=$abc$393652$new_new_n5570__ A[3]=$abc$393652$new_new_n5567__ A[4]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] A[5]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] Y=$abc$393652$new_new_n5623__
.param INIT_VALUE 1010101010101010110011001100110011110000111100001111111100000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5557__ A[1]=$abc$393652$new_new_n5570__ Y=$abc$393652$new_new_n5624__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=$abc$393652$new_new_n5557__ A[1]=$abc$393652$new_new_n5560__ A[2]=$abc$393652$new_new_n5563__ A[3]=$abc$393652$new_new_n5570__ A[4]=$abc$393652$new_new_n5572__ A[5]=$abc$393652$new_new_n5575__ Y=$abc$393652$new_new_n5625__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5624__ A[1]=$abc$393652$new_new_n5625__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[4]=$abc$393652$new_new_n5575__ A[5]=$abc$393652$new_new_n5563__ Y=$abc$393652$new_new_n5626__
.param INIT_VALUE 0000000100000011000000110011001100000011001100110000001100110011
.subckt LUT6 A[0]=$abc$393652$new_new_n5563__ A[1]=$abc$393652$new_new_n5560__ A[2]=$abc$393652$new_new_n5557__ A[3]=$abc$393652$new_new_n5554__ A[4]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] A[5]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] Y=$abc$393652$new_new_n5627__
.param INIT_VALUE 1010101010101010110011001100110011110000111100001111111100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5615__ A[1]=$abc$393652$new_new_n5622__ A[2]=$abc$393652$new_new_n5623__ A[3]=$abc$393652$new_new_n5626__ A[4]=$abc$393652$new_new_n5627__ Y=$abc$224612$li020_li020
.param INIT_VALUE 00000000110101000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[0] A[1]=$abc$393652$new_new_n5554__ A[2]=$abc$224612$li020_li020 A[3]=$abc$393652$new_new_n5567__ A[4]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[1] Y=$abc$393652$new_new_n5629__
.param INIT_VALUE 11111111100011101100110011101000
.subckt LUT3 A[0]=$abc$393652$new_new_n5629__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5630__
.param INIT_VALUE 01000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5616__ A[1]=$abc$393652$new_new_n5618__ Y=$abc$393652$new_new_n5631__
.param INIT_VALUE 1001
.subckt LUT6 A[0]=$abc$393652$new_new_n5586__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[3] A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[3]=$abc$393652$new_new_n5631__ A[4]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] A[5]=$abc$224612$li020_li020 Y=$abc$393652$new_new_n5632__
.param INIT_VALUE 1100110000110011110010100011010111001100110011001100101011001010
.subckt LUT3 A[0]=$abc$393652$new_new_n5567__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[1] A[2]=$abc$393652$new_new_n5554__ Y=$abc$393652$new_new_n5633__
.param INIT_VALUE 00011110
.subckt LUT6 A[0]=$abc$393652$new_new_n5595__ A[1]=$abc$393652$new_new_n5633__ A[2]=$abc$224612$li020_li020 A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[4]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[2] A[5]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$393652$new_new_n5634__
.param INIT_VALUE 1100000000000000001111111111111100000000010101011111111101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n5630__ A[1]=$abc$393652$new_new_n5632__ A[2]=$abc$393652$new_new_n5617__ A[3]=$abc$393652$new_new_n5634__ A[4]=$abc$393652$new_new_n5616__ Y=$abc$393652$new_new_n5635__
.param INIT_VALUE 00001100010011010100110111001111
.subckt LUT2 A[0]=$abc$393652$new_new_n5619__ A[1]=$abc$393652$new_new_n5621__ Y=$abc$393652$new_new_n5636__
.param INIT_VALUE 0110
.subckt LUT6 A[0]=$abc$393652$new_new_n5583__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[5] A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] A[4]=$abc$393652$new_new_n5636__ A[5]=$abc$224612$li020_li020 Y=$abc$393652$new_new_n5637__
.param INIT_VALUE 0011001100110101110011001100101011001100110010101100110011001010
.subckt LUT4 A[0]=$abc$393652$new_new_n5616__ A[1]=$abc$393652$new_new_n5618__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[3] A[3]=$abc$393652$new_new_n5617__ Y=$abc$393652$new_new_n5638__
.param INIT_VALUE 0111000110001110
.subckt LUT6 A[0]=$abc$393652$new_new_n5600__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[4] A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] A[4]=$abc$393652$new_new_n5638__ A[5]=$abc$224612$li020_li020 Y=$abc$393652$new_new_n5639__
.param INIT_VALUE 0011001100110101110011001100101011001100110010101100110011001010
.subckt LUT5 A[0]=$abc$393652$new_new_n5635__ A[1]=$abc$393652$new_new_n5637__ A[2]=$abc$393652$new_new_n5620__ A[3]=$abc$393652$new_new_n5639__ A[4]=$abc$393652$new_new_n5621__ Y=$abc$393652$new_new_n5640__
.param INIT_VALUE 00000011000101110001011100111111
.subckt LUT4 A[0]=$abc$393652$new_new_n5619__ A[1]=$abc$393652$new_new_n5621__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[5] A[3]=$abc$393652$new_new_n5620__ Y=$abc$393652$new_new_n5641__
.param INIT_VALUE 0001011111101000
.subckt LUT6 A[0]=$abc$393652$new_new_n5580__ A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[6] A[2]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] A[4]=$abc$393652$new_new_n5641__ A[5]=$abc$224612$li020_li020 Y=$abc$393652$new_new_n5642__
.param INIT_VALUE 0011001100110101110011001100101011001100110010101100110011001010
.subckt LUT3 A[0]=$abc$393652$new_new_n5640__ A[1]=$abc$393652$new_new_n5642__ A[2]=$abc$393652$new_new_n5623__ Y=$abc$393652$new_new_n5643__
.param INIT_VALUE 00101011
.subckt LUT6 A[0]=$abc$393652$new_new_n5643__ A[1]=$abc$393652$new_new_n5622__ A[2]=$abc$393652$new_new_n5623__ A[3]=$abc$393652$new_new_n5615__ A[4]=$abc$393652$new_new_n5627__ A[5]=$abc$393652$new_new_n5626__ Y=$abc$224612$li019_li019
.param INIT_VALUE 0000000000000000000000000000000001010101110101110000000001010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5567__ A[2]=$abc$224612$li019_li019 A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[4]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[0] A[5]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$224612$li025_li025
.param INIT_VALUE 1100111111111111001100000000000011111111101010100000000010101010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[2] A[2]=u_8051_core.oc8051_decoder1.alu_op[3] Y=$abc$393652$new_new_n5646__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$abc$393652$new_new_n5605__ A[1]=u_8051_core.oc8051_decoder1.alu_op[0] A[2]=u_8051_core.oc8051_decoder1.alu_op[1] A[3]=$abc$393652$new_new_n5567__ A[4]=$abc$393652$new_new_n5589__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$393652$new_new_n5647__
.param INIT_VALUE 1101000000010011110111111101000011111111000000001111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5568__ A[1]=$abc$393652$new_new_n5573__ A[2]=$abc$393652$new_new_n5561__ A[3]=$abc$393652$new_new_n5555__ A[4]=u_8051_core.oc8051_ram_top1.bit_select[0] A[5]=u_8051_core.oc8051_ram_top1.bit_select[1] Y=$abc$393652$new_new_n5648__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.wr_data_r[2] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data[2] A[2]=u_8051_core.oc8051_ram_top1.rd_en_r Y=$abc$393652$new_new_n5649__
.param INIT_VALUE 01010011
.subckt LUT6 A[0]=$abc$393652$new_new_n5649__ A[1]=$abc$393652$new_new_n5565__ A[2]=$abc$393652$new_new_n5558__ A[3]=$abc$393652$new_new_n5552__ A[4]=u_8051_core.oc8051_ram_top1.bit_select[0] A[5]=u_8051_core.oc8051_ram_top1.bit_select[1] Y=$abc$393652$new_new_n5650__
.param INIT_VALUE 1111000011110000101010101010101011111111000000001100110011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.bit_out A[1]=$abc$393652$new_new_n5648__ A[2]=$abc$393652$new_new_n5650__ A[3]=u_8051_core.oc8051_memory_interface1.rd_ind A[4]=u_8051_core.oc8051_memory_interface1.rd_addr_r A[5]=u_8051_core.oc8051_ram_top1.bit_select[2] Y=$abc$393652$new_new_n5651__
.param INIT_VALUE 1100110001010101110011001100110011110000010101011111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.cy_sel[2] A[1]=u_8051_core.cy A[2]=$abc$393652$new_new_n5651__ A[3]=u_8051_core.oc8051_decoder1.cy_sel[3] A[4]=u_8051_core.oc8051_decoder1.cy_sel[1] Y=$abc$393652$new_new_n5652__
.param INIT_VALUE 00000000111100000000000001110111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[2] A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_decoder1.alu_op[0] Y=$abc$393652$new_new_n5653__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[1] A[2]=u_8051_core.oc8051_decoder1.alu_op[2] A[3]=u_8051_core.oc8051_decoder1.alu_op[3] Y=$abc$393652$new_new_n5654__
.param INIT_VALUE 0001000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5652__ A[1]=$abc$393652$new_new_n5567__ A[2]=$abc$393652$new_new_n5592__ A[3]=$abc$393652$new_new_n5654__ A[4]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5655__
.param INIT_VALUE 00001100110011000000111110101010
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=u_8051_core.oc8051_decoder1.alu_op[2] A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_decoder1.alu_op[3] Y=$abc$393652$new_new_n5656__
.param INIT_VALUE 00001010000011000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[2] A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_decoder1.alu_op[0] Y=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[2] A[3]=u_8051_core.oc8051_decoder1.alu_op[0] A[4]=u_8051_core.oc8051_decoder1.alu_op[1] Y=$abc$393652$new_new_n5658__
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[2] A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_decoder1.alu_op[0] Y=$abc$393652$new_new_n5659__
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5658__ A[1]=$abc$393652$new_new_n5659__ A[2]=$abc$393652$new_new_n5652__ A[3]=$abc$393652$new_new_n5567__ Y=$abc$393652$new_new_n5660__
.param INIT_VALUE 0000111011100000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[1] A[3]=u_8051_core.oc8051_decoder1.alu_op[0] A[4]=u_8051_core.oc8051_decoder1.alu_op[2] Y=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT6 A[0]=$abc$224612$li041_li041 A[1]=$abc$224612$li025_li025 A[2]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[3]=$abc$393652$new_new_n5660__ A[4]=$abc$393652$new_new_n5589__ A[5]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5662__
.param INIT_VALUE 1100110011001100110011001100110000000000101011111010111110100000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[0] A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_decoder1.alu_op[2] Y=$abc$393652$new_new_n5663__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[2] A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$393652$new_new_n5664__
.param INIT_VALUE 00000000000000001010110011001100
.subckt LUT6 A[0]=$abc$393652$new_new_n5655__ A[1]=$abc$393652$new_new_n5647__ A[2]=$abc$393652$new_new_n5656__ A[3]=$abc$393652$new_new_n5662__ A[4]=$abc$393652$new_new_n5663__ A[5]=$abc$393652$new_new_n5664__ Y=$abc$224612$li000_li000
.param INIT_VALUE 0101001101010011010100110101001100000000111111111111111100000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5564__ A[1]=$abc$393652$new_new_n5605__ Y=$abc$393652$new_new_n5666__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n5612__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[6] A[2]=$abc$393652$new_new_n5551__ A[3]=$abc$393652$new_new_n5666__ A[4]=$abc$393652$new_new_n5613__ A[5]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[7] Y=$abc$224612$li042_li042
.param INIT_VALUE 0000001000000010111101000000101100001101000011011111101100000100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[0] A[1]=$abc$224612$li019_li019 A[2]=$abc$393652$new_new_n5567__ A[3]=$abc$224612$li020_li020 A[4]=$abc$393652$new_new_n5554__ Y=$abc$393652$new_new_n5668__
.param INIT_VALUE 11110100111110110011100000110111
.subckt LUT5 A[0]=$abc$393652$new_new_n5592__ A[1]=$abc$393652$new_new_n5668__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_rem[1] A[3]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[4]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$224612$li026_li026
.param INIT_VALUE 11000011111100001111000010101010
.subckt LUT5 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5554__ A[2]=$abc$393652$new_new_n5595__ A[3]=$abc$393652$new_new_n5654__ A[4]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5670__
.param INIT_VALUE 00001100110011000000111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5589__ A[1]=u_8051_core.oc8051_decoder1.alu_op[0] A[2]=u_8051_core.oc8051_decoder1.alu_op[1] A[3]=$abc$393652$new_new_n5554__ A[4]=$abc$393652$new_new_n5592__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$393652$new_new_n5671__
.param INIT_VALUE 1101000000010011110111111101000011111111000000001111111111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.alu_op[3] A[2]=u_8051_core.oc8051_decoder1.alu_op[1] A[3]=u_8051_core.oc8051_decoder1.alu_op[2] A[4]=u_8051_core.oc8051_decoder1.alu_op[0] Y=$abc$393652$new_new_n5672__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5595__ A[1]=$abc$393652$new_new_n5663__ A[2]=$abc$393652$new_new_n5586__ A[3]=u_8051_core.oc8051_alu1.srcAc A[4]=$abc$393652$new_new_n5592__ A[5]=$abc$393652$new_new_n5672__ Y=$abc$393652$new_new_n5673__
.param INIT_VALUE 1111111111110000000000000101111111001100110011000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5659__ A[1]=$abc$393652$new_new_n5658__ A[2]=$abc$393652$new_new_n5652__ A[3]=$abc$393652$new_new_n5567__ A[4]=$abc$393652$new_new_n5589__ A[5]=$abc$393652$new_new_n5554__ Y=$abc$393652$new_new_n5674__
.param INIT_VALUE 0000101010101110000011001100111011101100110000001110101010100000
.subckt LUT3 A[0]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$393652$new_new_n5663__ A[2]=$abc$393652$new_new_n5672__ Y=$abc$393652$new_new_n5675__
.param INIT_VALUE 00000001
.subckt LUT5 A[0]=$abc$224612$li042_li042 A[1]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[2]=$abc$393652$new_new_n5674__ A[3]=$abc$393652$new_new_n5592__ A[4]=$abc$393652$new_new_n5675__ Y=$abc$393652$new_new_n5676__
.param INIT_VALUE 00001011101110001011101110111011
.subckt LUT4 A[0]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$224612$li026_li026 A[2]=$abc$393652$new_new_n5673__ A[3]=$abc$393652$new_new_n5676__ Y=$abc$393652$new_new_n5677__
.param INIT_VALUE 0000110100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5671__ A[1]=$abc$393652$new_new_n5670__ A[2]=$abc$393652$new_new_n5677__ A[3]=$abc$393652$new_new_n5656__ A[4]=$abc$393652$new_new_n5664__ Y=$abc$224612$li001_li001
.param INIT_VALUE 00110011010101011111000011110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5564__ A[1]=$abc$393652$new_new_n5605__ A[2]=$abc$393652$new_new_n5612__ A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[6] A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[7] A[5]=$abc$393652$new_new_n5613__ Y=$abc$393652$new_new_n5679__
.param INIT_VALUE 0000000011110000111111111111111110110000101110111111101111111111
.subckt LUT3 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5679__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[8] Y=$abc$224612$li043_li043
.param INIT_VALUE 01000001
.subckt LUT4 A[0]=$abc$224612$li019_li019 A[1]=$abc$393652$new_new_n5630__ A[2]=$abc$393652$new_new_n5616__ A[3]=$abc$393652$new_new_n5634__ Y=$abc$224612$li027_li027
.param INIT_VALUE 0010100011010111
.subckt LUT6 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5592__ A[2]=$abc$393652$new_new_n5554__ A[3]=$abc$393652$new_new_n5652__ A[4]=$abc$393652$new_new_n5567__ A[5]=$abc$393652$new_new_n5572__ Y=$abc$393652$new_new_n5682__
.param INIT_VALUE 1111110011101000111010001100000000000011000101110001011100111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5592__ A[2]=$abc$393652$new_new_n5554__ A[3]=$abc$393652$new_new_n5652__ A[4]=$abc$393652$new_new_n5567__ A[5]=$abc$393652$new_new_n5572__ Y=$abc$393652$new_new_n5683__
.param INIT_VALUE 0000110010001110100011101100111111110011011100010111000100110000
.subckt LUT4 A[0]=$abc$393652$new_new_n5683__ A[1]=$abc$393652$new_new_n5659__ A[2]=$abc$393652$new_new_n5682__ A[3]=$abc$393652$new_new_n5658__ Y=$abc$393652$new_new_n5684__
.param INIT_VALUE 0111000001110111
.subckt LUT5 A[0]=$abc$224612$li043_li043 A[1]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[2]=$abc$393652$new_new_n5595__ A[3]=$abc$393652$new_new_n5684__ A[4]=$abc$393652$new_new_n5675__ Y=$abc$393652$new_new_n5685__
.param INIT_VALUE 01000111111101000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5586__ A[1]=$abc$393652$new_new_n5663__ A[2]=$abc$393652$new_new_n5592__ A[3]=u_8051_core.oc8051_alu1.srcAc A[4]=$abc$393652$new_new_n5672__ A[5]=$abc$393652$new_new_n5595__ Y=$abc$393652$new_new_n5686__
.param INIT_VALUE 1111000011110101001100110011001111001111110011001111111111111111
.subckt LUT3 A[0]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$224612$li027_li027 A[2]=$abc$393652$new_new_n5686__ Y=$abc$393652$new_new_n5687__
.param INIT_VALUE 11010000
.subckt LUT5 A[0]=$abc$393652$new_new_n5592__ A[1]=$abc$393652$new_new_n5572__ A[2]=$abc$393652$new_new_n5586__ A[3]=$abc$393652$new_new_n5654__ A[4]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5688__
.param INIT_VALUE 00001100110011000000111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5592__ A[1]=u_8051_core.oc8051_decoder1.alu_op[0] A[2]=u_8051_core.oc8051_decoder1.alu_op[1] A[3]=$abc$393652$new_new_n5572__ A[4]=$abc$393652$new_new_n5595__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$393652$new_new_n5689__
.param INIT_VALUE 1101000000010011110111111101000011111111000000001111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5689__ A[1]=$abc$393652$new_new_n5688__ A[2]=$abc$393652$new_new_n5687__ A[3]=$abc$393652$new_new_n5685__ A[4]=$abc$393652$new_new_n5656__ A[5]=$abc$393652$new_new_n5664__ Y=$abc$224612$li002_li002
.param INIT_VALUE 0011001100110011010101010101010100000000111100000000000011110000
.subckt LUT4 A[0]=$abc$393652$new_new_n5679__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[8] A[2]=$abc$393652$new_new_n5551__ A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[9] Y=$abc$224612$li044_li044
.param INIT_VALUE 0000101100000100
.subckt LUT6 A[0]=$abc$224612$li019_li019 A[1]=$abc$393652$new_new_n5630__ A[2]=$abc$393652$new_new_n5634__ A[3]=$abc$393652$new_new_n5616__ A[4]=$abc$393652$new_new_n5617__ A[5]=$abc$393652$new_new_n5632__ Y=$abc$224612$li028_li028
.param INIT_VALUE 1111110111010101010101110111111100000010001010101010100010000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5595__ A[1]=$abc$393652$new_new_n5560__ A[2]=$abc$393652$new_new_n5600__ A[3]=$abc$393652$new_new_n5654__ A[4]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5693__
.param INIT_VALUE 00001100110011000000111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5595__ A[1]=u_8051_core.oc8051_decoder1.alu_op[0] A[2]=u_8051_core.oc8051_decoder1.alu_op[1] A[3]=$abc$393652$new_new_n5560__ A[4]=$abc$393652$new_new_n5586__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$393652$new_new_n5694__
.param INIT_VALUE 1101000000010011110111111101000011111111000000001111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5663__ A[1]=u_8051_core.oc8051_alu1.srcAc A[2]=$abc$393652$new_new_n5595__ A[3]=$abc$393652$new_new_n5592__ A[4]=$abc$393652$new_new_n5672__ A[5]=$abc$393652$new_new_n5586__ Y=$abc$393652$new_new_n5695__
.param INIT_VALUE 1111111111110000111111111111111100010001000101010101010101010101
.subckt LUT4 A[0]=$abc$393652$new_new_n5595__ A[1]=$abc$393652$new_new_n5572__ A[2]=$abc$393652$new_new_n5560__ A[3]=$abc$393652$new_new_n5682__ Y=$abc$393652$new_new_n5696__
.param INIT_VALUE 1100001110100101
.subckt LUT5 A[0]=$abc$393652$new_new_n5572__ A[1]=$abc$393652$new_new_n5595__ A[2]=$abc$393652$new_new_n5560__ A[3]=$abc$393652$new_new_n5683__ A[4]=$abc$393652$new_new_n5659__ Y=$abc$393652$new_new_n5697__
.param INIT_VALUE 11000011010110100000000000000000
.subckt LUT6 A[0]=$abc$224612$li044_li044 A[1]=$abc$393652$new_new_n5696__ A[2]=$abc$393652$new_new_n5658__ A[3]=$abc$393652$new_new_n5697__ A[4]=$abc$393652$new_new_n5586__ A[5]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5698__
.param INIT_VALUE 1010101010101010101010101010101000000000110011111111111100110000
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=u_8051_core.oc8051_decoder1.alu_op[1] A[2]=$abc$224612$li028_li028 A[3]=$abc$393652$new_new_n5698__ A[4]=$abc$393652$new_new_n5695__ A[5]=$abc$393652$new_new_n5675__ Y=$abc$393652$new_new_n5699__
.param INIT_VALUE 0000000011111111000000001111111111101111111011110000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5694__ A[1]=$abc$393652$new_new_n5693__ A[2]=$abc$393652$new_new_n5699__ A[3]=$abc$393652$new_new_n5656__ A[4]=$abc$393652$new_new_n5664__ Y=$abc$224612$li003_li003
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n5679__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[8] A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[9] A[3]=$abc$393652$new_new_n5551__ A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[10] Y=$abc$224612$li045_li045
.param INIT_VALUE 00000000101111110000000001000000
.subckt LUT4 A[0]=$abc$224612$li019_li019 A[1]=$abc$393652$new_new_n5635__ A[2]=$abc$393652$new_new_n5621__ A[3]=$abc$393652$new_new_n5639__ Y=$abc$224612$li029_li029
.param INIT_VALUE 1101011100101000
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=$abc$393652$new_new_n5586__ A[2]=$abc$393652$new_new_n5570__ A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=$abc$393652$new_new_n5600__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$393652$new_new_n5703__
.param INIT_VALUE 1100110011111010110011000000111100001111000011110000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5570__ A[1]=$abc$393652$new_new_n5600__ A[2]=$abc$393652$new_new_n5653__ A[3]=$abc$393652$new_new_n5652__ A[4]=$abc$393652$new_new_n5664__ Y=$abc$393652$new_new_n5704__
.param INIT_VALUE 11001111010111110000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5560__ A[1]=$abc$393652$new_new_n5586__ A[2]=$abc$393652$new_new_n5696__ Y=$abc$393652$new_new_n5705__
.param INIT_VALUE 01010011
.subckt LUT5 A[0]=$abc$393652$new_new_n5572__ A[1]=$abc$393652$new_new_n5595__ A[2]=$abc$393652$new_new_n5560__ A[3]=$abc$393652$new_new_n5586__ A[4]=$abc$393652$new_new_n5683__ Y=$abc$393652$new_new_n5706__
.param INIT_VALUE 00110000111100111010000011111010
.subckt LUT5 A[0]=$abc$393652$new_new_n5705__ A[1]=$abc$393652$new_new_n5658__ A[2]=$abc$393652$new_new_n5706__ A[3]=$abc$393652$new_new_n5659__ A[4]=$abc$393652$new_new_n5570__ Y=$abc$393652$new_new_n5707__
.param INIT_VALUE 01110000011101110000101110111011
.subckt LUT6 A[0]=$abc$393652$new_new_n5663__ A[1]=$abc$393652$new_new_n5595__ A[2]=$abc$393652$new_new_n5592__ A[3]=$abc$393652$new_new_n5586__ A[4]=$abc$393652$new_new_n5672__ A[5]=$abc$393652$new_new_n5600__ Y=$abc$393652$new_new_n5708__
.param INIT_VALUE 0000000101010101010101010101010111111100000000001111111111111111
.subckt LUT5 A[0]=$abc$224612$li045_li045 A[1]=$abc$393652$new_new_n5707__ A[2]=$abc$393652$new_new_n5600__ A[3]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=$abc$393652$new_new_n5708__ Y=$abc$393652$new_new_n5709__
.param INIT_VALUE 10001010110000110000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5709__ A[1]=$abc$224612$li029_li029 A[2]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[3]=$abc$393652$new_new_n5675__ A[4]=$abc$393652$new_new_n5708__ A[5]=$abc$393652$new_new_n5664__ Y=$abc$393652$new_new_n5710__
.param INIT_VALUE 0000000000000000000000000000000010001010110011111000101010001010
.subckt LUT6 A[0]=$abc$393652$new_new_n5583__ A[1]=$abc$393652$new_new_n5703__ A[2]=$abc$393652$new_new_n5704__ A[3]=$abc$393652$new_new_n5653__ A[4]=$abc$393652$new_new_n5654__ A[5]=$abc$393652$new_new_n5710__ Y=$abc$224612$li004_li004
.param INIT_VALUE 1111111111111111111111111111111111110000101000001111000011000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5679__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[8] A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[9] A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[10] Y=$abc$393652$new_new_n5712__
.param INIT_VALUE 0100000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5712__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[11] Y=$abc$224612$li046_li046
.param INIT_VALUE 00010100
.subckt LUT6 A[0]=$abc$224612$li019_li019 A[1]=$abc$393652$new_new_n5635__ A[2]=$abc$393652$new_new_n5639__ A[3]=$abc$393652$new_new_n5621__ A[4]=$abc$393652$new_new_n5620__ A[5]=$abc$393652$new_new_n5637__ Y=$abc$224612$li030_li030
.param INIT_VALUE 1111110111010101010101110111111100000010001010101010100010000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5705__ A[1]=$abc$393652$new_new_n5600__ A[2]=$abc$393652$new_new_n5570__ A[3]=$abc$393652$new_new_n5557__ Y=$abc$393652$new_new_n5715__
.param INIT_VALUE 1101010000101011
.subckt LUT4 A[0]=$abc$393652$new_new_n5706__ A[1]=$abc$393652$new_new_n5600__ A[2]=$abc$393652$new_new_n5570__ A[3]=$abc$393652$new_new_n5557__ Y=$abc$393652$new_new_n5716__
.param INIT_VALUE 0100110110110010
.subckt LUT6 A[0]=$abc$393652$new_new_n5715__ A[1]=$abc$393652$new_new_n5716__ A[2]=$abc$393652$new_new_n5659__ A[3]=$abc$393652$new_new_n5658__ A[4]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[5]=$abc$393652$new_new_n5583__ Y=$abc$393652$new_new_n5717__
.param INIT_VALUE 0010101000111111001010100011111111111111111111111101010111000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5717__ A[1]=$abc$224612$li030_li030 A[2]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5718__
.param INIT_VALUE 00110101
.subckt LUT4 A[0]=$abc$393652$new_new_n5592__ A[1]=$abc$393652$new_new_n5595__ A[2]=$abc$393652$new_new_n5600__ A[3]=$abc$393652$new_new_n5586__ Y=$abc$393652$new_new_n5719__
.param INIT_VALUE 1110000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5580__ A[1]=$abc$393652$new_new_n5663__ A[2]=$abc$393652$new_new_n5605__ A[3]=$abc$393652$new_new_n5652__ A[4]=$abc$393652$new_new_n5719__ A[5]=$abc$393652$new_new_n5583__ Y=$abc$393652$new_new_n5720__
.param INIT_VALUE 0000001100000000001100000011001111101100111111111101111111001100
.subckt LUT6 A[0]=$abc$393652$new_new_n5718__ A[1]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[2]=$abc$224612$li046_li046 A[3]=$abc$393652$new_new_n5720__ A[4]=$abc$393652$new_new_n5672__ A[5]=$abc$393652$new_new_n5663__ Y=$abc$393652$new_new_n5721__
.param INIT_VALUE 1111001100000000111100110000000000000000111100110101000101010001
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=$abc$393652$new_new_n5600__ A[2]=$abc$393652$new_new_n5557__ A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=$abc$393652$new_new_n5583__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$393652$new_new_n5722__
.param INIT_VALUE 1100110011111010110011000000111100001111000011110000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5722__ A[1]=$abc$393652$new_new_n5721__ A[2]=$abc$393652$new_new_n5580__ A[3]=$abc$393652$new_new_n5664__ A[4]=$abc$393652$new_new_n5654__ Y=$abc$393652$new_new_n5723__
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT5 A[0]=$abc$393652$new_new_n5557__ A[1]=$abc$393652$new_new_n5583__ A[2]=$abc$393652$new_new_n5723__ A[3]=$abc$393652$new_new_n5652__ A[4]=$abc$393652$new_new_n5653__ Y=$abc$224612$li005_li005
.param INIT_VALUE 11001111010111110000111100001111
.subckt LUT4 A[0]=$abc$224612$li019_li019 A[1]=$abc$393652$new_new_n5640__ A[2]=$abc$393652$new_new_n5623__ A[3]=$abc$393652$new_new_n5642__ Y=$abc$224612$li031_li031
.param INIT_VALUE 0111110110000010
.subckt LUT5 A[0]=$abc$393652$new_new_n5580__ A[1]=$abc$393652$new_new_n5605__ A[2]=$abc$393652$new_new_n5652__ A[3]=$abc$393652$new_new_n5719__ A[4]=$abc$393652$new_new_n5583__ Y=$abc$393652$new_new_n5726__
.param INIT_VALUE 11001111111111111111111101110000
.subckt LUT3 A[0]=$abc$393652$new_new_n5583__ A[1]=$abc$393652$new_new_n5557__ A[2]=$abc$393652$new_new_n5716__ Y=$abc$393652$new_new_n5727__
.param INIT_VALUE 01011100
.subckt LUT5 A[0]=$abc$393652$new_new_n5557__ A[1]=$abc$393652$new_new_n5583__ A[2]=$abc$393652$new_new_n5715__ A[3]=$abc$393652$new_new_n5575__ A[4]=$abc$393652$new_new_n5658__ Y=$abc$393652$new_new_n5728__
.param INIT_VALUE 01010011101011000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5659__ A[1]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[2]=$abc$393652$new_new_n5728__ A[3]=$abc$393652$new_new_n5575__ A[4]=$abc$393652$new_new_n5727__ A[5]=$abc$393652$new_new_n5580__ Y=$abc$393652$new_new_n5729__
.param INIT_VALUE 0000111100000101000001010000111111111100111111101111111011111100
.subckt LUT6 A[0]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[11] A[2]=$abc$393652$new_new_n5712__ A[3]=$abc$393652$new_new_n5551__ A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[12] A[5]=$abc$393652$new_new_n5729__ Y=$abc$393652$new_new_n5730__
.param INIT_VALUE 0101010101111111010101011101010100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$224612$li031_li031 A[1]=$abc$393652$new_new_n5726__ A[2]=$abc$393652$new_new_n5672__ A[3]=$abc$393652$new_new_n5663__ A[4]=$abc$393652$new_new_n5730__ A[5]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5731__
.param INIT_VALUE 1010101010101010101010101010101000000000110011111111111100110000
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=$abc$393652$new_new_n5583__ A[2]=$abc$393652$new_new_n5580__ A[3]=$abc$393652$new_new_n5575__ A[4]=u_8051_core.oc8051_decoder1.alu_op[1] A[5]=$abc$393652$new_new_n5646__ Y=$abc$393652$new_new_n5732__
.param INIT_VALUE 1100110000111100111100000101111100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5652__ A[1]=$abc$393652$new_new_n5580__ A[2]=$abc$393652$new_new_n5654__ A[3]=$abc$393652$new_new_n5575__ A[4]=$abc$393652$new_new_n5732__ A[5]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5733__
.param INIT_VALUE 0111011100100010011101110010001011110000111111001111111111110011
.subckt LUT5 A[0]=$abc$393652$new_new_n5605__ A[1]=$abc$393652$new_new_n5654__ A[2]=$abc$393652$new_new_n5733__ A[3]=$abc$393652$new_new_n5731__ A[4]=$abc$393652$new_new_n5664__ Y=$abc$224612$li006_li006
.param INIT_VALUE 10001111100011111111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5626__ A[1]=$abc$393652$new_new_n5622__ A[2]=$abc$393652$new_new_n5623__ A[3]=$abc$393652$new_new_n5643__ A[4]=$abc$393652$new_new_n5627__ A[5]=$abc$393652$new_new_n5615__ Y=$abc$224612$li032_li032
.param INIT_VALUE 0000000000000000000000000000000010101010111010111111111110101010
.subckt LUT6 A[0]=$abc$393652$new_new_n5605__ A[1]=$abc$393652$new_new_n5563__ A[2]=$abc$393652$new_new_n5653__ A[3]=$abc$393652$new_new_n5654__ A[4]=$abc$393652$new_new_n5652__ A[5]=u_8051_core.oc8051_decoder1.alu_op[0] Y=$abc$393652$new_new_n5736__
.param INIT_VALUE 1111111101010000000000001100000011111111111100001111111111110000
.subckt LUT5 A[0]=$abc$393652$new_new_n5719__ A[1]=$abc$393652$new_new_n5583__ A[2]=$abc$393652$new_new_n5580__ A[3]=$abc$393652$new_new_n5652__ A[4]=$abc$393652$new_new_n5605__ Y=$abc$393652$new_new_n5737__
.param INIT_VALUE 11111100111111100111111100000001
.subckt LUT6 A[0]=$abc$393652$new_new_n5551__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[11] A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[12] A[3]=$abc$393652$new_new_n5712__ A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[13] A[5]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5738__
.param INIT_VALUE 1110101010101010101111111111111100000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5557__ A[1]=$abc$393652$new_new_n5583__ A[2]=$abc$393652$new_new_n5575__ A[3]=$abc$393652$new_new_n5580__ A[4]=$abc$393652$new_new_n5715__ Y=$abc$393652$new_new_n5739__
.param INIT_VALUE 11111010101000001111110011000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5727__ A[1]=$abc$393652$new_new_n5580__ A[2]=$abc$393652$new_new_n5575__ Y=$abc$393652$new_new_n5740__
.param INIT_VALUE 10110010
.subckt LUT5 A[0]=$abc$393652$new_new_n5739__ A[1]=$abc$393652$new_new_n5658__ A[2]=$abc$393652$new_new_n5740__ A[3]=$abc$393652$new_new_n5659__ A[4]=$abc$393652$new_new_n5563__ Y=$abc$393652$new_new_n5741__
.param INIT_VALUE 10110000101110110000011101110111
.subckt LUT5 A[0]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$393652$new_new_n5675__ A[2]=$abc$393652$new_new_n5663__ A[3]=$abc$393652$new_new_n5741__ A[4]=$abc$393652$new_new_n5605__ Y=$abc$393652$new_new_n5742__
.param INIT_VALUE 00001111000000001011101111111111
.subckt LUT6 A[0]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$393652$new_new_n5672__ A[2]=$abc$393652$new_new_n5737__ A[3]=$abc$224612$li032_li032 A[4]=$abc$393652$new_new_n5738__ A[5]=$abc$393652$new_new_n5742__ Y=$abc$393652$new_new_n5743__
.param INIT_VALUE 0000000000000000001111110001010100000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=$abc$393652$new_new_n5563__ A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n5605__ A[4]=u_8051_core.oc8051_decoder1.alu_op[1] A[5]=u_8051_core.oc8051_decoder1.alu_op[3] Y=$abc$393652$new_new_n5744__
.param INIT_VALUE 1100010011110101001111100000001100110011000000001100001111110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5580__ A[1]=u_8051_core.oc8051_decoder1.alu_op[2] A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$393652$new_new_n5744__ A[4]=u_8051_core.oc8051_decoder1.alu_op[1] A[5]=u_8051_core.oc8051_decoder1.alu_op[3] Y=$abc$393652$new_new_n5745__
.param INIT_VALUE 1111110100000001000000001111001100000000111111111111000000001111
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.alu_op[0] A[1]=$abc$393652$new_new_n5589__ A[2]=$abc$393652$new_new_n5736__ A[3]=$abc$393652$new_new_n5743__ A[4]=$abc$393652$new_new_n5745__ A[5]=$abc$393652$new_new_n5664__ Y=$abc$224612$li007_li007
.param INIT_VALUE 0000000000000000010011110100111111111111000000001111111100000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5576__ A[1]=$abc$393652$new_new_n5589__ Y=$abc$224612$li033_li033
.param INIT_VALUE 0100
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.alu_op[3] A[1]=u_8051_core.oc8051_decoder1.alu_op[2] A[2]=u_8051_core.oc8051_decoder1.alu_op[0] A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$393652$new_new_n5748__
.param INIT_VALUE 00000000000000001100011111101010
.subckt LUT3 A[0]=$abc$393652$new_new_n5740__ A[1]=$abc$393652$new_new_n5605__ A[2]=$abc$393652$new_new_n5563__ Y=$abc$393652$new_new_n5749__
.param INIT_VALUE 10110010
.subckt LUT6 A[0]=$abc$393652$new_new_n5567__ A[1]=u_8051_core.oc8051_memory_interface1.pc[8] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[0] A[3]=u_8051_core.oc8051_decoder1.src_sel3 A[4]=$abc$393652$new_new_n5749__ A[5]=$abc$393652$new_new_n5659__ Y=$abc$393652$new_new_n5750__
.param INIT_VALUE 1100110011110000001100110000111101010101010101010101010101010101
.subckt LUT2 A[0]=$abc$393652$new_new_n5646__ A[1]=$abc$393652$new_new_n5748__ Y=$abc$393652$new_new_n5751__
.param INIT_VALUE 0001
.subckt LUT6 A[0]=$abc$224612$li033_li033 A[1]=$abc$393652$new_new_n5750__ A[2]=$abc$224612$li019_li019 A[3]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[5]=$abc$393652$new_new_n5751__ Y=$abc$393652$new_new_n5752__
.param INIT_VALUE 0000111100001111010101010011001100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5646__ A[1]=$abc$393652$new_new_n5600__ A[2]=$abc$393652$new_new_n5589__ A[3]=$abc$393652$new_new_n5653__ A[4]=$abc$393652$new_new_n5748__ A[5]=$abc$393652$new_new_n5752__ Y=$abc$224612$li008_li008
.param INIT_VALUE 0000000000000000000000000000000011110000000000001111110111011101
.subckt LUT4 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5576__ A[2]=$abc$393652$new_new_n5564__ A[3]=$abc$393652$new_new_n5592__ Y=$abc$224612$li034_li034
.param INIT_VALUE 0011100100001010
.subckt LUT4 A[0]=$abc$393652$new_new_n5592__ A[1]=$abc$393652$new_new_n5653__ A[2]=$abc$393652$new_new_n5748__ A[3]=$abc$393652$new_new_n5583__ Y=$abc$393652$new_new_n5755__
.param INIT_VALUE 0111000001110111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc[8] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[0] A[2]=u_8051_core.oc8051_memory_interface1.pc[9] A[3]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[1] A[4]=$abc$393652$new_new_n5749__ A[5]=u_8051_core.oc8051_decoder1.src_sel3 Y=$abc$393652$new_new_n5756__
.param INIT_VALUE 1111000011110000010110100101101011111111000000000011001111001100
.subckt LUT6 A[0]=$abc$393652$new_new_n5554__ A[1]=$abc$393652$new_new_n5756__ A[2]=$abc$224612$li034_li034 A[3]=$abc$393652$new_new_n5659__ A[4]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[5]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5757__
.param INIT_VALUE 0000000000000000000011110000111100000000000000000011001110101010
.subckt LUT6 A[0]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$224612$li020_li020 A[2]=$abc$393652$new_new_n5755__ A[3]=$abc$393652$new_new_n5757__ A[4]=$abc$393652$new_new_n5646__ A[5]=$abc$393652$new_new_n5748__ Y=$abc$224612$li009_li009
.param INIT_VALUE 0000111100001111000011110000111100001111000011110000000011011101
.subckt LUT3 A[0]=$abc$393652$new_new_n5551__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[0] A[2]=$abc$393652$new_new_n5609__ Y=$abc$224612$li035_li035
.param INIT_VALUE 01001011
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[0] A[2]=u_8051_core.oc8051_memory_interface1.pc[9] A[3]=u_8051_core.oc8051_memory_interface1.pc[8] A[4]=$abc$393652$new_new_n5749__ A[5]=u_8051_core.oc8051_decoder1.src_sel3 Y=$abc$393652$new_new_n5760__
.param INIT_VALUE 0000000000000000111100000000000000000000000000001000100010001000
.subckt LUT6 A[0]=$abc$393652$new_new_n5572__ A[1]=u_8051_core.oc8051_memory_interface1.pc[10] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[2] A[3]=u_8051_core.oc8051_decoder1.src_sel3 A[4]=$abc$393652$new_new_n5760__ A[5]=$abc$393652$new_new_n5659__ Y=$abc$393652$new_new_n5761__
.param INIT_VALUE 0011001100001111110011001111000001010101010101010101010101010101
.subckt LUT5 A[0]=$abc$224612$li035_li035 A[1]=$abc$393652$new_new_n5761__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[0] A[3]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5762__
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT6 A[0]=$abc$393652$new_new_n5580__ A[1]=$abc$393652$new_new_n5762__ A[2]=$abc$393652$new_new_n5595__ A[3]=$abc$393652$new_new_n5653__ A[4]=$abc$393652$new_new_n5748__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$224612$li010_li010
.param INIT_VALUE 1111000000000000111110101010101011110000000000001100110011001100
.subckt LUT5 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5609__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[0] A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[1] A[4]=$abc$393652$new_new_n5596__ Y=$abc$224612$li036_li036
.param INIT_VALUE 01000101000100001011101011101111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc[10] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[2] A[2]=u_8051_core.oc8051_memory_interface1.pc[11] A[3]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[3] A[4]=$abc$393652$new_new_n5760__ A[5]=u_8051_core.oc8051_decoder1.src_sel3 Y=$abc$393652$new_new_n5765__
.param INIT_VALUE 0101101001011010111100001111000000110011110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5560__ A[1]=$abc$393652$new_new_n5765__ A[2]=$abc$224612$li036_li036 A[3]=$abc$393652$new_new_n5659__ A[4]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[5]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5766__
.param INIT_VALUE 0000000000000000111100001111000000000000000000001100110001010101
.subckt LUT4 A[0]=$abc$393652$new_new_n5748__ A[1]=$abc$393652$new_new_n5605__ A[2]=$abc$393652$new_new_n5586__ A[3]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5767__
.param INIT_VALUE 0000101110111011
.subckt LUT6 A[0]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[1] A[2]=$abc$393652$new_new_n5766__ A[3]=$abc$393652$new_new_n5767__ A[4]=$abc$393652$new_new_n5646__ A[5]=$abc$393652$new_new_n5748__ Y=$abc$224612$li011_li011
.param INIT_VALUE 0000000011111111000000001111111100000000111111111111100011111000
.subckt LUT4 A[0]=$abc$393652$new_new_n5551__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[2] A[2]=$abc$393652$new_new_n5607__ A[3]=$abc$393652$new_new_n5610__ Y=$abc$224612$li037_li037
.param INIT_VALUE 1011010001001011
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[2] A[2]=u_8051_core.oc8051_memory_interface1.pc[10] A[3]=u_8051_core.oc8051_memory_interface1.pc[11] A[4]=u_8051_core.oc8051_decoder1.src_sel3 A[5]=$abc$393652$new_new_n5760__ Y=$abc$393652$new_new_n5770__
.param INIT_VALUE 1111000000000000100010001000100000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5570__ A[1]=u_8051_core.oc8051_memory_interface1.pc[12] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[4] A[3]=u_8051_core.oc8051_decoder1.src_sel3 A[4]=$abc$393652$new_new_n5770__ A[5]=$abc$393652$new_new_n5659__ Y=$abc$393652$new_new_n5771__
.param INIT_VALUE 1100110011110000001100110000111110101010101010101010101010101010
.subckt LUT5 A[0]=$abc$224612$li037_li037 A[1]=$abc$393652$new_new_n5771__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[2] A[3]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5772__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT3 A[0]=$abc$393652$new_new_n5570__ A[1]=$abc$393652$new_new_n5600__ A[2]=$abc$393652$new_new_n5652__ Y=$abc$393652$new_new_n5773__
.param INIT_VALUE 10100011
.subckt LUT6 A[0]=$abc$393652$new_new_n5589__ A[1]=$abc$393652$new_new_n5772__ A[2]=$abc$393652$new_new_n5773__ A[3]=$abc$393652$new_new_n5653__ A[4]=$abc$393652$new_new_n5748__ A[5]=$abc$393652$new_new_n5646__ Y=$abc$224612$li012_li012
.param INIT_VALUE 0000111100000000101011111010101000001111000000001100110011001100
.subckt LUT6 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5607__ A[2]=$abc$393652$new_new_n5610__ A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[2] A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[3] A[5]=$abc$393652$new_new_n5608__ Y=$abc$224612$li038_li038
.param INIT_VALUE 0000010001000101011100010011000011111011101110101010111011101111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc[12] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[4] A[2]=u_8051_core.oc8051_memory_interface1.pc[13] A[3]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[5] A[4]=$abc$393652$new_new_n5770__ A[5]=u_8051_core.oc8051_decoder1.src_sel3 Y=$abc$393652$new_new_n5776__
.param INIT_VALUE 1010010110100101000011110000111111001100001100110000000011111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5557__ A[1]=$abc$393652$new_new_n5776__ A[2]=$abc$224612$li038_li038 A[3]=$abc$393652$new_new_n5659__ A[4]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5777__
.param INIT_VALUE 11110000111100000011001101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5557__ A[1]=$abc$393652$new_new_n5583__ A[2]=$abc$393652$new_new_n5592__ A[3]=$abc$393652$new_new_n5748__ A[4]=$abc$393652$new_new_n5652__ A[5]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5778__
.param INIT_VALUE 1010101000001010001100110000001111111111000011111111111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[3] A[1]=$abc$393652$new_new_n5777__ A[2]=$abc$393652$new_new_n5778__ A[3]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=$abc$393652$new_new_n5751__ Y=$abc$224612$li013_li013
.param INIT_VALUE 10101010110011000000111100001111
.subckt LUT4 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5611__ A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[4] A[3]=$abc$393652$new_new_n5602__ Y=$abc$224612$li039_li039
.param INIT_VALUE 0100000110111110
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[4] A[2]=u_8051_core.oc8051_memory_interface1.pc[12] A[3]=u_8051_core.oc8051_memory_interface1.pc[13] A[4]=u_8051_core.oc8051_decoder1.src_sel3 A[5]=$abc$393652$new_new_n5770__ Y=$abc$393652$new_new_n5781__
.param INIT_VALUE 1111000000000000100010001000100000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5575__ A[1]=u_8051_core.oc8051_memory_interface1.pc[14] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[6] A[3]=u_8051_core.oc8051_decoder1.src_sel3 A[4]=$abc$393652$new_new_n5781__ A[5]=$abc$393652$new_new_n5659__ Y=$abc$393652$new_new_n5782__
.param INIT_VALUE 1100110011110000001100110000111110101010101010101010101010101010
.subckt LUT5 A[0]=$abc$224612$li039_li039 A[1]=$abc$393652$new_new_n5782__ A[2]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[4] A[3]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5783__
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT3 A[0]=$abc$393652$new_new_n5575__ A[1]=$abc$393652$new_new_n5580__ A[2]=$abc$393652$new_new_n5652__ Y=$abc$393652$new_new_n5784__
.param INIT_VALUE 01011100
.subckt LUT6 A[0]=$abc$393652$new_new_n5595__ A[1]=$abc$393652$new_new_n5783__ A[2]=$abc$393652$new_new_n5784__ A[3]=$abc$393652$new_new_n5653__ A[4]=$abc$393652$new_new_n5646__ A[5]=$abc$393652$new_new_n5748__ Y=$abc$224612$li014_li014
.param INIT_VALUE 1111000000000000111100000000000011111010101010101100110011001100
.subckt LUT6 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5602__ A[2]=$abc$393652$new_new_n5611__ A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[4] A[4]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[5] A[5]=$abc$393652$new_new_n5606__ Y=$abc$224612$li040_li040
.param INIT_VALUE 0100000001010100000101010000000110111111101010111110101011111110
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc[14] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[6] A[2]=u_8051_core.oc8051_memory_interface1.pc[15] A[3]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[7] A[4]=$abc$393652$new_new_n5781__ A[5]=u_8051_core.oc8051_decoder1.src_sel3 Y=$abc$393652$new_new_n5787__
.param INIT_VALUE 0101101001011010111100001111000000110011110011001111111100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5563__ A[1]=$abc$393652$new_new_n5787__ A[2]=$abc$224612$li040_li040 A[3]=$abc$393652$new_new_n5659__ A[4]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5788__
.param INIT_VALUE 11110000111100001100110001010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5563__ A[1]=$abc$393652$new_new_n5605__ A[2]=$abc$393652$new_new_n5586__ A[3]=$abc$393652$new_new_n5748__ A[4]=$abc$393652$new_new_n5652__ A[5]=$abc$393652$new_new_n5653__ Y=$abc$393652$new_new_n5789__
.param INIT_VALUE 1010101000001010001100110000001111111111000011111111111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.oc8051_div1.tmp_div[5] A[1]=$abc$393652$new_new_n5788__ A[2]=$abc$393652$new_new_n5789__ A[3]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=$abc$393652$new_new_n5751__ Y=$abc$224612$li015_li015
.param INIT_VALUE 10101010110011000000111100001111
.subckt LUT3 A[0]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$393652$new_new_n5664__ A[2]=$abc$393652$new_new_n5675__ Y=$abc$393652$new_new_n5791__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.srcAc A[1]=$abc$393652$new_new_n5706__ A[2]=$abc$393652$new_new_n5705__ A[3]=$abc$393652$new_new_n5658__ A[4]=$abc$393652$new_new_n5659__ A[5]=$abc$393652$new_new_n5791__ Y=$abc$224612$li016_li016
.param INIT_VALUE 1111001100110011111100001010101000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5605__ A[1]=$abc$393652$new_new_n5589__ A[2]=u_8051_core.oc8051_decoder1.alu_op[2] A[3]=u_8051_core.oc8051_decoder1.alu_op[3] A[4]=u_8051_core.oc8051_decoder1.alu_op[0] A[5]=u_8051_core.oc8051_decoder1.alu_op[1] Y=$abc$393652$new_new_n5793__
.param INIT_VALUE 1111101000000000000011110000000000110000111111111111011100000011
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.alu_op[1] A[1]=u_8051_core.oc8051_sfr1.wait_data A[2]=u_8051_core.oc8051_decoder1.alu_op[0] A[3]=u_8051_core.oc8051_decoder1.alu_op[2] A[4]=$abc$393652$new_new_n5793__ Y=$abc$393652$new_new_n5794__
.param INIT_VALUE 11110100110111011100111111101111
.subckt LUT5 A[0]=$abc$393652$new_new_n5651__ A[1]=u_8051_core.oc8051_decoder1.alu_op[0] A[2]=u_8051_core.oc8051_decoder1.alu_op[1] A[3]=$abc$393652$new_new_n5652__ A[4]=u_8051_core.oc8051_decoder1.alu_op[2] Y=$abc$393652$new_new_n5795__
.param INIT_VALUE 00111100011011101110010111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5739__ A[1]=$abc$393652$new_new_n5740__ A[2]=$abc$393652$new_new_n5658__ A[3]=$abc$393652$new_new_n5659__ A[4]=$abc$393652$new_new_n5563__ A[5]=$abc$393652$new_new_n5605__ Y=$abc$393652$new_new_n5796__
.param INIT_VALUE 1100110011111111000000001010111110101111101011110000110000001111
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.alu_op[3] A[1]=$abc$393652$new_new_n5652__ A[2]=$abc$393652$new_new_n5796__ A[3]=u_8051_core.oc8051_decoder1.alu_op[1] A[4]=u_8051_core.oc8051_decoder1.alu_op[2] A[5]=u_8051_core.oc8051_decoder1.alu_op[0] Y=$abc$393652$new_new_n5797__
.param INIT_VALUE 1100000010010101110000001100010110101110110000001100010101111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5651__ A[1]=$abc$393652$new_new_n5605__ A[2]=$abc$393652$new_new_n5737__ A[3]=$abc$393652$new_new_n5672__ A[4]=$abc$393652$new_new_n5646__ A[5]=$abc$393652$new_new_n5652__ Y=$abc$393652$new_new_n5798__
.param INIT_VALUE 0101010101010101110000001111111110101010101010100011111111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=$abc$393652$new_new_n5797__ A[2]=$abc$393652$new_new_n5796__ A[3]=$abc$393652$new_new_n5652__ A[4]=$abc$393652$new_new_n5798__ Y=$abc$393652$new_new_n5799__
.param INIT_VALUE 00011110111011100000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5794__ A[1]=$abc$393652$new_new_n5795__ A[2]=$abc$393652$new_new_n5799__ Y=$abc$224612$li017_li017
.param INIT_VALUE 11110100
.subckt LUT4 A[0]=$abc$393652$new_new_n5712__ A[1]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[11] A[2]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[12] A[3]=u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[13] Y=$abc$393652$new_new_n5801__
.param INIT_VALUE 0111111111111110
.subckt LUT4 A[0]=$abc$224612$li043_li043 A[1]=$abc$224612$li044_li044 A[2]=$abc$224612$li045_li045 A[3]=$abc$224612$li041_li041 Y=$abc$393652$new_new_n5802__
.param INIT_VALUE 0000000000000001
.subckt LUT5 A[0]=$abc$393652$new_new_n5551__ A[1]=$abc$393652$new_new_n5801__ A[2]=$abc$224612$li042_li042 A[3]=$abc$393652$new_new_n5802__ A[4]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n5803__
.param INIT_VALUE 11110100111111110000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5739__ A[1]=$abc$393652$techmap$techmap390497$abc$223045$auto$blifparse.cc:362:parse_blif$223046.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[2]=$abc$393652$new_new_n5740__ A[3]=$abc$393652$new_new_n5658__ A[4]=$abc$393652$new_new_n5605__ A[5]=$abc$393652$new_new_n5563__ Y=$abc$393652$new_new_n5804__
.param INIT_VALUE 0101010111111111000000001111110000000000110011111010101011111111
.subckt LUT3 A[0]=$abc$393652$new_new_n5625__ A[1]=$abc$393652$new_new_n5554__ A[2]=$abc$393652$new_new_n5567__ Y=$abc$393652$new_new_n5805__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5805__ A[1]=$abc$393652$new_new_n5804__ A[2]=$abc$393652$new_new_n5803__ A[3]=$abc$393652$new_new_n5656__ A[4]=$abc$393652$new_new_n5672__ A[5]=$abc$393652$techmap$techmap390423$abc$238367$auto$blifparse.cc:362:parse_blif$238368.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$224612$li018_li018
.param INIT_VALUE 0000000000000000000000001010101000000000000000000000000011110011
.subckt LUT2 A[0]=$abc$393652$new_new_n5389__ A[1]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5807__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=$abc$393652$new_new_n5407__ A[2]=$abc$393652$new_new_n5807__ A[3]=$abc$393652$new_new_n5398__ A[4]=u_8051_core.oc8051_decoder1.cy_sel[1] A[5]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$224612$li071_li071
.param INIT_VALUE 1111111111111111000000000000000010000000000000001000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5389__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5381__ A[5]=$abc$393652$new_new_n5364__ Y=$abc$224612$li072_li072
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5807__ A[2]=$abc$393652$new_new_n5394__ A[3]=$abc$393652$new_new_n5364__ Y=$abc$224612$li073_li073
.param INIT_VALUE 0100000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5389__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5393__ A[5]=$abc$393652$new_new_n5364__ Y=$abc$224612$li074_li074
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5389__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5402__ A[5]=$abc$393652$new_new_n5364__ Y=$abc$224612$li075_li075
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5393__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5389__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5402__ A[5]=$abc$393652$new_new_n5364__ Y=$abc$224612$li076_li076
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5408__ A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=u_8051_core.oc8051_decoder1.op1_c[1] A[4]=$abc$393652$new_new_n5380__ A[5]=$abc$393652$new_new_n5402__ Y=$abc$393652$new_new_n5814__
.param INIT_VALUE 0000010011110000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 A[1]=$abc$393652$new_new_n5814__ A[2]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[3]=u_8051_core.oc8051_decoder1.src_sel1[1] A[4]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$224612$li080_li080
.param INIT_VALUE 11111111000000000100000001000000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=u_8051_core.oc8051_decoder1.op1_c[2] A[2]=$abc$393652$new_new_n5398__ A[3]=u_8051_core.oc8051_decoder1.op1_c[1] A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5816__
.param INIT_VALUE 1111111111111111110100101111111111110001001100110011111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5816__ A[1]=$abc$393652$new_new_n5378__ A[2]=$abc$393652$new_new_n5807__ A[3]=$abc$393652$new_new_n5391__ A[4]=$abc$393652$new_new_n5402__ Y=$abc$393652$new_new_n5817__
.param INIT_VALUE 11111111111011100000111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5410__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5378__ A[3]=$abc$393652$new_new_n5415__ A[4]=$abc$393652$new_new_n5402__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5818__
.param INIT_VALUE 1100110011001000000000000000000000110011001100000011001100110010
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=$abc$393652$new_new_n5389__ A[2]=$abc$393652$new_new_n5378__ A[3]=u_8051_core.oc8051_decoder1.op1_c[1] A[4]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5819__
.param INIT_VALUE 00000000000001110000000000001000
.subckt LUT6 A[0]=$abc$393652$new_new_n5818__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5398__ A[3]=u_8051_core.oc8051_indi_addr1.sel A[4]=$abc$393652$new_new_n5819__ A[5]=$abc$393652$new_new_n5380__ Y=$abc$393652$new_new_n5820__
.param INIT_VALUE 0000000000000000000000000000000010101100111100111010000010100000
.subckt LUT5 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5378__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5385__ A[4]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5821__
.param INIT_VALUE 00001010000011000000110000001010
.subckt LUT4 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5394__ A[2]=$abc$393652$new_new_n5821__ A[3]=$abc$393652$new_new_n5408__ Y=$abc$393652$new_new_n5822__
.param INIT_VALUE 0000001101011111
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.src_sel1[5] A[1]=$abc$393652$new_new_n5817__ A[2]=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[3]=$abc$393652$new_new_n5820__ A[4]=$abc$393652$new_new_n5822__ A[5]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$224612$li081_li081
.param INIT_VALUE 1010101010101010101010101010101011110011001100001111001111110011
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op1_c[1] A[1]=u_8051_core.oc8051_indi_addr1.sel A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 Y=$abc$393652$new_new_n5824__
.param INIT_VALUE 0000101100000000000000001000100000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[1]=$abc$393652$new_new_n5824__ A[2]=$abc$393652$new_new_n5385__ A[3]=$abc$393652$new_new_n5380__ A[4]=u_8051_core.oc8051_decoder1.src_sel1[6] A[5]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$224612$li082_li082
.param INIT_VALUE 1111111111111111000000000000000001000000000000000100000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5378__ A[1]=u_8051_core.oc8051_decoder1.op1_c[1] A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5385__ A[5]=u_8051_core.oc8051_decoder1.op1_c[2] Y=$abc$393652$new_new_n5826__
.param INIT_VALUE 1111111001000101010001010000000011111111010101010101000101010001
.subckt LUT6 A[0]=u_8051_core.oc8051_decoder1.op1_c[2] A[1]=$abc$393652$new_new_n5378__ A[2]=u_8051_core.oc8051_decoder1.op1_c[1] A[3]=u_8051_core.oc8051_indi_addr1.sel A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n5402__ Y=$abc$393652$new_new_n5827__
.param INIT_VALUE 0001001100010001111111111111110011101111111111111110111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5480__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n5828__
.param INIT_VALUE 00000001000000000000000000000011
.subckt LUT6 A[0]=$abc$393652$new_new_n5827__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5826__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5828__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n5829__
.param INIT_VALUE 0000000000000000111111111111000000000000000000001011101110111011
.subckt LUT6 A[0]=$abc$393652$new_new_n5410__ A[1]=$abc$393652$new_new_n5379__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n5830__
.param INIT_VALUE 1111111111111111111100010011001101010101111111110011111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5830__ A[1]=$abc$393652$new_new_n5829__ A[2]=$abc$202179$lo088 A[3]=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[4]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$224612$li083_li083
.param INIT_VALUE 11110000111100000111011100000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.int_ack_t A[1]=u_8051_core.oc8051_memory_interface1.int_ack_buff Y=$abc$224612$li087_li087
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=$abc$393652$new_new_n5391__ A[2]=u_8051_core.oc8051_decoder1.op1_c[1] A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5380__ A[5]=$abc$393652$new_new_n5408__ Y=$abc$393652$new_new_n5833__
.param INIT_VALUE 0100000100010000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5478__ A[1]=u_8051_core.oc8051_sfr1.wait_data A[2]=$abc$393652$new_new_n5833__ A[3]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 A[4]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 Y=$abc$393652$new_new_n5834__
.param INIT_VALUE 00001111001011100011111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=$abc$393652$new_new_n5833__ A[2]=u_8051_core.oc8051_decoder1.op1_c[1] A[3]=$abc$393652$new_new_n5391__ A[4]=$abc$393652$new_new_n5380__ Y=$abc$393652$new_new_n5835__
.param INIT_VALUE 00000100110010100000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5835__ A[1]=$abc$393652$new_new_n5481__ A[2]=$abc$393652$new_new_n5394__ Y=$abc$393652$new_new_n5836__
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[2]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[4]=$auto$alumacc.cc:485:replace_alu$22651.BB[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n5837__
.param INIT_VALUE 0000000000000000000001100110000000000110011000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[1]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[2]=$abc$393652$new_new_n5506__ A[3]=$abc$393652$new_new_n4961__ A[4]=$abc$393652$new_new_n4972__ A[5]=$abc$393652$new_new_n5518__ Y=$abc$393652$new_new_n5838__
.param INIT_VALUE 0000000000000000000010011001000000001001100100000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5474__ A[1]=$abc$393652$new_new_n4968__ A[2]=$abc$393652$new_new_n5493__ A[3]=$abc$393652$new_new_n4964__ A[4]=$abc$393652$new_new_n5838__ Y=$abc$393652$new_new_n5839__
.param INIT_VALUE 00001001100100000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[3]=$abc$393652$new_new_n5837__ A[4]=$abc$393652$new_new_n5839__ A[5]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$393652$new_new_n5840__
.param INIT_VALUE 0111111101111111000000000000000011111111000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n5841__
.param INIT_VALUE 0001
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[1]=$abc$393652$new_new_n5841__ Y=$abc$393652$new_new_n5842__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n5474__ A[1]=$abc$393652$new_new_n5506__ A[2]=$abc$393652$new_new_n5518__ A[3]=u_8051_core.oc8051_decoder1.wr_sfr[1] A[4]=u_8051_core.oc8051_decoder1.wr_sfr[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[7] Y=$abc$393652$new_new_n5843__
.param INIT_VALUE 0000000000000001000000010000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5474__ A[1]=$abc$393652$new_new_n5493__ A[2]=$abc$393652$new_new_n5518__ A[3]=$abc$393652$new_new_n5506__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[7] Y=$abc$393652$new_new_n5844__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.psw_set[0] A[1]=u_8051_core.oc8051_decoder1.psw_set[1] A[2]=$abc$393652$new_new_n5843__ A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n5844__ Y=$abc$393652$new_new_n5845__
.param INIT_VALUE 00000001000100010000111111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=$abc$393652$new_new_n4976__ A[2]=$abc$393652$new_new_n5840__ A[3]=$abc$393652$new_new_n5842__ A[4]=$abc$393652$new_new_n5845__ Y=$abc$393652$new_new_n5846__
.param INIT_VALUE 01111111011111110000000001111111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] A[3]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] A[5]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] Y=$abc$393652$new_new_n5847__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT6 A[0]=u_8051_core.cy A[1]=$abc$393652$new_new_n5390__ A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n5847__ Y=$abc$393652$new_new_n5848__
.param INIT_VALUE 1111111111110000011101110111010011111111111111110111011101110111
.subckt LUT4 A[0]=$abc$393652$new_new_n5848__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5651__ A[3]=$abc$393652$new_new_n5408__ Y=$abc$393652$new_new_n5849__
.param INIT_VALUE 0110100100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5385__ A[1]=$abc$393652$new_new_n5849__ A[2]=$abc$393652$new_new_n5381__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5848__ Y=$abc$393652$new_new_n5850__
.param INIT_VALUE 00111111111011110100010110111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5407__ A[1]=$abc$393652$new_new_n5408__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5480__ A[4]=$abc$393652$new_new_n5850__ A[5]=$abc$393652$new_new_n5391__ Y=$abc$393652$new_new_n5851__
.param INIT_VALUE 0111111100000000011111110111111100000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5381__ A[3]=$abc$393652$new_new_n5408__ Y=$abc$393652$new_new_n5852__
.param INIT_VALUE 1110000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4976__ A[2]=$abc$393652$new_new_n5839__ Y=$abc$393652$new_new_n5853__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5549__ A[1]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[2]=$abc$393652$new_new_n5837__ A[3]=$abc$393652$new_new_n5852__ A[4]=$abc$393652$new_new_n5853__ Y=$abc$393652$new_new_n5854__
.param INIT_VALUE 11110101110000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.psw_set[1] A[1]=u_8051_core.oc8051_decoder1.psw_set[0] A[2]=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968 A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5390__ Y=$abc$393652$new_new_n5855__
.param INIT_VALUE 00000000111111100000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5855__ A[1]=$abc$393652$new_new_n5407__ A[2]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[3]=$abc$393652$new_new_n5835__ A[4]=u_8051_core.oc8051_sfr1.wait_data A[5]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 Y=$abc$393652$new_new_n5856__
.param INIT_VALUE 1111111100000000111100000000000011111111000000001111111111011100
.subckt LUT5 A[0]=$abc$393652$new_new_n5392__ A[1]=$abc$393652$new_new_n5846__ A[2]=$abc$393652$new_new_n5851__ A[3]=$abc$393652$new_new_n5854__ A[4]=$abc$393652$new_new_n5856__ Y=$abc$393652$new_new_n5857__
.param INIT_VALUE 00000000000011010000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5481__ A[1]=$abc$393652$new_new_n5834__ A[2]=$abc$393652$new_new_n5836__ A[3]=$abc$393652$new_new_n5857__ Y=$abc$224612$li089_li089
.param INIT_VALUE 1110111100000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=u_8051_core.oc8051_memory_interface1.dmem_wait A[2]=u_8051_core.oc8051_memory_interface1.imem_wait A[3]=$abc$393652$new_new_n5367__ A[4]=$abc$393652$new_new_n5396__ Y=$abc$393652$new_new_n5859__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5400__ A[1]=$abc$393652$new_new_n5387__ A[2]=$abc$393652$new_new_n5859__ A[3]=$abc$393652$new_new_n5364__ Y=$abc$393652$new_new_n5860__
.param INIT_VALUE 0100000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5361__ A[1]=$abc$393652$new_new_n5371__ A[2]=$abc$393652$new_new_n5376__ A[3]=$abc$393652$new_new_n5383__ A[4]=$abc$393652$new_new_n5860__ Y=$abc$224612$li093_li093
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT6 A[0]=u_8051_core.cy A[1]=u_8051_core.oc8051_alu1.des1[7] A[2]=u_8051_core.oc8051_alu1.desCy A[3]=$abc$393652$new_new_n5549__ A[4]=$abc$393652$new_new_n4982__ A[5]=$abc$393652$new_new_n4983__ Y=$abc$224612$li129_li129
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.prescaler[0] A[1]=u_8051_core.oc8051_sfr1.prescaler[1] A[2]=u_8051_core.oc8051_sfr1.prescaler[3] Y=$abc$224612$li139_li139
.param INIT_VALUE 10000000
.subckt LUT2 A[0]=u_8051_core.oc8051_sfr1.prescaler[0] A[1]=u_8051_core.oc8051_sfr1.prescaler[1] Y=$abc$224612$li141_li141
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.prescaler[3] A[1]=u_8051_core.oc8051_sfr1.prescaler[0] A[2]=u_8051_core.oc8051_sfr1.prescaler[1] A[3]=u_8051_core.oc8051_sfr1.prescaler[2] Y=$abc$224612$li142_li142
.param INIT_VALUE 0011111101000000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.prescaler[2] A[1]=u_8051_core.oc8051_sfr1.prescaler[0] A[2]=u_8051_core.oc8051_sfr1.prescaler[1] A[3]=u_8051_core.oc8051_sfr1.prescaler[3] Y=$abc$224612$li143_li143
.param INIT_VALUE 0011111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5474__ A[1]=$abc$393652$new_new_n5518__ A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[3]=$abc$393652$new_new_n5506__ A[4]=$abc$393652$new_new_n5493__ Y=$abc$393652$new_new_n5867__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[2]=$abc$393652$new_new_n5867__ Y=$abc$393652$new_new_n5868__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[1]=$abc$393652$new_new_n5868__ A[2]=u_8051_core.oc8051_decoder1.wr_sfr[1] A[3]=u_8051_core.oc8051_decoder1.wr_sfr[0] A[4]=$abc$393652$new_new_n5846__ A[5]=u_8051_core.oc8051_sfr1.wait_data Y=$abc$224612$li144_li144
.param INIT_VALUE 0000000000000000000000000000000010000000000000001011111111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[8] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[0] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[16] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[24] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5870__
.param INIT_VALUE 0101010101010101110011001100110000000000111111110000111100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[16] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[24] A[2]=$abc$393652$new_new_n5870__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5871__
.param INIT_VALUE 0011001100110011001100110101010111110000000011111111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.int_vec_buff[1] A[1]=$abc$393652$new_new_n5871__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[0] A[3]=$abc$393652$new_new_n5360__ A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[0]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[9] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[1] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[17] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[25] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5873__
.param INIT_VALUE 0101010101010101001100110011001100000000111111110000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[25] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[17] A[2]=$abc$393652$new_new_n5873__ A[3]=$abc$393652$new_new_n5359__ A[4]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5874__
.param INIT_VALUE 00110011010101011111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.int_vec_buff[1] A[1]=$abc$393652$new_new_n5874__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[1] A[3]=$abc$393652$new_new_n5360__ A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[1]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[10] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[2] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[18] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[26] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5876__
.param INIT_VALUE 0101010101010101001100110011001100000000111111111111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[18] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[26] A[2]=$abc$393652$new_new_n5876__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5877__
.param INIT_VALUE 0011001100110011001100110101010111110000111100001111000000001111
.subckt LUT4 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5877__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[2] A[3]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[2]
.param INIT_VALUE 0001000111110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[11] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[3] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[19] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[27] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5879__
.param INIT_VALUE 0101010101010101001100110011001100000000111111111111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[19] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[27] A[2]=$abc$393652$new_new_n5879__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5880__
.param INIT_VALUE 0011001100110011001100110101010111110000111100001111000000001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.int_vec_buff[3] A[1]=$abc$393652$new_new_n5880__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[3] A[3]=$abc$393652$new_new_n5360__ A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[3]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[12] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[4] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[20] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[28] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5882__
.param INIT_VALUE 0101010101010101001100110011001100000000111111110000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[28] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[20] A[2]=$abc$393652$new_new_n5882__ A[3]=$abc$393652$new_new_n5359__ A[4]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5883__
.param INIT_VALUE 11001100101010100000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.int_vec_buff[4] A[1]=$abc$393652$new_new_n5883__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[4] A[3]=$abc$393652$new_new_n5360__ A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[4]
.param INIT_VALUE 10101010110011001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[13] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[5] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[21] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[29] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5885__
.param INIT_VALUE 0101010101010101001100110011001100000000111111110000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[29] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[21] A[2]=$abc$393652$new_new_n5885__ A[3]=$abc$393652$new_new_n5359__ A[4]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5886__
.param INIT_VALUE 11001100101010100000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.int_vec_buff[5] A[1]=$abc$393652$new_new_n5886__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[5] A[3]=$abc$393652$new_new_n5360__ A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[5]
.param INIT_VALUE 10101010110011001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[22] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[14] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[6] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5888__
.param INIT_VALUE 1111111111111111111111111010101011001100111100001111111111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_old[22] A[1]=u_8051_core.oc8051_memory_interface1.idat_old[30] A[2]=u_8051_core.oc8051_memory_interface1.idat_cur[30] A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5889__
.param INIT_VALUE 1111000011110000111100001111111111111111110011001111111110101010
.subckt LUT5 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5889__ A[2]=$abc$393652$new_new_n5888__ A[3]=u_8051_core.oc8051_alu_src_sel1.op3_r[6] A[4]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[6]
.param INIT_VALUE 01000000010000001111111100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[15] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[7] A[2]=u_8051_core.oc8051_memory_interface1.idat_old[23] A[3]=u_8051_core.oc8051_memory_interface1.idat_old[31] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$393652$new_new_n5891__
.param INIT_VALUE 1010101010101010001100110011001111111111000000001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.idat_cur[23] A[1]=u_8051_core.oc8051_memory_interface1.idat_cur[31] A[2]=$abc$393652$new_new_n5891__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n5892__
.param INIT_VALUE 0011001100110011001100110101010100001111111100000000111100001111
.subckt LUT4 A[0]=$abc$393652$new_new_n5360__ A[1]=$abc$393652$new_new_n5892__ A[2]=u_8051_core.oc8051_alu_src_sel1.op3_r[7] A[3]=$abc$393652$new_new_n5364__ Y=u_8051_core.oc8051_alu_src_sel1.op3[7]
.param INIT_VALUE 0001000111110000
.subckt LUT4 A[0]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[5] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[5] A[2]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[6] A[3]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[6] Y=$abc$393652$new_new_n5894__
.param INIT_VALUE 1001000000001001
.subckt LUT6 A[0]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[4] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[4] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[3]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[4]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr A[5]=$abc$393652$new_new_n5894__ Y=$abc$393652$new_new_n5895__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[0] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[0] A[2]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[2] A[3]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[2] A[4]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[3] A[5]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[3] Y=$abc$393652$new_new_n5896__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT4 A[0]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[1] A[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[1] A[2]=$abc$393652$new_new_n5895__ A[3]=$abc$393652$new_new_n5896__ Y=u_8051_core.oc8051_ram_top1.rd_en
.param INIT_VALUE 1001000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[2] A[1]=u_8051_core.oc8051_ram_top1.bit_select[1] A[2]=u_8051_core.oc8051_ram_top1.bit_select[0] Y=$abc$393652$new_new_n5898__
.param INIT_VALUE 00000001
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5565__ A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n5898__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[0]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[2] A[1]=u_8051_core.oc8051_ram_top1.bit_select[1] A[2]=u_8051_core.oc8051_ram_top1.bit_select[0] Y=$abc$393652$new_new_n5900__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5552__ A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n5900__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[1]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[2] A[1]=u_8051_core.oc8051_ram_top1.bit_select[0] A[2]=u_8051_core.oc8051_ram_top1.bit_select[1] Y=$abc$393652$new_new_n5902__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5649__ A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n5902__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[2]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[2] A[1]=u_8051_core.oc8051_ram_top1.bit_select[1] A[2]=u_8051_core.oc8051_ram_top1.bit_select[0] Y=$abc$393652$new_new_n5904__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5558__ A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n5904__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[3]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[1] A[1]=u_8051_core.oc8051_ram_top1.bit_select[0] A[2]=u_8051_core.oc8051_ram_top1.bit_select[2] Y=$abc$393652$new_new_n5906__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5568__ A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n5906__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[4]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[1] A[1]=u_8051_core.oc8051_ram_top1.bit_select[2] A[2]=u_8051_core.oc8051_ram_top1.bit_select[0] Y=$abc$393652$new_new_n5908__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5555__ A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n5908__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[5]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[0] A[1]=u_8051_core.oc8051_ram_top1.bit_select[1] A[2]=u_8051_core.oc8051_ram_top1.bit_select[2] Y=$abc$393652$new_new_n5910__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5573__ A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n5910__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[6]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_ram_top1.bit_select[2] A[1]=u_8051_core.oc8051_ram_top1.bit_select[1] A[2]=u_8051_core.oc8051_ram_top1.bit_select[0] Y=$abc$393652$new_new_n5912__
.param INIT_VALUE 10000000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5561__ A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=$abc$393652$new_new_n5912__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[7]
.param INIT_VALUE 10101010001100111111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[14] A[1]=u_8051_core.oc8051_memory_interface1.dadr_ot[13] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[15] Y=u_wb_crossbar.wbd_taddr_master[13]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[12] A[1]=u_wb_crossbar.wbd_taddr_master[13] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[15] Y=$auto$alumacc.cc:485:replace_alu$22597.BB[0]
.param INIT_VALUE 01110000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[8] A[1]=$iopadmap$wb_xram_rdata[8] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[40]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[9] A[1]=$iopadmap$wb_xram_rdata[9] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[41]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[10] A[1]=$iopadmap$wb_xram_rdata[10] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[42]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[11] A[1]=$iopadmap$wb_xram_rdata[11] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[43]
.param INIT_VALUE 1100101000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_we A[1]=$iopadmap$ext_reg_wr A[2]=u_8051_core.oc8051_memory_interface1.dwe_o A[3]=u_wb_crossbar.slave_mx_id[1][2] A[4]=u_wb_crossbar.slave_mx_id[1][0] A[5]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5920__
.param INIT_VALUE 0000000011110000000000001100110000000000000000000000000010101010
.subckt LUT2 A[0]=$abc$393652$new_new_n5920__ A[1]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_wr
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=u_wb_gmac_tx.wbo_cyc A[2]=$iopadmap$ext_reg_cs A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5922__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT3 A[0]=u_wb_crossbar.slave_mx_id[1][2] A[1]=$abc$393652$new_new_n5922__ A[2]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_stb
.param INIT_VALUE 10110000
.subckt LUT5 A[0]=u_wb_gmac_tx.wbo_be[3] A[1]=u_wb_gmac_rx.wbo_be[0] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][2] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5924__
.param INIT_VALUE 00110011000011111100111101010011
.subckt LUT6 A[0]=$iopadmap$ext_reg_be[0] A[1]=$abc$393652$new_new_n4869__ A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=$abc$393652$new_new_n5924__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_be[0]
.param INIT_VALUE 0000101011111100111100000000111100000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_tx.wbo_be[3] A[1]=u_wb_gmac_rx.wbo_be[1] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][2] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5926__
.param INIT_VALUE 00110011000011111100111101010011
.subckt LUT6 A[0]=$iopadmap$ext_reg_be[1] A[1]=$abc$393652$new_new_n5023__ A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=$abc$393652$new_new_n5926__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_be[1]
.param INIT_VALUE 0000101011111100111100000000111100000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_tx.wbo_be[3] A[1]=u_wb_gmac_rx.wbo_be[2] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][2] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5928__
.param INIT_VALUE 00110011000011111100111101010011
.subckt LUT6 A[0]=$iopadmap$ext_reg_be[2] A[1]=$abc$393652$new_new_n5120__ A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=$abc$393652$new_new_n5928__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_be[2]
.param INIT_VALUE 0000101011111100111100000000111100000000000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[1]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n5930__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_wb_gmac_tx.wbo_be[3] A[1]=u_wb_gmac_rx.wbo_be[3] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][2] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5931__
.param INIT_VALUE 00110011000011111100111101010011
.subckt LUT6 A[0]=$iopadmap$ext_reg_be[3] A[1]=$abc$393652$new_new_n5930__ A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=$abc$393652$new_new_n5931__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_be[3]
.param INIT_VALUE 0000101011111100111100000000111100000000000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.istb_t A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[0] Y=$abc$393652$new_new_n5933__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[0] A[1]=$iopadmap$ext_reg_addr[2] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[2] A[3]=$abc$393652$new_new_n5933__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5934__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5934__ A[1]=u_wb_gmac_rx.wbo_addr[0] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[2]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.istb_t A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[1] Y=$abc$393652$new_new_n5936__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[1] A[1]=$iopadmap$ext_reg_addr[3] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[3] A[3]=$abc$393652$new_new_n5936__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5937__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5937__ A[1]=u_wb_gmac_rx.wbo_addr[1] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[3]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[1]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[2]=$abc$393652$new_new_n5364__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[4]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 Y=$abc$393652$new_new_n5939__
.param INIT_VALUE 00000000000000000000111101111111
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.istb_t A[1]=$abc$393652$new_new_n5939__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[2] Y=$abc$393652$new_new_n5940__
.param INIT_VALUE 01000001
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[2] A[1]=$iopadmap$ext_reg_addr[4] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[4] A[3]=$abc$393652$new_new_n5940__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5941__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5941__ A[1]=u_wb_gmac_rx.wbo_addr[2] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[4]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5939__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[2]=u_8051_core.oc8051_memory_interface1.istb_t A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[3] Y=$abc$393652$new_new_n5943__
.param INIT_VALUE 0000101100000100
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[3] A[1]=$iopadmap$ext_reg_addr[5] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[5] A[3]=$abc$393652$new_new_n5943__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5944__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5944__ A[1]=u_wb_gmac_rx.wbo_addr[3] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[5]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5939__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[3]=u_8051_core.oc8051_memory_interface1.istb_t A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[4] Y=$abc$393652$new_new_n5946__
.param INIT_VALUE 00000000101111110000000001000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[4] A[1]=$iopadmap$ext_reg_addr[6] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[6] A[3]=$abc$393652$new_new_n5946__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5947__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5947__ A[1]=u_wb_gmac_rx.wbo_addr[4] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[6]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5939__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[4] Y=$abc$393652$new_new_n5949__
.param INIT_VALUE 0100000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.istb_t A[1]=$abc$393652$new_new_n5949__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[5] Y=$abc$393652$new_new_n5950__
.param INIT_VALUE 00010100
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[5] A[1]=$iopadmap$ext_reg_addr[7] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[7] A[3]=$abc$393652$new_new_n5950__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5951__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5951__ A[1]=u_wb_gmac_rx.wbo_addr[5] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[7]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5949__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[2]=u_8051_core.oc8051_memory_interface1.istb_t A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[6] Y=$abc$393652$new_new_n5953__
.param INIT_VALUE 0000011100001000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[6] A[1]=$iopadmap$ext_reg_addr[8] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[8] A[3]=$abc$393652$new_new_n5953__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5954__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5954__ A[1]=u_wb_gmac_rx.wbo_addr[6] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[8]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5949__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[6] A[3]=u_8051_core.oc8051_memory_interface1.istb_t A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[7] Y=$abc$393652$new_new_n5956__
.param INIT_VALUE 00000000011111110000000010000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[7] A[1]=$iopadmap$ext_reg_addr[9] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[9] A[3]=$abc$393652$new_new_n5956__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5957__
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5957__ A[1]=u_wb_gmac_rx.wbo_addr[7] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[9]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[4] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[6] A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[7] Y=$abc$393652$new_new_n5959__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.iadr_t[8] A[1]=$abc$393652$new_new_n5939__ A[2]=$abc$393652$new_new_n5959__ A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[4]=u_8051_core.oc8051_memory_interface1.istb_t Y=$abc$393652$new_new_n5960__
.param INIT_VALUE 01010101010101010011000011001111
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[8] A[1]=$iopadmap$ext_reg_addr[10] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[10] A[3]=$abc$393652$new_new_n5960__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5961__
.param INIT_VALUE 0000111100001111010101010101010100110011001100111111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5961__ A[1]=u_wb_gmac_rx.wbo_addr[8] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[10]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.iadr_t[9] A[1]=$abc$393652$new_new_n5939__ A[2]=$abc$393652$new_new_n5959__ A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[5]=u_8051_core.oc8051_memory_interface1.istb_t Y=$abc$393652$new_new_n5963__
.param INIT_VALUE 0101010101010101010101010101010100110000000000001100111111111111
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[9] A[1]=$iopadmap$ext_reg_addr[11] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[11] A[3]=$abc$393652$new_new_n5963__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5964__
.param INIT_VALUE 0000111100001111010101010101010100110011001100111111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5964__ A[1]=u_wb_gmac_rx.wbo_addr[9] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[11]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5939__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[3]=$abc$393652$new_new_n5959__ Y=$abc$393652$new_new_n5966__
.param INIT_VALUE 0100000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.iadr_t[10] A[1]=$abc$393652$new_new_n5966__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[10] A[3]=u_8051_core.oc8051_memory_interface1.istb_t Y=$abc$393652$new_new_n5967__
.param INIT_VALUE 0101010111000011
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[10] A[1]=$iopadmap$ext_reg_addr[12] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[12] A[3]=$abc$393652$new_new_n5967__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5968__
.param INIT_VALUE 0000111100001111010101010101010100110011001100111111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5968__ A[1]=u_wb_gmac_rx.wbo_addr[10] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[12]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.iadr_t[11] A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[10] A[2]=$abc$393652$new_new_n5966__ A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[11] A[4]=u_8051_core.oc8051_memory_interface1.istb_t Y=$abc$393652$new_new_n5970__
.param INIT_VALUE 01010101010101011100000000111111
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[11] A[1]=$iopadmap$ext_reg_addr[13] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[13] A[3]=$abc$393652$new_new_n5970__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5971__
.param INIT_VALUE 0000111100001111010101010101010100110011001100111111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5971__ A[1]=u_wb_gmac_rx.wbo_addr[11] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[13]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5939__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[10] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[11] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[5]=$abc$393652$new_new_n5959__ Y=$abc$393652$new_new_n5973__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.iadr_t[12] A[1]=$abc$393652$new_new_n5973__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[12] A[3]=u_8051_core.oc8051_memory_interface1.istb_t Y=$abc$393652$new_new_n5974__
.param INIT_VALUE 0101010111000011
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[12] A[1]=$iopadmap$ext_reg_addr[14] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[14] A[3]=$abc$393652$new_new_n5974__ A[4]=u_wb_crossbar.slave_mx_id[1][1] A[5]=u_wb_crossbar.slave_mx_id[1][0] Y=$abc$393652$new_new_n5975__
.param INIT_VALUE 0000111100001111010101010101010100110011001100111111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5975__ A[1]=u_wb_gmac_rx.wbo_addr[12] A[2]=u_wb_crossbar.slave_mx_id[1][1] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=u_wb_crossbar.slave_busy[1] Y=$iopadmap$wb_xram_adr[14]
.param INIT_VALUE 1100110011000101010101010101110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5977__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[0] A[1]=u_wb_gmac_rx.wbo_din[0] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5977__ Y=$iopadmap$wb_xram_wdata[0]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5979__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[1] A[1]=u_wb_gmac_rx.wbo_din[1] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5979__ Y=$iopadmap$wb_xram_wdata[1]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5981__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[2] A[1]=u_wb_gmac_rx.wbo_din[2] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5981__ Y=$iopadmap$wb_xram_wdata[2]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5983__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[3] A[1]=u_wb_gmac_rx.wbo_din[3] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5983__ Y=$iopadmap$wb_xram_wdata[3]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5985__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[4] A[1]=u_wb_gmac_rx.wbo_din[4] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5985__ Y=$iopadmap$wb_xram_wdata[4]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5987__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[5] A[1]=u_wb_gmac_rx.wbo_din[5] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5987__ Y=$iopadmap$wb_xram_wdata[5]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5989__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[6] A[1]=u_wb_gmac_rx.wbo_din[6] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5989__ Y=$iopadmap$wb_xram_wdata[6]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[1]=u_wb_crossbar.slave_busy[1] A[2]=u_wb_crossbar.slave_mx_id[1][2] A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=u_wb_crossbar.slave_mx_id[1][1] Y=$abc$393652$new_new_n5991__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[7] A[1]=u_wb_gmac_rx.wbo_din[7] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5991__ Y=$iopadmap$wb_xram_wdata[7]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[8] A[1]=u_wb_gmac_rx.wbo_din[8] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5977__ Y=$iopadmap$wb_xram_wdata[8]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[9] A[1]=u_wb_gmac_rx.wbo_din[9] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5979__ Y=$iopadmap$wb_xram_wdata[9]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[10] A[1]=u_wb_gmac_rx.wbo_din[10] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5981__ Y=$iopadmap$wb_xram_wdata[10]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[11] A[1]=u_wb_gmac_rx.wbo_din[11] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5983__ Y=$iopadmap$wb_xram_wdata[11]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[12] A[1]=u_wb_gmac_rx.wbo_din[12] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5985__ Y=$iopadmap$wb_xram_wdata[12]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[13] A[1]=u_wb_gmac_rx.wbo_din[13] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5987__ Y=$iopadmap$wb_xram_wdata[13]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[14] A[1]=u_wb_gmac_rx.wbo_din[14] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5989__ Y=$iopadmap$wb_xram_wdata[14]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[15] A[1]=u_wb_gmac_rx.wbo_din[15] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5991__ Y=$iopadmap$wb_xram_wdata[15]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[16] A[1]=u_wb_gmac_rx.wbo_din[16] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5977__ Y=$iopadmap$wb_xram_wdata[16]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[17] A[1]=u_wb_gmac_rx.wbo_din[17] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5979__ Y=$iopadmap$wb_xram_wdata[17]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[18] A[1]=u_wb_gmac_rx.wbo_din[18] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5981__ Y=$iopadmap$wb_xram_wdata[18]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[19] A[1]=u_wb_gmac_rx.wbo_din[19] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5983__ Y=$iopadmap$wb_xram_wdata[19]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[20] A[1]=u_wb_gmac_rx.wbo_din[20] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5985__ Y=$iopadmap$wb_xram_wdata[20]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[21] A[1]=u_wb_gmac_rx.wbo_din[21] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5987__ Y=$iopadmap$wb_xram_wdata[21]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[22] A[1]=u_wb_gmac_rx.wbo_din[22] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5989__ Y=$iopadmap$wb_xram_wdata[22]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[23] A[1]=u_wb_gmac_rx.wbo_din[23] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5991__ Y=$iopadmap$wb_xram_wdata[23]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[24] A[1]=u_wb_gmac_rx.wbo_din[24] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5977__ Y=$iopadmap$wb_xram_wdata[24]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[25] A[1]=u_wb_gmac_rx.wbo_din[25] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5979__ Y=$iopadmap$wb_xram_wdata[25]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[26] A[1]=u_wb_gmac_rx.wbo_din[26] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5981__ Y=$iopadmap$wb_xram_wdata[26]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[27] A[1]=u_wb_gmac_rx.wbo_din[27] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5983__ Y=$iopadmap$wb_xram_wdata[27]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[28] A[1]=u_wb_gmac_rx.wbo_din[28] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5985__ Y=$iopadmap$wb_xram_wdata[28]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[29] A[1]=u_wb_gmac_rx.wbo_din[29] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5987__ Y=$iopadmap$wb_xram_wdata[29]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[30] A[1]=u_wb_gmac_rx.wbo_din[30] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5989__ Y=$iopadmap$wb_xram_wdata[30]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[31] A[1]=u_wb_gmac_rx.wbo_din[31] A[2]=u_wb_crossbar.slave_mx_id[1][0] A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n5991__ Y=$iopadmap$wb_xram_wdata[31]
.param INIT_VALUE 1100110011001111111110101100110000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$wb_xrom_ack A[1]=$iopadmap$wb_xram_ack A[2]=u_uart_core.u_cfg.reg_ack A[3]=u_spi_core.u_cfg.reg_ack A[4]=u_wb_crossbar.master_mx_id[2][1] A[5]=u_wb_crossbar.master_mx_id[2][0] Y=$abc$393652$new_new_n6017__
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack A[1]=$abc$393652$new_new_n6017__ A[2]=u_wb_crossbar.master_mx_id[2][2] A[3]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_ack
.param INIT_VALUE 1010001100000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_we A[1]=$iopadmap$ext_reg_wr A[2]=u_8051_core.oc8051_memory_interface1.dwe_o A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][0] A[5]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6019__
.param INIT_VALUE 0000000011110000000000001100110000000000000000000000000010101010
.subckt LUT2 A[0]=$abc$393652$new_new_n6019__ A[1]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_wr
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=u_wb_gmac_tx.wbo_cyc A[2]=$iopadmap$ext_reg_cs A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6021__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT3 A[0]=u_wb_crossbar.slave_mx_id[0][2] A[1]=$abc$393652$new_new_n6021__ A[2]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_stb
.param INIT_VALUE 11100000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[0] A[1]=$iopadmap$ext_reg_addr[2] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[2] A[3]=$abc$393652$new_new_n5933__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6023__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6023__ A[1]=u_wb_gmac_rx.wbo_addr[0] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[0]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[1] A[1]=$iopadmap$ext_reg_addr[3] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[3] A[3]=$abc$393652$new_new_n5936__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6025__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6025__ A[1]=u_wb_gmac_rx.wbo_addr[1] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[1]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[2] A[1]=$iopadmap$ext_reg_addr[4] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[4] A[3]=$abc$393652$new_new_n5940__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6027__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6027__ A[1]=u_wb_gmac_rx.wbo_addr[2] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[2]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[3] A[1]=$iopadmap$ext_reg_addr[5] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[5] A[3]=$abc$393652$new_new_n5943__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6029__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6029__ A[1]=u_wb_gmac_rx.wbo_addr[3] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[3]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[4] A[1]=$iopadmap$ext_reg_addr[6] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[6] A[3]=$abc$393652$new_new_n5946__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6031__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6031__ A[1]=u_wb_gmac_rx.wbo_addr[4] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[4]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[5] A[1]=$iopadmap$ext_reg_addr[7] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[7] A[3]=$abc$393652$new_new_n5950__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6033__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6033__ A[1]=u_wb_gmac_rx.wbo_addr[5] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[5]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[6] A[1]=$iopadmap$ext_reg_addr[8] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[8] A[3]=$abc$393652$new_new_n5953__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6035__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6035__ A[1]=u_wb_gmac_rx.wbo_addr[6] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[6]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[7] A[1]=$iopadmap$ext_reg_addr[9] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[9] A[3]=$abc$393652$new_new_n5956__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6037__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6037__ A[1]=u_wb_gmac_rx.wbo_addr[7] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[7]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[8] A[1]=$iopadmap$ext_reg_addr[10] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[10] A[3]=$abc$393652$new_new_n5960__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6039__
.param INIT_VALUE 1111000011110000101010101010101011001100110011000000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6039__ A[1]=u_wb_gmac_rx.wbo_addr[8] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[8]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[9] A[1]=$iopadmap$ext_reg_addr[11] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[11] A[3]=$abc$393652$new_new_n5963__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6041__
.param INIT_VALUE 1111000011110000101010101010101011001100110011000000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6041__ A[1]=u_wb_gmac_rx.wbo_addr[9] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[9]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[10] A[1]=$iopadmap$ext_reg_addr[12] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[12] A[3]=$abc$393652$new_new_n5967__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6043__
.param INIT_VALUE 1111000011110000101010101010101011001100110011000000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6043__ A[1]=u_wb_gmac_rx.wbo_addr[10] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[10]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[11] A[1]=$iopadmap$ext_reg_addr[13] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[13] A[3]=$abc$393652$new_new_n5970__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6045__
.param INIT_VALUE 1111000011110000101010101010101011001100110011000000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6045__ A[1]=u_wb_gmac_rx.wbo_addr[11] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[11]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.wbo_addr[12] A[1]=$iopadmap$ext_reg_addr[14] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[14] A[3]=$abc$393652$new_new_n5974__ A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6047__
.param INIT_VALUE 1111000011110000101010101010101011001100110011000000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6047__ A[1]=u_wb_gmac_rx.wbo_addr[12] A[2]=u_wb_crossbar.slave_mx_id[0][1] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][2] A[5]=u_wb_crossbar.slave_busy[0] Y=$iopadmap$wb_xrom_adr[12]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6049__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[0] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[0] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6049__ Y=$iopadmap$wb_xrom_wdata[0]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6051__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[1] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[1] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6051__ Y=$iopadmap$wb_xrom_wdata[1]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6053__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[2] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[2] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6053__ Y=$iopadmap$wb_xrom_wdata[2]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6055__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[3] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[3] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6055__ Y=$iopadmap$wb_xrom_wdata[3]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6057__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[4] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[4] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6057__ Y=$iopadmap$wb_xrom_wdata[4]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6059__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[5] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[5] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6059__ Y=$iopadmap$wb_xrom_wdata[5]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6061__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[6] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[6] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6061__ Y=$iopadmap$wb_xrom_wdata[6]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[1]=u_wb_crossbar.slave_busy[0] A[2]=u_wb_crossbar.slave_mx_id[0][2] A[3]=u_wb_crossbar.slave_mx_id[0][0] A[4]=u_wb_crossbar.slave_mx_id[0][1] Y=$abc$393652$new_new_n6063__
.param INIT_VALUE 11001000110011001100110000001100
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[7] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[7] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6063__ Y=$iopadmap$wb_xrom_wdata[7]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[8] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[8] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6049__ Y=$iopadmap$wb_xrom_wdata[8]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[9] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[9] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6051__ Y=$iopadmap$wb_xrom_wdata[9]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[10] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[10] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6053__ Y=$iopadmap$wb_xrom_wdata[10]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[11] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[11] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6055__ Y=$iopadmap$wb_xrom_wdata[11]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[12] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[12] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6057__ Y=$iopadmap$wb_xrom_wdata[12]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[13] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[13] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6059__ Y=$iopadmap$wb_xrom_wdata[13]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[14] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[14] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6061__ Y=$iopadmap$wb_xrom_wdata[14]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[15] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[15] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6063__ Y=$iopadmap$wb_xrom_wdata[15]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[16] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[16] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6049__ Y=$iopadmap$wb_xrom_wdata[16]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[17] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[17] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6051__ Y=$iopadmap$wb_xrom_wdata[17]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[18] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[18] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6053__ Y=$iopadmap$wb_xrom_wdata[18]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[19] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[19] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6055__ Y=$iopadmap$wb_xrom_wdata[19]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[20] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[20] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6057__ Y=$iopadmap$wb_xrom_wdata[20]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[21] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[21] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6059__ Y=$iopadmap$wb_xrom_wdata[21]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[22] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[22] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6061__ Y=$iopadmap$wb_xrom_wdata[22]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[23] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[23] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6063__ Y=$iopadmap$wb_xrom_wdata[23]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[24] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[24] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6049__ Y=$iopadmap$wb_xrom_wdata[24]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[25] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[25] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6051__ Y=$iopadmap$wb_xrom_wdata[25]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[26] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[26] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6053__ Y=$iopadmap$wb_xrom_wdata[26]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[27] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[27] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6055__ Y=$iopadmap$wb_xrom_wdata[27]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[28] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[28] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6057__ Y=$iopadmap$wb_xrom_wdata[28]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[29] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[29] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6059__ Y=$iopadmap$wb_xrom_wdata[29]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[30] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[30] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6061__ Y=$iopadmap$wb_xrom_wdata[30]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wdata[31] A[1]=u_wb_crossbar.slave_mx_id[0][0] A[2]=u_wb_gmac_rx.wbo_din[31] A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=u_wb_crossbar.slave_mx_id[0][1] A[5]=$abc$393652$new_new_n6063__ Y=$iopadmap$wb_xrom_wdata[31]
.param INIT_VALUE 1111000011101110111100000011000000000000000000000000000000000000
.subckt LUT2 A[0]=u_wb_crossbar.wbd_taddr_master[13] A[1]=u_8051_core.oc8051_memory_interface1.dadr_ot[15] Y=u_wb_crossbar.wbd_taddr_master[14]
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[0] A[1]=u_spi_core.u_cfg.reg_rdata[0] A[2]=$iopadmap$wb_xram_rdata[0] A[3]=u_uart_core.u_cfg.reg_rdata[0] A[4]=u_wb_crossbar.master_mx_id[2][0] A[5]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6090__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6090__ A[1]=$iopadmap$wb_xrom_rdata[0] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[0]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[1] A[1]=u_spi_core.u_cfg.reg_rdata[1] A[2]=$iopadmap$wb_xram_rdata[1] A[3]=u_uart_core.u_cfg.reg_rdata[1] A[4]=u_wb_crossbar.master_mx_id[2][0] A[5]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6092__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6092__ A[1]=$iopadmap$wb_xrom_rdata[1] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[1]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[2] A[1]=u_spi_core.u_cfg.reg_rdata[2] A[2]=$iopadmap$wb_xram_rdata[2] A[3]=u_uart_core.u_cfg.reg_rdata[2] A[4]=u_wb_crossbar.master_mx_id[2][0] A[5]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6094__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6094__ A[1]=$iopadmap$wb_xrom_rdata[2] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[2]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[3] A[1]=u_spi_core.u_cfg.reg_rdata[3] A[2]=$iopadmap$wb_xram_rdata[3] A[3]=u_uart_core.u_cfg.reg_rdata[3] A[4]=u_wb_crossbar.master_mx_id[2][0] A[5]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6096__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6096__ A[1]=$iopadmap$wb_xrom_rdata[3] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[3]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[4] A[1]=u_spi_core.u_cfg.reg_rdata[4] A[2]=$iopadmap$wb_xram_rdata[4] A[3]=u_uart_core.u_cfg.reg_rdata[4] A[4]=u_wb_crossbar.master_mx_id[2][0] A[5]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6098__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6098__ A[1]=$iopadmap$wb_xrom_rdata[4] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[4]
.param INIT_VALUE 1100110011001010101010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[5] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[5] A[2]=u_spi_core.u_cfg.reg_rdata[5] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6100__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6100__ A[1]=$iopadmap$wb_xrom_rdata[5] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[5]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[6] A[2]=u_spi_core.u_cfg.reg_rdata[6] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6102__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6102__ A[1]=$iopadmap$wb_xrom_rdata[6] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[6]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[7] A[2]=u_spi_core.u_cfg.reg_rdata[7] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6104__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6104__ A[1]=$iopadmap$wb_xrom_rdata[7] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[7]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[8] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[8] A[2]=u_spi_core.u_cfg.reg_rdata[8] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6106__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6106__ A[1]=$iopadmap$wb_xrom_rdata[8] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[8]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[9] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[9] A[2]=u_spi_core.u_cfg.reg_rdata[9] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6108__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6108__ A[1]=$iopadmap$wb_xrom_rdata[9] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[9]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[10] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[10] A[2]=u_spi_core.u_cfg.reg_rdata[10] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6110__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6110__ A[1]=$iopadmap$wb_xrom_rdata[10] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[10]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[11] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[11] A[2]=u_spi_core.u_cfg.reg_rdata[11] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6112__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6112__ A[1]=$iopadmap$wb_xrom_rdata[11] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[11]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[12] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[12] A[2]=u_spi_core.u_cfg.reg_rdata[12] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6114__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6114__ A[1]=$iopadmap$wb_xrom_rdata[12] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[12]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[13] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[13] A[2]=u_spi_core.u_cfg.reg_rdata[13] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6116__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6116__ A[1]=$iopadmap$wb_xrom_rdata[13] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[13]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[14] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[14] A[2]=u_spi_core.u_cfg.reg_rdata[14] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6118__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6118__ A[1]=$iopadmap$wb_xrom_rdata[14] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[14]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[15] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[15] A[2]=u_spi_core.u_cfg.reg_rdata[15] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6120__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6120__ A[1]=$iopadmap$wb_xrom_rdata[15] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[15]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[16] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[16] A[2]=u_spi_core.u_cfg.reg_rdata[16] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6122__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6122__ A[1]=$iopadmap$wb_xrom_rdata[16] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[16]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[17] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[17] A[2]=u_spi_core.u_cfg.reg_rdata[17] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6124__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6124__ A[1]=$iopadmap$wb_xrom_rdata[17] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[17]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[18] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[18] A[2]=u_spi_core.u_cfg.reg_rdata[18] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6126__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6126__ A[1]=$iopadmap$wb_xrom_rdata[18] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[18]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[19] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[19] A[2]=u_spi_core.u_cfg.reg_rdata[19] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6128__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6128__ A[1]=$iopadmap$wb_xrom_rdata[19] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[19]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[20] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[20] A[2]=u_spi_core.u_cfg.reg_rdata[20] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6130__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6130__ A[1]=$iopadmap$wb_xrom_rdata[20] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[20]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[21] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[21] A[2]=u_spi_core.u_cfg.reg_rdata[21] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6132__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6132__ A[1]=$iopadmap$wb_xrom_rdata[21] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[21]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[22] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[22] A[2]=u_spi_core.u_cfg.reg_rdata[22] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6134__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6134__ A[1]=$iopadmap$wb_xrom_rdata[22] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[22]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[23] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[23] A[2]=u_spi_core.u_cfg.reg_rdata[23] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6136__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6136__ A[1]=$iopadmap$wb_xrom_rdata[23] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[23]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[24] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[24] A[2]=u_spi_core.u_cfg.reg_rdata[24] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6138__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6138__ A[1]=$iopadmap$wb_xrom_rdata[24] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[24]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[25] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[25] A[2]=u_spi_core.u_cfg.reg_rdata[25] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6140__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6140__ A[1]=$iopadmap$wb_xrom_rdata[25] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[25]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[26] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[26] A[2]=u_spi_core.u_cfg.reg_rdata[26] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6142__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6142__ A[1]=$iopadmap$wb_xrom_rdata[26] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[26]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[27] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[27] A[2]=u_spi_core.u_cfg.reg_rdata[27] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6144__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6144__ A[1]=$iopadmap$wb_xrom_rdata[27] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[27]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[28] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[28] A[2]=u_spi_core.u_cfg.reg_rdata[28] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6146__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6146__ A[1]=$iopadmap$wb_xrom_rdata[28] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[28]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[29] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[29] A[2]=u_spi_core.u_cfg.reg_rdata[29] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6148__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6148__ A[1]=$iopadmap$wb_xrom_rdata[29] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[29]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[30] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[30] A[2]=u_spi_core.u_cfg.reg_rdata[30] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6150__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6150__ A[1]=$iopadmap$wb_xrom_rdata[30] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[30]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_rdata[31] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[31] A[2]=u_spi_core.u_cfg.reg_rdata[31] A[3]=u_wb_crossbar.master_mx_id[2][2] A[4]=u_wb_crossbar.master_mx_id[2][1] Y=$abc$393652$new_new_n6152__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6152__ A[1]=$iopadmap$wb_xrom_rdata[31] A[2]=u_wb_crossbar.master_mx_id[2][0] A[3]=u_wb_crossbar.master_mx_id[2][1] A[4]=u_wb_crossbar.master_mx_id[2][2] A[5]=u_wb_crossbar.master_busy[2] Y=$iopadmap$ext_reg_rdata[31]
.param INIT_VALUE 1100110011001010000010101010110000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_cyc A[1]=u_wb_gmac_tx.wbo_cyc A[2]=u_8051_core.oc8051_memory_interface1.dmem_wait A[3]=$iopadmap$ext_reg_cs A[4]=u_wb_crossbar.slave_mx_id[4][1] A[5]=u_wb_crossbar.slave_mx_id[4][0] Y=$abc$393652$new_new_n6154__
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack A[1]=$abc$393652$new_new_n6154__ A[2]=u_wb_crossbar.slave_busy[4] Y=$abc$226843$li001_li001
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wr A[1]=u_wb_gmac_rx.wbo_we A[2]=u_8051_core.oc8051_memory_interface1.dwe_o A[3]=u_wb_crossbar.slave_mx_id[4][0] A[4]=u_wb_crossbar.slave_mx_id[4][1] A[5]=$abc$226843$li001_li001 Y=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y
.param INIT_VALUE 0000111101010101111111110011001100000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req A[1]=u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag A[2]=u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag Y=$abc$226843$li002_li002
.param INIT_VALUE 00010100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req A[1]=u_eth_dut.u_mac_core.u_rx_sts_sync.s1_out_req Y=$abc$226843$li003_li003
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req A[1]=u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag A[2]=u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag Y=$abc$226843$li004_li004
.param INIT_VALUE 00010100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req A[1]=u_eth_dut.u_mac_core.u_tx_sts_sync.s1_out_req Y=$abc$226843$li005_li005
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_spi_core.u_cfg.reg_ack A[1]=$abc$393652$new_new_n5124__ A[2]=u_wb_crossbar.slave_busy[2] Y=$abc$226843$li030_li030
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wr A[1]=u_wb_gmac_rx.wbo_we A[2]=u_8051_core.oc8051_memory_interface1.dwe_o A[3]=u_wb_crossbar.slave_mx_id[2][0] A[4]=u_wb_crossbar.slave_mx_id[2][1] A[5]=$abc$226843$li030_li030 Y=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y
.param INIT_VALUE 0000111101010101111111110011001100000000000000000000000000000000
.subckt LUT3 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[4] A[1]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 A[2]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out Y=$abc$226843$li039_li039
.param INIT_VALUE 11110100
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[2] A[1]=u_spi_core.u_spi_ctrl.spiif_cs[5] A[2]=$abc$393652$new_new_n5315__ A[3]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[4]=$abc$393652$new_new_n5313__ A[5]=u_spi_core.u_spi_ctrl.sck_ne Y=$abc$226843$li040_li040
.param INIT_VALUE 1110111111101110000011110000000011111111000000001111111100000000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.sck_ne A[1]=$abc$393652$new_new_n5315__ Y=$abc$393652$new_new_n6165__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6165__ A[3]=u_spi_core.u_spi_ctrl.spiif_cs[3] A[4]=$abc$204592$auto$rtlil.cc:2491:Mux$147125 Y=$abc$226843$li041_li041
.param INIT_VALUE 11111111111111110001000000000000
.subckt LUT5 A[0]=u_spi_core.u_spi_ctrl.byte_cnt[2] A[1]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[2]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[4]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out Y=$abc$393652$new_new_n6167__
.param INIT_VALUE 01000001000000000000000001000001
.subckt LUT6 A[0]=$abc$393652$new_new_n6167__ A[1]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[2]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out A[3]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 A[4]=u_spi_core.u_spi_ctrl.spiif_cs[3] A[5]=$abc$393652$new_new_n6165__ Y=$abc$226843$li042_li042
.param INIT_VALUE 0100010011110100010001001111010011111111111111110000000011110000
.subckt LUT2 A[0]=$abc$393652$new_new_n6165__ A[1]=u_spi_core.u_spi_ctrl.spiif_cs[1] Y=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978
.param INIT_VALUE 1000
.subckt LUT4 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[4] A[1]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out A[2]=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978 A[3]=$abc$393652$new_new_n6167__ Y=$abc$226843$li043_li043
.param INIT_VALUE 1111100010001000
.subckt LUT5 A[0]=u_spi_core.u_spi_ctrl.sck_ne A[1]=$abc$393652$new_new_n5313__ A[2]=$abc$393652$new_new_n5316__ A[3]=u_spi_core.u_spi_ctrl.spiif_cs[3] A[4]=u_spi_core.u_spi_ctrl.spiif_cs[5] Y=$abc$226843$li044_li044
.param INIT_VALUE 11110111011101111111000000000000
.subckt LUT3 A[0]=u_uart_core.u_cfg.reg_ack A[1]=$abc$393652$new_new_n4871__ A[2]=u_wb_crossbar.slave_busy[3] Y=$abc$226843$li045_li045
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$iopadmap$ext_reg_wr A[1]=u_wb_gmac_rx.wbo_we A[2]=u_8051_core.oc8051_memory_interface1.dwe_o A[3]=u_wb_crossbar.slave_mx_id[3][0] A[4]=u_wb_crossbar.slave_mx_id[3][1] A[5]=$abc$226843$li045_li045 Y=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y
.param INIT_VALUE 0000111101010101111111110011001100000000000000000000000000000000
.subckt LUT4 A[0]=u_uart_core.u_rxfifo.sync_wr_ptr_1[1] A[1]=u_uart_core.u_rxfifo.sync_wr_ptr_1[4] A[2]=u_uart_core.u_rxfifo.sync_wr_ptr_1[2] A[3]=u_uart_core.u_rxfifo.sync_wr_ptr_1[3] Y=$abc$393652$new_new_n6174__
.param INIT_VALUE 0110100110010110
.subckt LUT3 A[0]=u_uart_core.u_rxfifo.sync_wr_ptr_1[0] A[1]=$abc$393652$new_new_n6174__ A[2]=u_uart_core.u_rxfifo.rd_ptr[0] Y=$abc$393652$new_new_n6175__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$abc$393652$new_new_n6175__ A[1]=u_uart_core.u_rxfifo.sync_wr_ptr_1[4] A[2]=u_uart_core.u_rxfifo.sync_wr_ptr_1[2] A[3]=u_uart_core.u_rxfifo.sync_wr_ptr_1[3] A[4]=u_uart_core.u_rxfifo.rd_ptr[3] A[5]=u_uart_core.u_rxfifo.rd_ptr[2] Y=$abc$393652$new_new_n6176__
.param INIT_VALUE 1111011011111001100111110110111111101101101101110111101111011110
.subckt LUT6 A[0]=$abc$393652$new_new_n6176__ A[1]=$abc$393652$new_new_n6174__ A[2]=u_uart_core.u_rxfifo.rd_ptr[1] A[3]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.sync_wr_ptr_1[0] Y=$abc$393652$new_new_n6177__
.param INIT_VALUE 0000010000000001000000010100000000010000010000000100000000000001
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.sync_wr_ptr_1[3] A[1]=u_uart_core.u_rxfifo.sync_wr_ptr_1[4] A[2]=u_uart_core.u_rxfifo.sync_wr_ptr_1[2] A[3]=u_uart_core.u_rxfifo.rd_ptr[2] A[4]=u_uart_core.u_rxfifo.grey_rd_ptr[4] A[5]=$abc$393652$new_new_n6177__ Y=$abc$226843$li052_li052
.param INIT_VALUE 0011101000110011110001011100110011111111111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5193__ A[1]=$abc$393652$new_new_n5190__ A[2]=$iopadmap$ext_reg_cs A[3]=$iopadmap$ext_reg_ack A[4]=u_wb_crossbar.master_busy[2] A[5]=$iopadmap$ext_reg_tid[2] Y=$abc$226843$li068_li068
.param INIT_VALUE 1111111111110000010101010101000011111111111100001100110011000000
.subckt LUT3 A[0]=$iopadmap$ext_reg_cs A[1]=$iopadmap$ext_reg_ack A[2]=u_wb_crossbar.master_busy[2] Y=$abc$393652$new_new_n6180__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22600.C[32] A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[20] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[21] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[23] A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[26] A[5]=$auto$alumacc.cc:485:replace_alu$22600.Y[22] Y=$abc$393652$new_new_n6181__
.param INIT_VALUE 0100000000000000000000000000000011111111111111111111111111111101
.subckt LUT4 A[0]=$abc$393652$new_new_n6181__ A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[16] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[22] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[27] Y=$abc$393652$new_new_n6182__
.param INIT_VALUE 0111111111111110
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22600.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[10] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[11] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[12] A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[13] A[5]=$auto$alumacc.cc:485:replace_alu$22600.Y[24] Y=$abc$393652$new_new_n6183__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT5 A[0]=$abc$393652$new_new_n6182__ A[1]=$abc$393652$new_new_n6183__ A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[4] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[17] A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[27] Y=$abc$393652$new_new_n6184__
.param INIT_VALUE 00010000000000000000000000000001
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22600.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[5] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[6] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[7] A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[8] A[5]=$auto$alumacc.cc:485:replace_alu$22600.Y[9] Y=$abc$393652$new_new_n6185__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n6185__ A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[8] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[14] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[15] A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[18] A[5]=$auto$alumacc.cc:485:replace_alu$22600.Y[19] Y=$abc$393652$new_new_n6186__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22600.Y[12] A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[25] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[28] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[29] A[4]=$abc$393652$new_new_n6184__ A[5]=$abc$393652$new_new_n6186__ Y=$abc$393652$new_new_n6187__
.param INIT_VALUE 1000000000000001000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n6187__ A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[4] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[2] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[3] Y=$abc$393652$new_new_n6188__
.param INIT_VALUE 1000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6180__ A[1]=$abc$393652$new_new_n5194__ A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[1] A[3]=$abc$393652$new_new_n6188__ A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[0] A[5]=$abc$393652$new_new_n5189__ Y=$abc$393652$new_new_n6189__
.param INIT_VALUE 0000001000000000000000000000000011110011111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6180__ A[1]=$abc$393652$new_new_n5194__ A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[0] A[3]=$abc$393652$new_new_n6188__ A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[1] A[5]=$abc$393652$new_new_n5186__ Y=$abc$393652$new_new_n6190__
.param INIT_VALUE 0000001000000000000000000000000011110011111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6180__ A[1]=$abc$393652$new_new_n5194__ A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[0] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[1] A[4]=$abc$393652$new_new_n6188__ A[5]=$abc$393652$new_new_n5193__ Y=$abc$393652$new_new_n6191__
.param INIT_VALUE 0000000000000010000000000000000011111111111100111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6190__ A[1]=$abc$393652$new_new_n6189__ A[2]=$abc$393652$new_new_n6191__ A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[12] A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[14] A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[13] Y=$abc$393652$new_new_n6192__
.param INIT_VALUE 0000111100001111000011110000111100001111000011110011001101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6180__ A[1]=$abc$393652$new_new_n5194__ A[2]=$abc$393652$new_new_n6188__ A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[0] A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[1] A[5]=$abc$393652$new_new_n5182__ Y=$abc$393652$new_new_n6193__
.param INIT_VALUE 0011111111111111111111111111111100100000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n6193__ A[1]=$abc$393652$new_new_n6192__ A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[15] A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait Y=$abc$393652$new_new_n6194__
.param INIT_VALUE 0011101000000000
.subckt LUT6 A[0]=u_uart_core.u_cfg.reg_ack A[1]=u_spi_core.u_cfg.reg_ack A[2]=$iopadmap$wb_xram_ack A[3]=$iopadmap$wb_xrom_ack A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n6195__
.param INIT_VALUE 0101010101010101001100110011001100001111000011110000000011111111
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_ack A[1]=$abc$393652$new_new_n6195__ A[2]=u_wb_crossbar.master_mx_id[3][2] A[3]=u_wb_crossbar.master_busy[3] Y=u_8051_core.oc8051_memory_interface1.dack_i
.param INIT_VALUE 1010001100000000
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.dack_i A[1]=u_8051_core.oc8051_memory_interface1.dmem_wait A[2]=$abc$393652$new_new_n6194__ A[3]=u_wb_crossbar.master_busy[3] Y=$abc$226843$li069_li069
.param INIT_VALUE 1110111011100000
.subckt LUT4 A[0]=$auto$alumacc.cc:485:replace_alu$22597.Y[8] A[1]=$auto$alumacc.cc:485:replace_alu$22597.Y[9] A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[21] A[3]=$auto$alumacc.cc:485:replace_alu$22597.C[32] Y=$abc$393652$new_new_n6198__
.param INIT_VALUE 0000000100000000
.subckt LUT4 A[0]=$auto$alumacc.cc:485:replace_alu$22597.Y[7] A[1]=$auto$alumacc.cc:485:replace_alu$22597.Y[8] A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[9] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[21] Y=$abc$393652$new_new_n6199__
.param INIT_VALUE 1000000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22597.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22597.Y[5] A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[16] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[17] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[20] A[5]=$auto$alumacc.cc:485:replace_alu$22597.Y[6] Y=$abc$393652$new_new_n6200__
.param INIT_VALUE 0111111111111111111111111111111100000000000000000000000000000001
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22597.C[32] A[1]=$abc$393652$new_new_n6199__ A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[7] A[3]=$abc$393652$new_new_n6198__ A[4]=$abc$393652$new_new_n6200__ A[5]=$auto$alumacc.cc:485:replace_alu$22597.Y[6] Y=$abc$393652$new_new_n6201__
.param INIT_VALUE 1111111111111111101110111011101111110000111111111111111111111111
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22597.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22597.Y[22] A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[23] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[24] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[25] Y=$abc$393652$new_new_n6202__
.param INIT_VALUE 01111111111111110000000000000001
.subckt LUT6 A[0]=$abc$393652$new_new_n6202__ A[1]=$auto$alumacc.cc:485:replace_alu$22597.Y[25] A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[26] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[27] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[28] A[5]=$auto$alumacc.cc:485:replace_alu$22597.Y[29] Y=$abc$393652$new_new_n6203__
.param INIT_VALUE 1011111111111111111111111111111111111111111111111111111111111101
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22597.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22597.Y[10] A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[11] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[13] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[14] A[5]=$auto$alumacc.cc:485:replace_alu$22597.Y[12] Y=$abc$393652$new_new_n6204__
.param INIT_VALUE 0111111111111111111111111111111100000000000000000000000000000001
.subckt LUT6 A[0]=$abc$393652$new_new_n6203__ A[1]=$abc$393652$new_new_n6204__ A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[12] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[15] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[18] A[5]=$auto$alumacc.cc:485:replace_alu$22597.Y[19] Y=$abc$393652$new_new_n6205__
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000100
.subckt LUT2 A[0]=$abc$393652$new_new_n6201__ A[1]=$abc$393652$new_new_n6205__ Y=$abc$393652$new_new_n6206__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22597.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22597.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[3] A[5]=$abc$393652$new_new_n6206__ Y=$abc$393652$new_new_n6207__
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22600.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22600.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22600.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22600.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22600.Y[3] A[5]=$abc$393652$new_new_n6187__ Y=$abc$393652$new_new_n6208__
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n6180__ A[1]=$abc$393652$new_new_n5180__ A[2]=$abc$393652$new_new_n5194__ A[3]=$abc$393652$new_new_n6208__ Y=$abc$393652$new_new_n6209__
.param INIT_VALUE 0000101100110011
.subckt LUT4 A[0]=u_wb_crossbar.master_busy[3] A[1]=$abc$226843$li069_li069 A[2]=$abc$393652$new_new_n6207__ A[3]=$abc$393652$new_new_n6209__ Y=$abc$393652$new_new_n6210__
.param INIT_VALUE 0100000011011111
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$abc$393652$new_new_n6210__ Y=$abc$226843$li070_li070
.param INIT_VALUE 1011
.subckt LUT2 A[0]=$abc$393652$new_new_n6210__ A[1]=u_wb_crossbar.master_busy[4] Y=$abc$226843$li071_li071
.param INIT_VALUE 1011
.subckt LUT6 A[0]=$abc$393652$new_new_n6201__ A[1]=$abc$393652$new_new_n6205__ A[2]=$abc$393652$new_new_n6194__ A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[4] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[2] A[5]=$auto$alumacc.cc:485:replace_alu$22597.Y[3] Y=$abc$393652$new_new_n6213__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.dack_i A[1]=u_8051_core.oc8051_memory_interface1.dmem_wait A[2]=$auto$alumacc.cc:485:replace_alu$22597.Y[4] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[3] A[5]=$abc$393652$new_new_n6206__ Y=$abc$393652$new_new_n6214__
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6213__ A[1]=$abc$393652$new_new_n6214__ A[2]=u_wb_crossbar.master_busy[3] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[0] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[1] A[5]=$abc$393652$new_new_n6193__ Y=$abc$226843$li072_li072
.param INIT_VALUE 0000101000000000000000000000000000111111111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6213__ A[1]=$abc$393652$new_new_n6214__ A[2]=u_wb_crossbar.master_busy[3] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[0] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[1] A[5]=$abc$393652$new_new_n6190__ Y=$abc$226843$li073_li073
.param INIT_VALUE 0000000000001010000000000000000011111111001111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6213__ A[1]=$abc$393652$new_new_n6214__ A[2]=u_wb_crossbar.master_busy[3] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[1] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[0] A[5]=$abc$393652$new_new_n6189__ Y=$abc$226843$li074_li074
.param INIT_VALUE 0000000000001010000000000000000011111111001111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6213__ A[1]=$abc$393652$new_new_n6214__ A[2]=u_wb_crossbar.master_busy[3] A[3]=$auto$alumacc.cc:485:replace_alu$22597.Y[0] A[4]=$auto$alumacc.cc:485:replace_alu$22597.Y[1] A[5]=$abc$393652$new_new_n6191__ Y=$abc$226843$li075_li075
.param INIT_VALUE 0000000000000000000000000000101011111111111111111111111100111111
.subckt LUT4 A[0]=$iopadmap$wb_xram_ack A[1]=$iopadmap$wb_xrom_ack A[2]=u_wb_crossbar.master_mx_id[0][0] A[3]=u_wb_crossbar.master_busy[0] Y=$abc$393652$new_new_n6219__
.param INIT_VALUE 1010110000000000
.subckt LUT3 A[0]=u_eth_dut.g_rx_block_rxrd A[1]=$abc$216236$lo0 A[2]=$abc$204592$auto$rtlil.cc:2574:NotGate$201442 Y=$abc$393652$new_new_n6220__
.param INIT_VALUE 00001011
.subckt LUT5 A[0]=u_wb_gmac_rx.mem_eop_l A[1]=u_wb_gmac_rx.state[5] A[2]=$abc$393652$new_new_n6219__ A[3]=u_wb_gmac_rx.state[7] A[4]=$abc$393652$new_new_n6220__ Y=$abc$226843$li076_li076
.param INIT_VALUE 00000000000000000000111110111111
.subckt LUT4 A[0]=$abc$393652$new_new_n4918__ A[1]=$abc$393652$new_new_n4913__ A[2]=u_eth_dut.g_rx_block_rxrd A[3]=$abc$216236$lo0 Y=$abc$393652$new_new_n6222__
.param INIT_VALUE 0000110100000000
.subckt LUT3 A[0]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[1]=$abc$393652$new_new_n6222__ A[2]=u_wb_gmac_rx.state[6] Y=$abc$226843$li077_li077
.param INIT_VALUE 01000000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[2] A[1]=u_wb_gmac_rx.state[4] A[2]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[3]=$abc$393652$new_new_n6222__ Y=$abc$226843$li078_li078
.param INIT_VALUE 0000110000001010
.subckt LUT5 A[0]=$abc$393652$new_new_n6219__ A[1]=u_wb_gmac_rx.state[5] A[2]=u_wb_gmac_rx.mem_eop_l A[3]=u_wb_gmac_rx.state[3] A[4]=u_eth_dut.app_rx_desc_req Y=$abc$226843$li079_li079
.param INIT_VALUE 10000000100000001111111110000000
.subckt LUT6 A[0]=u_eth_dut.g_rx_block_rxrd A[1]=$abc$204592$auto$rtlil.cc:2574:NotGate$201442 A[2]=$abc$216236$lo0 A[3]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[4]=$abc$393652$new_new_n6222__ A[5]=u_wb_gmac_rx.state[4] Y=$abc$226843$li080_li080
.param INIT_VALUE 0001000000010000000100001111111100010000000100000001000000010000
.subckt LUT5 A[0]=$abc$393652$new_new_n6219__ A[1]=u_wb_gmac_rx.state[5] A[2]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[3]=$abc$393652$new_new_n4846__ A[4]=u_wb_gmac_rx.state[1] Y=$abc$226843$li081_li081
.param INIT_VALUE 11111111111111110100010011110100
.subckt LUT4 A[0]=u_wb_gmac_rx.state[6] A[1]=u_wb_gmac_rx.state[2] A[2]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[3]=$abc$393652$new_new_n6222__ Y=$abc$226843$li082_li082
.param INIT_VALUE 0000110000001010
.subckt LUT3 A[0]=$abc$393652$new_new_n6219__ A[1]=u_wb_gmac_rx.state[7] A[2]=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437 Y=$abc$226843$li083_li083
.param INIT_VALUE 11110100
.subckt LUT5 A[0]=u_wb_gmac_tx.cnt[12] A[1]=u_wb_gmac_tx.cnt[10] A[2]=u_wb_gmac_tx.cnt[11] A[3]=u_wb_gmac_tx.cnt[8] A[4]=u_wb_gmac_tx.cnt[9] Y=$abc$393652$new_new_n6230__
.param INIT_VALUE 00000000000000000000000000000001
.subckt LUT6 A[0]=u_wb_gmac_tx.cnt[13] A[1]=u_wb_gmac_tx.cnt[7] A[2]=u_wb_gmac_tx.cnt[2] A[3]=u_wb_gmac_tx.cnt[3] A[4]=u_wb_gmac_tx.cnt[1] A[5]=u_wb_gmac_tx.cnt[14] Y=$abc$393652$new_new_n6231__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT5 A[0]=u_wb_gmac_tx.cnt[6] A[1]=u_wb_gmac_tx.cnt[5] A[2]=u_wb_gmac_tx.cnt[15] A[3]=u_wb_gmac_tx.cnt[0] A[4]=$abc$393652$new_new_n6231__ Y=$abc$393652$new_new_n6232__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT3 A[0]=u_wb_gmac_tx.cnt[4] A[1]=$abc$393652$new_new_n6230__ A[2]=$abc$393652$new_new_n6232__ Y=$abc$204592$auto$rtlil.cc:2491:Mux$147639
.param INIT_VALUE 01000000
.subckt LUT2 A[0]=u_wb_gmac_tx.state[6] A[1]=$abc$393652$new_new_n4932__ Y=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] A[1]=$abc$204592$auto$rtlil.cc:2574:NotGate$201598 A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[3] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[1] Y=$abc$393652$new_new_n6235__
.param INIT_VALUE 00000000000000000000000000000001
.subckt LUT5 A[0]=$abc$393652$new_new_n4841__ A[1]=$abc$393652$new_new_n4842__ A[2]=$abc$204592$auto$rtlil.cc:2491:Mux$147639 A[3]=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 A[4]=$abc$393652$new_new_n6235__ Y=$abc$226843$li084_li084
.param INIT_VALUE 00000000000000000000111111011111
.subckt LUT4 A[0]=$abc$393652$new_new_n4841__ A[1]=u_wb_gmac_tx.state[1] A[2]=$abc$204592$auto$rtlil.cc:2491:Mux$147639 A[3]=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599 Y=$abc$226843$li085_li085
.param INIT_VALUE 0100111101000100
.subckt LUT6 A[0]=$abc$204592$auto$rtlil.cc:2491:Mux$147639 A[1]=u_wb_gmac_tx.state[3] A[2]=$abc$393652$new_new_n4932__ A[3]=u_wb_gmac_tx.state[4] A[4]=u_wb_gmac_tx.state[2] A[5]=$abc$393652$new_new_n4841__ Y=$abc$226843$li086_li086
.param INIT_VALUE 1111010001000100111101000100010011111111111111111111000000000000
.subckt LUT4 A[0]=$abc$204592$auto$rtlil.cc:2491:Mux$147639 A[1]=u_wb_gmac_tx.state[5] A[2]=u_wb_gmac_tx.state[3] A[3]=$abc$393652$new_new_n4841__ Y=$abc$226843$li087_li087
.param INIT_VALUE 0100010011110000
.subckt LUT3 A[0]=$abc$393652$new_new_n4932__ A[1]=u_wb_gmac_tx.state[4] A[2]=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492 Y=$abc$226843$li088_li088
.param INIT_VALUE 11110100
.subckt LUT4 A[0]=$abc$204592$auto$rtlil.cc:2491:Mux$147639 A[1]=u_wb_gmac_tx.state[1] A[2]=u_wb_gmac_tx.state[5] A[3]=$abc$393652$new_new_n4841__ Y=$abc$226843$li089_li089
.param INIT_VALUE 0100010011110000
.subckt LUT4 A[0]=$abc$393652$new_new_n4932__ A[1]=u_wb_gmac_tx.state[6] A[2]=$abc$393652$new_new_n4841__ A[3]=u_wb_gmac_tx.state[2] Y=$abc$226843$li090_li090
.param INIT_VALUE 1111010001000100
.subckt LUT4 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[3]=u_uart_core.u_rxfsm.rxstate[5] Y=$abc$393652$new_new_n6243__
.param INIT_VALUE 1011101111110000
.subckt LUT2 A[0]=u_uart_core.u_rxfsm.rxstate[1] A[1]=u_uart_core.u_rxfsm.rxstate[4] Y=$abc$393652$new_new_n6244__
.param INIT_VALUE 0001
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 A[1]=u_uart_core.u_rxfsm.rxstate[5] A[2]=$abc$393652$new_new_n5001__ A[3]=$abc$393652$new_new_n6243__ A[4]=$abc$393652$new_new_n6244__ A[5]=u_uart_core.par_error Y=$abc$226843$li101_li101
.param INIT_VALUE 1110111011101110110011111111111100000000110000000000000011000000
.subckt LUT5 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[1]=$abc$393652$new_new_n5001__ A[2]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[3]=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 A[4]=u_uart_core.u_rxfsm.rxstate[5] Y=$abc$393652$new_new_n6246__
.param INIT_VALUE 10111111101111111111111100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5001__ A[1]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[2]=$abc$393652$new_new_n6246__ A[3]=u_uart_core.frm_error A[4]=$abc$393652$new_new_n6244__ Y=$abc$226843$li102_li102
.param INIT_VALUE 11110000000000001111111110001000
.subckt LUT6 A[0]=$abc$393652$new_new_n6244__ A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5001__ A[4]=u_uart_core.u_rxfsm.rxstate[5] A[5]=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 Y=$abc$393652$new_new_n6248__
.param INIT_VALUE 0011000000000000010101010000000011001111111111110000000001010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6244__ A[1]=$abc$393652$new_new_n4899__ A[2]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[3]=$abc$393652$new_new_n6248__ A[4]=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 A[5]=u_uart_core.rx_fifo_full_err Y=$abc$226843$li103_li103
.param INIT_VALUE 0000010111111111111111110011010100000000000000000011000000110000
.subckt LUT2 A[0]=u_uart_core.u_rxfsm.offset[1] A[1]=u_uart_core.u_rxfsm.offset[0] Y=$abc$226843$li105_li105
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_uart_core.u_rxfsm.offset[1] A[1]=u_uart_core.u_rxfsm.offset[0] A[2]=u_uart_core.u_rxfsm.offset[2] Y=$abc$226843$li106_li106
.param INIT_VALUE 01111000
.subckt LUT4 A[0]=u_uart_core.u_rxfsm.offset[2] A[1]=u_uart_core.u_rxfsm.offset[1] A[2]=u_uart_core.u_rxfsm.offset[0] A[3]=u_uart_core.u_rxfsm.offset[3] Y=$abc$226843$li107_li107
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n4999__ A[1]=u_uart_core.u_rxfsm.rxstate[3] A[2]=$abc$393652$new_new_n4899__ A[3]=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 A[4]=$abc$210450$auto$rtlil.cc:2384:Not$20909 Y=$abc$393652$new_new_n6253__
.param INIT_VALUE 11111111111100001011101100000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_uart_core.u_rxfsm.rxstate[1] A[3]=$abc$393652$new_new_n5001__ A[4]=u_uart_core.u_rxfsm.rxstate[4] A[5]=$abc$393652$new_new_n6253__ Y=$abc$226843$li108_li108
.param INIT_VALUE 0000000011111111010011111111111100000000000000000000000000000000
.subckt LUT4 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=$abc$393652$new_new_n4999__ A[3]=u_uart_core.u_rxfsm.rxstate[2] Y=$abc$393652$new_new_n6255__
.param INIT_VALUE 0001000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n6255__ A[1]=u_uart_core.u_rxfsm.rxstate[5] A[2]=u_uart_core.u_rxfsm.rxstate[1] A[3]=$abc$393652$new_new_n5001__ Y=$abc$226843$li109_li109
.param INIT_VALUE 1110111011110000
.subckt LUT5 A[0]=u_uart_core.u_rxfsm.rxstate[3] A[1]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[2]=$abc$393652$new_new_n5001__ A[3]=u_uart_core.u_rxfsm.rxstate[2] A[4]=$abc$393652$new_new_n4999__ Y=$abc$226843$li110_li110
.param INIT_VALUE 10001111100010001111111100000000
.subckt LUT4 A[0]=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910 A[1]=$abc$393652$new_new_n4999__ A[2]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[3]=u_uart_core.u_rxfsm.rxstate[3] Y=$abc$226843$li111_li111
.param INIT_VALUE 1011111010101010
.subckt LUT5 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_uart_core.u_rxfsm.rxstate[1] A[3]=u_uart_core.u_rxfsm.rxstate[4] A[4]=$abc$393652$new_new_n5001__ Y=$abc$226843$li112_li112
.param INIT_VALUE 01000000010000001111111100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n6255__ A[1]=$abc$393652$new_new_n4999__ A[2]=u_uart_core.u_rxfsm.rxstate[2] A[3]=u_uart_core.u_rxfsm.rxstate[5] A[4]=$abc$393652$new_new_n5001__ Y=$abc$226843$li113_li113
.param INIT_VALUE 01000000010000001111111100000000
.subckt LUT4 A[0]=$abc$210450$auto$rtlil.cc:2574:NotGate$201874 A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5293__ A[3]=$abc$217869$flatten\u_uart_core.\u_txfsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3134_Y Y=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874
.param INIT_VALUE 0100000000000000
.subckt LUT6 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_uart_core.u_txfsm.txstate[4] A[2]=u_uart_core.u_txfsm.txstate[1] A[3]=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 A[4]=$abc$210450$auto$rtlil.cc:2574:NotGate$201874 A[5]=$abc$393652$new_new_n5293__ Y=$abc$226843$li117_li117
.param INIT_VALUE 0000101100001011000010110000000011111111111111110000000000000000
.subckt LUT4 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_uart_core.u_txfsm.txstate[4] A[2]=u_uart_core.u_txfsm.txstate[1] A[3]=$abc$393652$new_new_n5293__ Y=$abc$226843$li118_li118
.param INIT_VALUE 1000100011110000
.subckt LUT3 A[0]=u_uart_core.u_txfsm.cnt[0] A[1]=u_uart_core.u_txfsm.cnt[1] A[2]=u_uart_core.u_txfsm.cnt[2] Y=$abc$393652$new_new_n6264__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_uart_core.u_txfsm.txstate[2] A[3]=$abc$393652$new_new_n6264__ A[4]=u_uart_core.u_txfsm.txstate[3] A[5]=$abc$393652$new_new_n5293__ Y=$abc$226843$li119_li119
.param INIT_VALUE 1110111000000000000000000000000011110000111100001111000011110000
.subckt LUT4 A[0]=$abc$393652$new_new_n5293__ A[1]=$abc$393652$new_new_n6264__ A[2]=u_uart_core.u_txfsm.txstate[3] A[3]=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Y=$abc$226843$li120_li120
.param INIT_VALUE 1111111101110000
.subckt LUT4 A[0]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6264__ A[3]=u_uart_core.u_txfsm.txstate[3] Y=$abc$393652$new_new_n6267__
.param INIT_VALUE 0001000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n6267__ A[1]=u_uart_core.u_txfsm.txstate[2] A[2]=u_uart_core.u_txfsm.txstate[4] A[3]=$abc$393652$new_new_n5293__ Y=$abc$226843$li121_li121
.param INIT_VALUE 1110111011110000
.subckt LUT5 A[0]=$abc$393652$new_new_n5394__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5381__ A[3]=$abc$393652$new_new_n5391__ A[4]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n6269__
.param INIT_VALUE 00001111000011110000000011011101
.subckt LUT5 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5394__ A[2]=$abc$393652$new_new_n5379__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n6270__
.param INIT_VALUE 11111111000011110000101100110011
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=$abc$393652$new_new_n5380__ A[2]=u_8051_core.oc8051_decoder1.op1_c[1] A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5402__ A[5]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n6271__
.param INIT_VALUE 1111111111111111111111111011111100001100111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5381__ A[2]=$abc$393652$new_new_n5394__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6272__
.param INIT_VALUE 0000000001000100000000001111000000000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5389__ A[2]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n6273__
.param INIT_VALUE 01000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5410__ A[2]=$abc$393652$new_new_n5380__ A[3]=$abc$393652$new_new_n6273__ Y=$abc$393652$new_new_n6274__
.param INIT_VALUE 0000110100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5380__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5385__ Y=$abc$393652$new_new_n6275__
.param INIT_VALUE 0000000010001000000011110000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.op1_c[1] A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5390__ Y=$abc$393652$new_new_n6276__
.param INIT_VALUE 00001011000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6275__ A[1]=$abc$393652$new_new_n6276__ Y=$abc$393652$new_new_n6277__
.param INIT_VALUE 0001
.subckt LUT3 A[0]=$abc$393652$new_new_n6272__ A[1]=$abc$393652$new_new_n6274__ A[2]=$abc$393652$new_new_n6277__ Y=$abc$393652$new_new_n6278__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=$abc$393652$new_new_n5389__ A[2]=u_8051_core.oc8051_decoder1.op1_c[1] A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5380__ Y=$abc$393652$new_new_n6279__
.param INIT_VALUE 01000001001011000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6278__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5385__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n6279__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n6280__
.param INIT_VALUE 1010001010101010101010101010100000001010101000001010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n5380__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n6270__ A[3]=$abc$393652$new_new_n6271__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n6280__ Y=$abc$393652$new_new_n6281__
.param INIT_VALUE 1110000011010001111100000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5391__ A[2]=$abc$393652$new_new_n5389__ A[3]=$abc$393652$new_new_n6269__ A[4]=$abc$393652$new_new_n6281__ A[5]=$abc$393652$new_new_n6277__ Y=$abc$228414$li00_li00
.param INIT_VALUE 0000000000000000001110110011000000000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5385__ A[1]=$abc$393652$new_new_n5402__ Y=$abc$393652$new_new_n6283__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=$abc$393652$new_new_n5393__ A[1]=$abc$393652$new_new_n5379__ A[2]=$abc$393652$new_new_n6271__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n6283__ Y=$abc$393652$new_new_n6284__
.param INIT_VALUE 0011001101010101001100001111000011111111111111111111000011110000
.subckt LUT6 A[0]=$abc$393652$new_new_n6284__ A[1]=$abc$393652$new_new_n6273__ A[2]=$abc$393652$new_new_n6278__ A[3]=$abc$393652$new_new_n5828__ A[4]=$abc$393652$new_new_n6276__ A[5]=$abc$393652$new_new_n5391__ Y=$abc$393652$new_new_n6285__
.param INIT_VALUE 0000000000000000000000000000000000000000000000001111111100011111
.subckt LUT5 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5379__ A[2]=$abc$393652$new_new_n5807__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n6285__ Y=$abc$228414$li01_li01
.param INIT_VALUE 11111111111111110100000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5378__ A[1]=u_8051_core.oc8051_decoder1.op1_c[1] A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=u_8051_core.oc8051_decoder1.op1_c[2] A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n6287__
.param INIT_VALUE 0000000101010101111111111111111111111111111111111111111110111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5379__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n5807__ A[4]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6288__
.param INIT_VALUE 10100000000000001111001111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6287__ A[1]=$abc$393652$new_new_n5391__ A[2]=$abc$393652$new_new_n5828__ A[3]=$abc$393652$new_new_n6284__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n6288__ Y=$abc$228414$li02_li02
.param INIT_VALUE 0011001100110011001100010011001100110000001100111111111111111111
.subckt LUT4 A[0]=$abc$393652$new_new_n5828__ A[1]=$abc$393652$new_new_n6280__ A[2]=$abc$393652$new_new_n6275__ A[3]=$abc$393652$new_new_n5391__ Y=$abc$228414$li03_li03
.param INIT_VALUE 0000000000001011
.subckt LUT6 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5385__ A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5393__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n6291__
.param INIT_VALUE 1111110001110111111111110111011100001111110011111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5407__ A[1]=$abc$393652$new_new_n5381__ A[2]=$abc$393652$new_new_n6291__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n5807__ Y=$abc$393652$new_new_n6292__
.param INIT_VALUE 0011000000110011111100000101010111110000111111111111000011111111
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.sel A[1]=u_8051_core.oc8051_decoder1.op1_c[1] A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n5385__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n5380__ Y=$abc$393652$new_new_n6293__
.param INIT_VALUE 1111101111111111011101111111111100001111000000001111000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6292__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n6293__ A[5]=$abc$393652$new_new_n5391__ Y=$abc$228414$li04_li04
.param INIT_VALUE 0000000000000000000000000000000001010101010101110101110111110101
.subckt LUT2 A[0]=$abc$393652$new_new_n5380__ A[1]=$abc$393652$new_new_n5391__ Y=$abc$393652$new_new_n6295__
.param INIT_VALUE 0001
.subckt LUT6 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n6295__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5385__ Y=$abc$228414$li05_li05
.param INIT_VALUE 0000000000000000001110100000101000000000000000001100110000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=u_8051_core.oc8051_decoder1.op1_c[1] A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5385__ A[5]=u_8051_core.oc8051_decoder1.op1_c[2] Y=$abc$393652$new_new_n6297__
.param INIT_VALUE 1100111110101011111111111100111111110000111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5385__ A[1]=$abc$393652$new_new_n5398__ A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5393__ Y=$abc$393652$new_new_n6298__
.param INIT_VALUE 0001000100010011000010100000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5807__ A[2]=$abc$393652$new_new_n5379__ A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[5]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 Y=$abc$393652$new_new_n6299__
.param INIT_VALUE 0000000000000000000000000100000000000000111111110000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5415__ A[1]=$abc$393652$new_new_n5378__ A[2]=$abc$393652$new_new_n5385__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n5402__ Y=$abc$393652$new_new_n6300__
.param INIT_VALUE 1010101000000000000000000000000000001111000000001111111100111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5393__ A[1]=$abc$393652$new_new_n5814__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n6300__ A[5]=$abc$393652$new_new_n5391__ Y=$abc$393652$new_new_n6301__
.param INIT_VALUE 1111111111001111111111111111111100000001001100110011001100110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5852__ A[2]=$abc$393652$new_new_n6299__ A[3]=$abc$393652$new_new_n5814__ A[4]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[5]=$abc$393652$new_new_n6301__ Y=$abc$393652$new_new_n6302__
.param INIT_VALUE 0000111110111111000011110000111100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6297__ A[1]=$abc$393652$new_new_n5378__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n6298__ A[4]=$abc$393652$new_new_n6302__ A[5]=$abc$393652$new_new_n5391__ Y=$abc$228414$li06_li06
.param INIT_VALUE 0000000000000000111111111111111111111111000000011111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5410__ A[3]=$abc$393652$new_new_n5385__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6304__
.param INIT_VALUE 0011111100111111110011111111111100001101111111111111111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6304__ A[1]=$abc$393652$new_new_n5814__ A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[4]=$abc$393652$new_new_n6299__ Y=$abc$228414$li07_li07
.param INIT_VALUE 11111100111111111101110111010000
.subckt LUT3 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5391__ A[2]=$abc$393652$new_new_n5415__ Y=$abc$393652$new_new_n6306__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5807__ A[2]=$abc$393652$new_new_n6306__ A[3]=$abc$393652$new_new_n6299__ A[4]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 Y=$abc$228414$li08_li08
.param INIT_VALUE 01000000010000001111111101000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5389__ A[2]=u_8051_core.oc8051_indi_addr1.sel A[3]=u_8051_core.oc8051_decoder1.op1_c[1] A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6308__
.param INIT_VALUE 0100010001000100111111111111000000100011111111100000000000001110
.subckt LUT6 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5391__ A[3]=$abc$393652$new_new_n5385__ A[4]=$abc$393652$new_new_n5398__ A[5]=$abc$393652$new_new_n6308__ Y=$abc$228414$li09_li09
.param INIT_VALUE 0000101000000000000000000000110000000000000011000000110000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5407__ A[1]=$abc$393652$new_new_n6283__ A[2]=$abc$393652$new_new_n5389__ A[3]=$abc$393652$new_new_n5410__ Y=$abc$393652$new_new_n6310__
.param INIT_VALUE 1111110001010111
.subckt LUT2 A[0]=$abc$393652$new_new_n5410__ A[1]=$abc$393652$new_new_n5378__ Y=$abc$393652$new_new_n6311__
.param INIT_VALUE 0001
.subckt LUT6 A[0]=$abc$393652$new_new_n5415__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n6311__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6312__
.param INIT_VALUE 0101111100001111111111111111001111111111001100111111010111100100
.subckt LUT6 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n6310__ A[2]=$abc$393652$new_new_n5391__ A[3]=$abc$393652$new_new_n5418__ A[4]=$abc$393652$new_new_n6312__ A[5]=$abc$393652$new_new_n6302__ Y=$abc$228414$li10_li10
.param INIT_VALUE 0000000100001111000011110000111111111111111111111111111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5394__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5807__ Y=$abc$393652$new_new_n6314__
.param INIT_VALUE 00001010110000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5379__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5385__ A[3]=$abc$393652$new_new_n5380__ A[4]=$abc$393652$new_new_n5389__ A[5]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6315__
.param INIT_VALUE 0101010101000100111111111111000011111111111100001111111100111111
.subckt LUT3 A[0]=$abc$393652$new_new_n6314__ A[1]=$abc$393652$new_new_n5822__ A[2]=$abc$393652$new_new_n6315__ Y=$abc$393652$new_new_n6316__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5385__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5824__ A[3]=$abc$393652$new_new_n6316__ A[4]=$abc$393652$new_new_n5391__ Y=$abc$228414$li11_li11
.param INIT_VALUE 10000000100000000000000011111111
.subckt LUT5 A[0]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[1]=$abc$393652$new_new_n6299__ A[2]=$abc$393652$new_new_n6274__ A[3]=$abc$393652$new_new_n6314__ A[4]=$abc$393652$new_new_n5391__ Y=$abc$228414$li12_li12
.param INIT_VALUE 01000100010001001111111111110100
.subckt LUT4 A[0]=$abc$393652$new_new_n5407__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5385__ A[3]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6319__
.param INIT_VALUE 1111110001001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6319__ A[1]=$abc$393652$new_new_n5389__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n6292__ A[4]=$abc$393652$new_new_n5391__ Y=$abc$228414$li13_li13
.param INIT_VALUE 00000000000000000001000011111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5393__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5378__ A[3]=$abc$393652$new_new_n5415__ A[4]=$abc$393652$new_new_n6273__ Y=$abc$393652$new_new_n6321__
.param INIT_VALUE 11111111111110000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5410__ A[1]=$abc$393652$new_new_n5380__ A[2]=$abc$393652$new_new_n5398__ A[3]=$abc$393652$new_new_n5402__ A[4]=$abc$393652$new_new_n5385__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$393652$new_new_n6322__
.param INIT_VALUE 0000111100000101000011110000111100001111111111110000110000001111
.subckt LUT5 A[0]=$abc$393652$new_new_n5394__ A[1]=$abc$393652$new_new_n6321__ A[2]=$abc$393652$new_new_n6322__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5391__ Y=$abc$228414$li14_li14
.param INIT_VALUE 00000000000000001110110011001111
.subckt LUT4 A[0]=$abc$393652$new_new_n5381__ A[1]=$abc$393652$new_new_n5398__ A[2]=$abc$393652$new_new_n5385__ A[3]=$abc$393652$new_new_n5402__ Y=$abc$393652$new_new_n6324__
.param INIT_VALUE 0010110000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5415__ A[1]=$abc$393652$new_new_n5394__ A[2]=$abc$393652$new_new_n5391__ A[3]=$abc$393652$new_new_n5385__ A[4]=$abc$393652$new_new_n6324__ A[5]=$abc$393652$new_new_n5389__ Y=$abc$228414$li15_li15
.param INIT_VALUE 0000000000001010000000000000110000001111000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n6311__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5379__ A[3]=$abc$393652$new_new_n5389__ A[4]=$abc$393652$new_new_n5398__ Y=$abc$393652$new_new_n6326__
.param INIT_VALUE 00001011000011110000111111111111
.subckt LUT3 A[0]=$abc$393652$new_new_n6326__ A[1]=$abc$393652$new_new_n5385__ A[2]=$abc$393652$new_new_n5391__ Y=$abc$228414$li16_li16
.param INIT_VALUE 00000001
.subckt LUT6 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5402__ A[2]=$abc$393652$new_new_n5394__ A[3]=$abc$393652$new_new_n5807__ A[4]=$abc$393652$new_new_n5814__ A[5]=$abc$393652$new_new_n5391__ Y=$abc$228414$li17_li17
.param INIT_VALUE 0000000000000000000000000000000011111111111111110001000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5402__ A[1]=$abc$393652$new_new_n5394__ A[2]=$abc$393652$new_new_n5807__ A[3]=$abc$393652$new_new_n5398__ A[4]=$abc$393652$new_new_n5828__ A[5]=$abc$393652$new_new_n5391__ Y=$abc$228414$li18_li18
.param INIT_VALUE 0000000000000000000000000000000011111111111111110100000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5827__ A[1]=$abc$393652$new_new_n5391__ A[2]=$abc$393652$new_new_n5402__ A[3]=$abc$393652$new_new_n5807__ Y=$abc$228414$li19_li19
.param INIT_VALUE 0001000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] Y=$abc$228992$li27_li27
.param INIT_VALUE 0000000100110000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] A[4]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv A[5]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] Y=$abc$228992$li28_li28
.param INIT_VALUE 0000000000000000000000001111010000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[3] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[5] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rxd[6] A[3]=u_eth_dut.u_mac_core.u_mii_intf.rxd[2] A[4]=u_eth_dut.u_mac_core.u_mii_intf.rxd[4] Y=$abc$393652$new_new_n6333__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6333__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[7] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n6334__
.param INIT_VALUE 0000000000000000000000001000100000000000111100000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] A[5]=u_eth_dut.u_mac_core.u_mii_intf.rxd[2] Y=$abc$393652$new_new_n6335__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd_del[1] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd_del[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv_del A[3]=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325 Y=$abc$393652$new_new_n6336__
.param INIT_VALUE 0000000010111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[3] A[1]=$abc$393652$new_new_n6335__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] A[3]=$abc$393652$new_new_n6334__ A[4]=$abc$393652$new_new_n6336__ A[5]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv Y=$abc$393652$new_new_n6337__
.param INIT_VALUE 0000000000000000111110001000100000000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] A[3]=$abc$393652$new_new_n6337__ Y=$abc$228992$li30_li30
.param INIT_VALUE 1100001000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out A[1]=$abc$393652$new_new_n5348__ A[2]=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1058$1232_Y A[3]=$abc$223366$li0_li0 A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel Y=$abc$393652$new_new_n6339__
.param INIT_VALUE 01110000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[1]=$abc$393652$new_new_n5319__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[3]=$abc$393652$new_new_n5257__ A[4]=$abc$393652$new_new_n5261__ A[5]=$abc$393652$new_new_n6339__ Y=$abc$228992$li55_li55
.param INIT_VALUE 0111011111111111000000001111000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5319__ A[1]=$abc$393652$new_new_n5318__ A[2]=$abc$393652$new_new_n5258__ A[3]=$abc$393652$new_new_n5259__ A[4]=$abc$393652$new_new_n5261__ Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop
.param INIT_VALUE 00000000010011110000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5213__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.gen_tx_crc Y=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722
.param INIT_VALUE 1110
.subckt LUT2 A[0]=$abc$393652$new_new_n5278__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[2] Y=$abc$393652$new_new_n6343__
.param INIT_VALUE 1001
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6343__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[8] Y=$abc$229542$li00_li00
.param INIT_VALUE 01000001
.subckt LUT2 A[0]=$abc$393652$new_new_n5199__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[0] Y=$abc$393652$new_new_n6345__
.param INIT_VALUE 1001
.subckt LUT2 A[0]=$abc$393652$new_new_n5281__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[3] Y=$abc$393652$new_new_n6346__
.param INIT_VALUE 1001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6345__ A[2]=$abc$393652$new_new_n6346__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[9] Y=$abc$229542$li01_li01
.param INIT_VALUE 0100000100010100
.subckt LUT2 A[0]=$abc$393652$new_new_n5221__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[1] Y=$abc$393652$new_new_n6348__
.param INIT_VALUE 1001
.subckt LUT2 A[0]=$abc$393652$new_new_n6345__ A[1]=$abc$393652$new_new_n6348__ Y=$abc$393652$new_new_n6349__
.param INIT_VALUE 1001
.subckt LUT2 A[0]=$abc$393652$new_new_n5197__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[4] Y=$abc$393652$new_new_n6350__
.param INIT_VALUE 1001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6349__ A[2]=$abc$393652$new_new_n6350__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[10] Y=$abc$229542$li02_li02
.param INIT_VALUE 0100000100010100
.subckt LUT2 A[0]=$abc$393652$new_new_n5219__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[5] Y=$abc$393652$new_new_n6352__
.param INIT_VALUE 1001
.subckt LUT5 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6343__ A[2]=$abc$393652$new_new_n6348__ A[3]=$abc$393652$new_new_n6352__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[11] Y=$abc$229542$li03_li03
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT2 A[0]=$abc$393652$new_new_n5269__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[6] Y=$abc$393652$new_new_n6354__
.param INIT_VALUE 1001
.subckt LUT2 A[0]=$abc$393652$new_new_n6345__ A[1]=$abc$393652$new_new_n6354__ Y=$abc$393652$new_new_n6355__
.param INIT_VALUE 1001
.subckt LUT2 A[0]=$abc$393652$new_new_n6343__ A[1]=$abc$393652$new_new_n6346__ Y=$abc$393652$new_new_n6356__
.param INIT_VALUE 1001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6355__ A[2]=$abc$393652$new_new_n6356__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[12] Y=$abc$229542$li04_li04
.param INIT_VALUE 0100000100010100
.subckt LUT2 A[0]=$abc$393652$new_new_n5273__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[7] Y=$abc$393652$new_new_n6358__
.param INIT_VALUE 1001
.subckt LUT6 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6358__ A[2]=$abc$393652$new_new_n6346__ A[3]=$abc$393652$new_new_n6348__ A[4]=$abc$393652$new_new_n6350__ A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[13] Y=$abc$229542$li05_li05
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT2 A[0]=$abc$393652$new_new_n6350__ A[1]=$abc$393652$new_new_n6352__ Y=$abc$393652$new_new_n6360__
.param INIT_VALUE 1001
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6360__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[14] Y=$abc$229542$li06_li06
.param INIT_VALUE 01000001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6355__ A[2]=$abc$393652$new_new_n6352__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[15] Y=$abc$229542$li07_li07
.param INIT_VALUE 0100000100010100
.subckt LUT2 A[0]=$abc$393652$new_new_n6358__ A[1]=$abc$393652$new_new_n6348__ Y=$abc$393652$new_new_n6363__
.param INIT_VALUE 1001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6363__ A[2]=$abc$393652$new_new_n6354__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[16] Y=$abc$229542$li08_li08
.param INIT_VALUE 0100000100010100
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6358__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[17] Y=$abc$229542$li09_li09
.param INIT_VALUE 01000001
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6343__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[18] Y=$abc$229542$li10_li10
.param INIT_VALUE 01000001
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6346__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[19] Y=$abc$229542$li11_li11
.param INIT_VALUE 01000001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6345__ A[2]=$abc$393652$new_new_n6350__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[20] Y=$abc$229542$li12_li12
.param INIT_VALUE 0100000100010100
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6349__ A[2]=$abc$393652$new_new_n6352__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[21] Y=$abc$229542$li13_li13
.param INIT_VALUE 0100000100010100
.subckt LUT5 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6349__ A[2]=$abc$393652$new_new_n6355__ A[3]=$abc$393652$new_new_n6343__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[22] Y=$abc$229542$li14_li14
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6356__ A[2]=$abc$393652$new_new_n6358__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[23] Y=$abc$229542$li15_li15
.param INIT_VALUE 0100000100010100
.subckt LUT5 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6356__ A[2]=$abc$393652$new_new_n6345__ A[3]=$abc$393652$new_new_n6350__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[24] Y=$abc$229542$li16_li16
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT5 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6349__ A[2]=$abc$393652$new_new_n6360__ A[3]=$abc$393652$new_new_n6346__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[25] Y=$abc$229542$li17_li17
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT6 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6355__ A[2]=$abc$393652$new_new_n6360__ A[3]=$abc$393652$new_new_n6343__ A[4]=$abc$393652$new_new_n6348__ A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[26] Y=$abc$229542$li18_li18
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT6 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6363__ A[2]=$abc$393652$new_new_n6356__ A[3]=$abc$393652$new_new_n6352__ A[4]=$abc$393652$new_new_n6354__ A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[27] Y=$abc$229542$li19_li19
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT3 A[0]=$abc$393652$new_new_n6346__ A[1]=$abc$393652$new_new_n6350__ A[2]=$abc$393652$new_new_n6354__ Y=$abc$393652$new_new_n6376__
.param INIT_VALUE 10010110
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6358__ A[2]=$abc$393652$new_new_n6376__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[28] Y=$abc$229542$li20_li20
.param INIT_VALUE 0100000100010100
.subckt LUT6 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6360__ A[2]=$abc$393652$new_new_n5273__ A[3]=$abc$393652$new_new_n6343__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[7] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[29] Y=$abc$229542$li21_li21
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT5 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6356__ A[2]=$abc$393652$new_new_n6352__ A[3]=$abc$393652$new_new_n6354__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[30] Y=$abc$229542$li22_li22
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6358__ A[2]=$abc$393652$new_new_n6376__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[31] Y=$abc$229542$li23_li23
.param INIT_VALUE 0100000100010100
.subckt LUT5 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6358__ A[2]=$abc$393652$new_new_n6360__ A[3]=$abc$393652$new_new_n6343__ A[4]=$abc$393652$new_new_n6345__ Y=$abc$229542$li24_li24
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT5 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6355__ A[2]=$abc$393652$new_new_n6356__ A[3]=$abc$393652$new_new_n6348__ A[4]=$abc$393652$new_new_n6352__ Y=$abc$229542$li25_li25
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT2 A[0]=$abc$393652$new_new_n6363__ A[1]=$abc$393652$new_new_n6355__ Y=$abc$393652$new_new_n6383__
.param INIT_VALUE 0110
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6383__ A[2]=$abc$393652$new_new_n6356__ A[3]=$abc$393652$new_new_n6350__ Y=$abc$229542$li26_li26
.param INIT_VALUE 0001010001000001
.subckt LUT4 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6363__ A[2]=$abc$393652$new_new_n6360__ A[3]=$abc$393652$new_new_n6346__ Y=$abc$229542$li27_li27
.param INIT_VALUE 0100000100010100
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6355__ A[2]=$abc$393652$new_new_n6360__ Y=$abc$229542$li28_li28
.param INIT_VALUE 01000001
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6383__ A[2]=$abc$393652$new_new_n6352__ Y=$abc$229542$li29_li29
.param INIT_VALUE 00010100
.subckt LUT2 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6383__ Y=$abc$229542$li30_li30
.param INIT_VALUE 0001
.subckt LUT2 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n6363__ Y=$abc$229542$li31_li31
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld Y=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233
.param INIT_VALUE 1110
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[2] A[1]=$abc$209610$lo02 Y=$abc$393652$new_new_n6391__
.param INIT_VALUE 1001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6391__ A[2]=$abc$209610$lo08 Y=$abc$229948$li00_li00
.param INIT_VALUE 00010100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 A[4]=$abc$209610$lo03 A[5]=$abc$209610$lo09 Y=$abc$229948$li01_li01
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[1] A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201002 Y=$abc$393652$new_new_n6394__
.param INIT_VALUE 1001011001101001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6394__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[4] A[3]=$abc$209610$lo04 A[4]=$abc$209610$lo10 Y=$abc$229948$li02_li02
.param INIT_VALUE 00010100010000010100000100010100
.subckt LUT3 A[0]=$abc$393652$new_new_n6391__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[1] A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201002 Y=$abc$393652$new_new_n6396__
.param INIT_VALUE 10010110
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6396__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[5] A[3]=$abc$209610$lo05 A[4]=$abc$209610$lo11 Y=$abc$229948$li03_li03
.param INIT_VALUE 00010100010000010100000100010100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[6] A[1]=$abc$207647$auto$rtlil.cc:2574:NotGate$201006 Y=$abc$393652$new_new_n6398__
.param INIT_VALUE 1001
.subckt LUT3 A[0]=$abc$393652$new_new_n6398__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 Y=$abc$393652$new_new_n6399__
.param INIT_VALUE 10010110
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6399__ A[2]=$abc$393652$new_new_n6391__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[4]=$abc$209610$lo03 A[5]=$abc$209610$lo12 Y=$abc$229948$li04_li04
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[4] A[2]=$abc$209610$lo03 A[3]=$abc$209610$lo04 Y=$abc$393652$new_new_n6401__
.param INIT_VALUE 1001011001101001
.subckt LUT3 A[0]=$abc$393652$new_new_n6401__ A[1]=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 A[2]=$abc$209610$lo13 Y=$abc$393652$new_new_n6402__
.param INIT_VALUE 01101001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6402__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[1] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[7] A[4]=$abc$207647$auto$rtlil.cc:2574:NotGate$201002 Y=$abc$229948$li05_li05
.param INIT_VALUE 00010100010000010100000100010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[5] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[4] A[2]=$abc$209610$lo04 A[3]=$abc$209610$lo05 Y=$abc$393652$new_new_n6404__
.param INIT_VALUE 1001011001101001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6404__ A[2]=$abc$209610$lo14 Y=$abc$229948$li06_li06
.param INIT_VALUE 01000001
.subckt LUT3 A[0]=$abc$393652$new_new_n6399__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[5] A[2]=$abc$209610$lo05 Y=$abc$393652$new_new_n6406__
.param INIT_VALUE 10010110
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6406__ A[2]=$abc$209610$lo15 Y=$abc$229948$li07_li07
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[1] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[7] A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201002 A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 Y=$abc$393652$new_new_n6408__
.param INIT_VALUE 1001011001101001
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6398__ A[2]=$abc$393652$new_new_n6408__ A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201012 Y=$abc$229948$li08_li08
.param INIT_VALUE 0001010001000001
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[7] A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201014 Y=$abc$229948$li09_li09
.param INIT_VALUE 0001010001000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6391__ A[2]=$abc$209610$lo18 Y=$abc$229948$li10_li10
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[2]=$abc$209610$lo03 A[3]=$abc$209610$lo19 Y=$abc$229948$li11_li11
.param INIT_VALUE 0001010001000001
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[4] A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 A[4]=$abc$209610$lo04 A[5]=$abc$207647$auto$rtlil.cc:2574:NotGate$201018 Y=$abc$229948$li12_li12
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6394__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[5] A[3]=$abc$209610$lo05 A[4]=$abc$207647$auto$rtlil.cc:2574:NotGate$201020 Y=$abc$229948$li13_li13
.param INIT_VALUE 00010100010000010100000100010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6396__ A[2]=$abc$393652$new_new_n6398__ A[3]=$abc$209610$lo22 Y=$abc$229948$li14_li14
.param INIT_VALUE 0001010001000001
.subckt LUT2 A[0]=$abc$393652$new_new_n6396__ A[1]=$abc$393652$new_new_n6408__ Y=$abc$393652$new_new_n6416__
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6416__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[3]=$abc$209610$lo03 A[4]=$abc$209610$lo23 Y=$abc$229948$li15_li15
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6391__ A[2]=$abc$393652$new_new_n6401__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] A[4]=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 A[5]=$abc$209610$lo24 Y=$abc$229948$li16_li16
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6394__ A[2]=$abc$393652$new_new_n6404__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[4]=$abc$209610$lo03 A[5]=$abc$209610$lo25 Y=$abc$229948$li17_li17
.param INIT_VALUE 0001010001000001010000010001010001000001000101000001010001000001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6396__ A[2]=$abc$393652$new_new_n6399__ A[3]=$abc$393652$new_new_n6404__ A[4]=$abc$207647$auto$rtlil.cc:2574:NotGate$201026 Y=$abc$229948$li18_li18
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT6 A[0]=$abc$393652$new_new_n6391__ A[1]=$abc$393652$new_new_n6398__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[5] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[4]=$abc$209610$lo03 A[5]=$abc$209610$lo05 Y=$abc$393652$new_new_n6421__
.param INIT_VALUE 1001011001101001011010011001011001101001100101101001011001101001
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6421__ A[2]=$abc$393652$new_new_n6408__ A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201028 Y=$abc$229948$li19_li19
.param INIT_VALUE 0100000100010100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6398__ A[2]=$abc$393652$new_new_n6401__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[7] A[4]=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 A[5]=$abc$209610$lo28 Y=$abc$229948$li20_li20
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6416__ A[2]=$abc$393652$new_new_n6404__ A[3]=$abc$209610$lo29 Y=$abc$229948$li21_li21
.param INIT_VALUE 0001010001000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6421__ A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201032 Y=$abc$229948$li22_li22
.param INIT_VALUE 01000001
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6398__ A[2]=$abc$393652$new_new_n6401__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[7] A[4]=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 A[5]=$abc$207647$auto$rtlil.cc:2574:NotGate$201034 Y=$abc$229948$li23_li23
.param INIT_VALUE 0100000100010100000101000100000100010100010000010100000100010100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6416__ A[2]=$abc$393652$new_new_n6404__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[0] A[4]=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 Y=$abc$229948$li24_li24
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6406__ A[2]=$abc$393652$new_new_n6396__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[4]=$abc$209610$lo03 Y=$abc$229948$li25_li25
.param INIT_VALUE 01000001000101000001010001000001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6399__ A[2]=$abc$393652$new_new_n6391__ A[3]=$abc$393652$new_new_n6401__ A[4]=$abc$393652$new_new_n6408__ Y=$abc$229948$li26_li26
.param INIT_VALUE 00010100010000010100000100010100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6404__ A[2]=$abc$393652$new_new_n6408__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in[3] A[4]=$abc$209610$lo03 Y=$abc$229948$li27_li27
.param INIT_VALUE 00010100010000010100000100010100
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6404__ A[2]=$abc$393652$new_new_n6399__ Y=$abc$229948$li28_li28
.param INIT_VALUE 01000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6406__ A[2]=$abc$393652$new_new_n6408__ Y=$abc$229948$li29_li29
.param INIT_VALUE 00010100
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6408__ A[2]=$abc$393652$new_new_n6399__ Y=$abc$229948$li30_li30
.param INIT_VALUE 01000001
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n6408__ Y=$abc$229948$li31_li31
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$229948$li32_li32
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] Y=$abc$229948$li33_li33
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] Y=$abc$229948$li34_li34
.param INIT_VALUE 0000011100001000
.subckt LUT4 A[0]=$abc$393652$new_new_n5251__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] Y=$abc$229948$li35_li35
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=$abc$393652$new_new_n5251__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] Y=$abc$229948$li36_li36
.param INIT_VALUE 00000000011111110000000010000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5251__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] Y=$abc$229948$li37_li37
.param INIT_VALUE 0000000000000000011111111111111100000000000000001000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n5253__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] Y=$abc$229948$li38_li38
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n5253__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] Y=$abc$229948$li39_li39
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=$abc$393652$new_new_n5253__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] Y=$abc$229948$li40_li40
.param INIT_VALUE 00000000011111110000000010000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n5254__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] Y=$abc$229948$li41_li41
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n5254__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] Y=$abc$229948$li42_li42
.param INIT_VALUE 0000011100001000
.subckt LUT2 A[0]=$abc$393652$new_new_n5254__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] Y=$abc$393652$new_new_n6446__
.param INIT_VALUE 1000
.subckt LUT4 A[0]=$abc$393652$new_new_n6446__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] Y=$abc$229948$li43_li43
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=$abc$393652$new_new_n6446__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] Y=$abc$229948$li44_li44
.param INIT_VALUE 00000000011111110000000010000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6446__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[13] Y=$abc$229948$li45_li45
.param INIT_VALUE 0000000000000000011111111111111100000000000000001000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n5255__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] Y=$abc$229948$li46_li46
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n5255__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[15] Y=$abc$229948$li47_li47
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6452__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6453__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5028__ Y=$abc$393652$new_new_n6454__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[0] A[2]=$abc$393652$new_new_n6454__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6455__
.param INIT_VALUE 1111000011110000111100001111000011111111001100111111111101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n6453__ A[1]=$abc$393652$new_new_n6452__ A[2]=$abc$393652$new_new_n6455__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5022__ Y=$abc$230357$li00_li00
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6457__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6458__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[1] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[1] A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6459__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$393652$new_new_n6460__
.param INIT_VALUE 1111000010101010000000001100110011111111111111110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6459__ A[1]=$abc$393652$new_new_n6458__ A[2]=$abc$393652$new_new_n6457__ A[3]=$abc$393652$new_new_n6460__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li01_li01
.param INIT_VALUE 0011001100110011010101010101010111111111000000000000111100000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6462__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6463__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[2] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6464__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[2] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6464__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5029__ A[5]=$abc$393652$new_new_n5028__ Y=$abc$393652$new_new_n6465__
.param INIT_VALUE 0011001101010101111111111111111111110000111100001111000011110000
.subckt LUT5 A[0]=$abc$393652$new_new_n6463__ A[1]=$abc$393652$new_new_n6462__ A[2]=$abc$393652$new_new_n6465__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5022__ Y=$abc$230357$li02_li02
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6467__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[3] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6468__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[3] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[3] A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6469__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6470__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6470__ A[1]=$abc$393652$new_new_n6469__ A[2]=$abc$393652$new_new_n6468__ A[3]=$abc$393652$new_new_n6467__ A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$230357$li03_li03
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6472__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6473__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[4] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[4] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5028__ Y=$abc$393652$new_new_n6474__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6474__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6475__
.param INIT_VALUE 1111000011110000111100001111000000110011111111111111111101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n6473__ A[1]=$abc$393652$new_new_n6472__ A[2]=$abc$393652$new_new_n6475__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5022__ Y=$abc$230357$li04_li04
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6477__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6478__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[5] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[5] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5028__ Y=$abc$393652$new_new_n6479__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6479__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6480__
.param INIT_VALUE 1111000011110000111100001111000000110011111111111111111101010101
.subckt LUT5 A[0]=$abc$393652$new_new_n6478__ A[1]=$abc$393652$new_new_n6477__ A[2]=$abc$393652$new_new_n6480__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5022__ Y=$abc$230357$li05_li05
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6482__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6483__
.param INIT_VALUE 00001111010101010011001111111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[6] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[6] A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6484__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6485__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6485__ A[1]=$abc$393652$new_new_n6484__ A[2]=$abc$393652$new_new_n6483__ A[3]=$abc$393652$new_new_n6482__ A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$230357$li06_li06
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6487__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6488__
.param INIT_VALUE 00001111010101010011001111111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[7] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[7] A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6489__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6490__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6490__ A[1]=$abc$393652$new_new_n6489__ A[2]=$abc$393652$new_new_n6488__ A[3]=$abc$393652$new_new_n6487__ A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$230357$li07_li07
.param INIT_VALUE 0000111100001111010101010101010100110011001100110000000011111111
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6492__
.param INIT_VALUE 00001111000011110011001101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[8] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[8] A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6493__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6494__
.param INIT_VALUE 0000010111110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n6494__ Y=$abc$393652$new_new_n6495__
.param INIT_VALUE 1111111111111111010101011111111100110011111111110000111100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n6493__ A[1]=$abc$393652$new_new_n6492__ A[2]=$abc$393652$new_new_n6495__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5022__ Y=$abc$230357$li08_li08
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5022__ Y=$abc$393652$new_new_n6497__
.param INIT_VALUE 0000010111110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n6497__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6498__
.param INIT_VALUE 0011001101010101000011110000111111111111111111111111111100000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[9] A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6499__
.param INIT_VALUE 0000000011111111110011001100110000001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6499__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5022__ A[4]=$abc$393652$new_new_n5028__ Y=$abc$393652$new_new_n6500__
.param INIT_VALUE 11111010000000000011001111000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[9] A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n6500__ A[4]=$abc$393652$new_new_n6498__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$230357$li09_li09
.param INIT_VALUE 0000000000000000111111111111111110111111000000001011111100000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[2] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5022__ Y=$abc$393652$new_new_n6502__
.param INIT_VALUE 0000010111110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n6502__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6503__
.param INIT_VALUE 0011001101010101000011110000111111111111111111111111111100000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[10] A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6504__
.param INIT_VALUE 0000000011111111110011001100110000001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6504__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5022__ A[4]=$abc$393652$new_new_n5028__ Y=$abc$393652$new_new_n6505__
.param INIT_VALUE 11111010000000000011001111000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[10] A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n6505__ A[4]=$abc$393652$new_new_n6503__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$230357$li10_li10
.param INIT_VALUE 0000000000000000111111111111111110111111000000001011111100000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[3] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5022__ Y=$abc$393652$new_new_n6507__
.param INIT_VALUE 0000010111110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n6507__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6508__
.param INIT_VALUE 0011001101010101000011110000111111111111111111111111111100000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[11] A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6509__
.param INIT_VALUE 0000000011111111110011001100110000001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6509__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5022__ A[4]=$abc$393652$new_new_n5028__ Y=$abc$393652$new_new_n6510__
.param INIT_VALUE 11111010000000000011001111000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[11] A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n6510__ A[4]=$abc$393652$new_new_n6508__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$230357$li11_li11
.param INIT_VALUE 0000000000000000111111111111111110111111000000001011111100000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6512__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[12] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[12] A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6513__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6514__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n6513__ A[2]=$abc$393652$new_new_n6512__ A[3]=$abc$393652$new_new_n6514__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li12_li12
.param INIT_VALUE 0000000011111111110011001100110000001111000011110000000001010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6516__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[13] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[13] A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6517__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6518__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n6517__ A[2]=$abc$393652$new_new_n6516__ A[3]=$abc$393652$new_new_n6518__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li13_li13
.param INIT_VALUE 0000000011111111110011001100110000001111000011110000000001010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6520__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[14] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[14] A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6521__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6522__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n6521__ A[2]=$abc$393652$new_new_n6520__ A[3]=$abc$393652$new_new_n6522__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li14_li14
.param INIT_VALUE 0000000011111111110011001100110000001111000011110000000001010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6524__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[15] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[15] A[4]=$abc$393652$new_new_n5028__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6525__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6526__
.param INIT_VALUE 00001111001100111111111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n6525__ A[2]=$abc$393652$new_new_n6524__ A[3]=$abc$393652$new_new_n6526__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li15_li15
.param INIT_VALUE 0000000011111111110011001100110000001111000011110000000001010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$393652$new_new_n6528__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6528__ A[2]=$abc$393652$new_new_n5022__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$230357$li16_li16
.param INIT_VALUE 0011000000110011000000000011000000000000000010100000000000000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$393652$new_new_n6530__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6530__ A[2]=$abc$393652$new_new_n5022__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$230357$li17_li17
.param INIT_VALUE 0011000000110011000000000011000000000000000010100000000000000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$393652$new_new_n6532__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6532__ A[2]=$abc$393652$new_new_n5022__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$230357$li18_li18
.param INIT_VALUE 0011000000110011000000000011000000000000000010100000000000000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[3] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$393652$new_new_n6534__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6534__ A[2]=$abc$393652$new_new_n5022__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$230357$li19_li19
.param INIT_VALUE 0011000000110011000000000011000000000000000010100000000000000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$393652$new_new_n6536__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6536__ A[2]=$abc$393652$new_new_n5022__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$230357$li20_li20
.param INIT_VALUE 0011000000110011000000000011000000000000000010100000000000000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[5] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5027__ Y=$abc$393652$new_new_n6538__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6538__ A[2]=$abc$393652$new_new_n5022__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$230357$li21_li21
.param INIT_VALUE 0011000000110011000000000011000000000000000010100000000000000011
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6540__
.param INIT_VALUE 1111010100111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6541__
.param INIT_VALUE 0000000000000000010101011111111111111111000000000000111100110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6540__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n6541__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li22_li22
.param INIT_VALUE 0000000000000000101010100011001100000000000000000000111100001111
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6543__
.param INIT_VALUE 1111010100111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n5022__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6544__
.param INIT_VALUE 0000000000000000010101011111111111111111000000000000111100110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6543__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5027__ A[4]=$abc$393652$new_new_n6544__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li23_li23
.param INIT_VALUE 0000000000000000101010100011001100000000000000000000111100001111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[8] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6546__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6546__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li24_li24
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[9] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6548__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6548__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li25_li25
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[10] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6550__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6550__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li26_li26
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[11] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6552__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6552__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li27_li27
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[12] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6554__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6554__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li28_li28
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[13] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6556__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6556__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li29_li29
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[14] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6558__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6558__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li30_li30
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[15] A[2]=u_eth_dut.u_mac_core.cf2md_go A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n6560__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6560__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5027__ A[5]=$abc$393652$new_new_n5022__ Y=$abc$230357$li31_li31
.param INIT_VALUE 1010101000000000000000110011000000000011000000110000000000000000
.subckt LUT2 A[0]=u_eth_dut.u_eth_parser.bcnt[0] A[1]=$abc$393652$new_new_n4857__ Y=$abc$230688$li00_li00
.param INIT_VALUE 0001
.subckt LUT2 A[0]=u_eth_dut.u_eth_parser.bcnt[1] A[1]=u_eth_dut.u_eth_parser.bcnt[0] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[1]
.param INIT_VALUE 0110
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[1] Y=$abc$230688$li01_li01
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_eth_dut.u_eth_parser.bcnt[1] A[1]=u_eth_dut.u_eth_parser.bcnt[0] Y=$abc$393652$new_new_n6565__
.param INIT_VALUE 1000
.subckt LUT2 A[0]=$abc$393652$new_new_n6565__ A[1]=u_eth_dut.u_eth_parser.bcnt[2] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[2]
.param INIT_VALUE 0110
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[2] Y=$abc$230688$li02_li02
.param INIT_VALUE 0100
.subckt LUT3 A[0]=$abc$393652$new_new_n6565__ A[1]=u_eth_dut.u_eth_parser.bcnt[2] A[2]=u_eth_dut.u_eth_parser.bcnt[3] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[3]
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[3] Y=$abc$230688$li03_li03
.param INIT_VALUE 0100
.subckt LUT4 A[0]=$abc$393652$new_new_n6565__ A[1]=u_eth_dut.u_eth_parser.bcnt[2] A[2]=u_eth_dut.u_eth_parser.bcnt[3] A[3]=u_eth_dut.u_eth_parser.bcnt[4] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[4]
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[4] Y=$abc$230688$li04_li04
.param INIT_VALUE 0100
.subckt LUT5 A[0]=$abc$393652$new_new_n6565__ A[1]=u_eth_dut.u_eth_parser.bcnt[2] A[2]=u_eth_dut.u_eth_parser.bcnt[3] A[3]=u_eth_dut.u_eth_parser.bcnt[4] A[4]=u_eth_dut.u_eth_parser.bcnt[5] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[5]
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[5] Y=$abc$230688$li05_li05
.param INIT_VALUE 0100
.subckt LUT5 A[0]=$abc$393652$new_new_n6565__ A[1]=u_eth_dut.u_eth_parser.bcnt[2] A[2]=u_eth_dut.u_eth_parser.bcnt[3] A[3]=u_eth_dut.u_eth_parser.bcnt[4] A[4]=u_eth_dut.u_eth_parser.bcnt[5] Y=$abc$393652$new_new_n6574__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6574__ A[1]=u_eth_dut.u_eth_parser.bcnt[6] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[6]
.param INIT_VALUE 0110
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[6] Y=$abc$230688$li06_li06
.param INIT_VALUE 0100
.subckt LUT3 A[0]=$abc$393652$new_new_n6574__ A[1]=u_eth_dut.u_eth_parser.bcnt[6] A[2]=u_eth_dut.u_eth_parser.bcnt[7] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[7]
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[7] Y=$abc$230688$li07_li07
.param INIT_VALUE 0100
.subckt LUT4 A[0]=$abc$393652$new_new_n6574__ A[1]=u_eth_dut.u_eth_parser.bcnt[6] A[2]=u_eth_dut.u_eth_parser.bcnt[7] A[3]=u_eth_dut.u_eth_parser.bcnt[8] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[8]
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[8] Y=$abc$230688$li08_li08
.param INIT_VALUE 0100
.subckt LUT5 A[0]=$abc$393652$new_new_n6574__ A[1]=u_eth_dut.u_eth_parser.bcnt[8] A[2]=u_eth_dut.u_eth_parser.bcnt[6] A[3]=u_eth_dut.u_eth_parser.bcnt[7] A[4]=u_eth_dut.u_eth_parser.bcnt[9] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[9]
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[9] Y=$abc$230688$li09_li09
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n6574__ A[1]=u_eth_dut.u_eth_parser.bcnt[8] A[2]=u_eth_dut.u_eth_parser.bcnt[9] A[3]=u_eth_dut.u_eth_parser.bcnt[6] A[4]=u_eth_dut.u_eth_parser.bcnt[7] A[5]=u_eth_dut.u_eth_parser.bcnt[10] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[10]
.param INIT_VALUE 0111111111111111111111111111111110000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[10] Y=$abc$230688$li10_li10
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n6574__ A[1]=u_eth_dut.u_eth_parser.bcnt[10] A[2]=u_eth_dut.u_eth_parser.bcnt[8] A[3]=u_eth_dut.u_eth_parser.bcnt[9] A[4]=u_eth_dut.u_eth_parser.bcnt[6] A[5]=u_eth_dut.u_eth_parser.bcnt[7] Y=$abc$393652$new_new_n6585__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6585__ A[1]=u_eth_dut.u_eth_parser.bcnt[11] Y=$auto$alumacc.cc:485:replace_alu$22714.Y[11]
.param INIT_VALUE 0110
.subckt LUT2 A[0]=$abc$393652$new_new_n4857__ A[1]=$auto$alumacc.cc:485:replace_alu$22714.Y[11] Y=$abc$230688$li11_li11
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_eth_dut.u_eth_parser.bcnt[4] A[1]=u_eth_dut.u_eth_parser.bcnt[5] A[2]=$abc$393652$new_new_n4986__ Y=$abc$393652$new_new_n6588__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_eth_dut.u_eth_parser.bcnt[1] A[1]=u_eth_dut.u_eth_parser.bcnt[2] A[2]=u_eth_dut.u_eth_parser.bcnt[3] A[3]=u_eth_dut.u_eth_parser.bcnt[0] A[4]=$abc$393652$new_new_n6588__ Y=$abc$393652$new_new_n6589__
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_eth_parser.mac_da_bc A[1]=u_eth_dut.u_eth_parser.mac_da_mc A[2]=u_eth_dut.app_rxfifo_rdata_o[7] A[3]=$abc$393652$new_new_n4857__ A[4]=$abc$393652$new_new_n6589__ Y=$abc$230688$li12_li12
.param INIT_VALUE 00000000111100000000000001000100
.subckt LUT5 A[0]=u_eth_dut.u_eth_parser.bcnt[3] A[1]=u_eth_dut.u_eth_parser.bcnt[0] A[2]=u_eth_dut.u_eth_parser.bcnt[1] A[3]=u_eth_dut.u_eth_parser.bcnt[2] A[4]=$abc$393652$new_new_n6588__ Y=$abc$393652$new_new_n6591__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_eth_parser.mac_sa_bc A[1]=u_eth_dut.u_eth_parser.mac_sa_mc A[2]=u_eth_dut.app_rxfifo_rdata_o[7] A[3]=$abc$393652$new_new_n4857__ A[4]=$abc$393652$new_new_n6591__ Y=$abc$230688$li13_li13
.param INIT_VALUE 00000000111100000000000001000100
.subckt LUT3 A[0]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] Y=$abc$230688$li22_li22
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$230688$li22_li22 A[1]=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[0] Y=$abc$230688$li15_li15
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[3]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] Y=$abc$230688$li23_li23
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$230688$li22_li22 A[1]=$abc$230688$li23_li23 Y=$abc$230688$li16_li16
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[3]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] Y=$abc$230688$li24_li24
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$230688$li23_li23 A[1]=$abc$230688$li24_li24 Y=$abc$230688$li17_li17
.param INIT_VALUE 0110
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.rd_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.rd_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.rd_ptr[2] A[3]=u_eth_dut.u_mac_rxfifo.rd_ptr[3] A[4]=u_eth_dut.u_mac_rxfifo.rd_ptr[4] A[5]=u_eth_dut.u_mac_rxfifo.grey_rd_ptr[5] Y=$abc$230688$li19_li19
.param INIT_VALUE 0111111111111111111111111111111110000000000000000000000000000000
.subckt LUT2 A[0]=$abc$230688$li24_li24 A[1]=$abc$230688$li19_li19 Y=$abc$230688$li18_li18
.param INIT_VALUE 0110
.subckt LUT2 A[0]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[0] Y=$abc$230688$li25_li25
.param INIT_VALUE 0001
.subckt LUT3 A[0]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[0] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[1] Y=$abc$230688$li26_li26
.param INIT_VALUE 00010100
.subckt LUT3 A[0]=$abc$230688$li25_li25 A[1]=$abc$230688$li26_li26 A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[2] Y=$abc$230688$li27_li27
.param INIT_VALUE 11100001
.subckt LUT4 A[0]=$abc$230688$li25_li25 A[1]=$abc$230688$li26_li26 A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[2] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[3] Y=$abc$230688$li28_li28
.param INIT_VALUE 1110111100010000
.subckt LUT5 A[0]=$abc$230688$li25_li25 A[1]=$abc$230688$li26_li26 A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[2] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[3] A[4]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[4] Y=$abc$230688$li29_li29
.param INIT_VALUE 11101111111111110001000000000000
.subckt LUT4 A[0]=$abc$230688$li26_li26 A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[3] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[4] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[2] Y=$abc$393652$new_new_n6606__
.param INIT_VALUE 0100000000000000
.subckt LUT3 A[0]=$abc$230688$li25_li25 A[1]=$abc$393652$new_new_n6606__ A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] Y=$abc$230688$li30_li30
.param INIT_VALUE 10110100
.subckt LUT4 A[0]=$abc$230688$li25_li25 A[1]=$abc$393652$new_new_n6606__ A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[6] Y=$abc$230688$li31_li31
.param INIT_VALUE 1011111101000000
.subckt LUT5 A[0]=$abc$230688$li25_li25 A[1]=$abc$393652$new_new_n6606__ A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[6] A[4]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[7] Y=$abc$230688$li32_li32
.param INIT_VALUE 10111111111111110100000000000000
.subckt LUT6 A[0]=$abc$230688$li25_li25 A[1]=$abc$393652$new_new_n6606__ A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[6] A[4]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[7] A[5]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[8] Y=$abc$230688$li33_li33
.param INIT_VALUE 1011111111111111111111111111111101000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[5] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[6] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[7] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[8] A[4]=$abc$393652$new_new_n6606__ Y=$abc$393652$new_new_n6611__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT3 A[0]=$abc$230688$li25_li25 A[1]=$abc$393652$new_new_n6611__ A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[9] Y=$abc$230688$li34_li34
.param INIT_VALUE 10110100
.subckt LUT4 A[0]=$abc$230688$li25_li25 A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[9] A[2]=$abc$393652$new_new_n6611__ A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[10] Y=$abc$230688$li35_li35
.param INIT_VALUE 1011111101000000
.subckt LUT5 A[0]=$abc$230688$li25_li25 A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[9] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[10] A[3]=$abc$393652$new_new_n6611__ A[4]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[11] Y=$abc$230688$li36_li36
.param INIT_VALUE 10111111111111110100000000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[5] A[1]=$iopadmap$phy_tx_en Y=$abc$231005$li00_li00
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$231005$li00_li00 A[1]=$abc$393652$new_new_n5212__ Y=$abc$231005$li01_li01
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack A[1]=$abc$393652$new_new_n4910__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] A[3]=$abc$210796$lo16 A[4]=$abc$393652$new_new_n5213__ A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out Y=$abc$393652$new_new_n6617__
.param INIT_VALUE 0111111101111111011111110000000000000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[1] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fcs_dn_reg A[3]=$abc$393652$new_new_n6617__ Y=$abc$231005$li16_li16
.param INIT_VALUE 1011111100000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fcs_dn_reg A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[1] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out A[4]=$abc$393652$new_new_n4907__ A[5]=$abc$393652$new_new_n4908__ Y=$abc$231005$li17_li17
.param INIT_VALUE 1111111100000000111111110000000011111111000000001011000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n4906__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg A[2]=$abc$393652$new_new_n4905__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte A[4]=$abc$393652$new_new_n4908__ A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out Y=$abc$231005$li18_li18
.param INIT_VALUE 1000000010000000111111111000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg A[1]=$abc$210796$auto$rtlil.cc:2574:NotGate$201300 A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack A[3]=$abc$393652$new_new_n5213__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out Y=$abc$231005$li19_li19
.param INIT_VALUE 1111111101001111111111110000000011111111000000001111111100000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs_reg A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs Y=$abc$231005$li20_li20
.param INIT_VALUE 0000000011111110
.subckt LUT2 A[0]=$abc$393652$new_new_n5213__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706
.param INIT_VALUE 1110
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_fcs A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st A[2]=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706 Y=$abc$231005$li21_li21
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$abc$393652$new_new_n5213__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[7] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[2] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[5] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[4] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[1] Y=$abc$231005$li25_li25
.param INIT_VALUE 1111111111111111111111111111111111111111111111111111111111111110
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[2] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[1] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select[0] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] A[5]=$abc$393652$new_new_n4910__ Y=$abc$393652$new_new_n6627__
.param INIT_VALUE 0000000000000000101111111111111110111111111111111011111111111111
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx A[4]=$abc$393652$new_new_n6627__ Y=$abc$393652$new_new_n6628__
.param INIT_VALUE 00000000000000001111101111110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5202__ A[1]=$abc$393652$new_new_n6628__ A[2]=$abc$393652$new_new_n5214__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[7] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[5] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[2] Y=$abc$393652$new_new_n6629__
.param INIT_VALUE 1111000011110000111100000011000011110000111100001111000010100000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[4]=$abc$393652$new_new_n6629__ Y=$abc$231005$li26_li26
.param INIT_VALUE 11001110111111000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5214__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out A[2]=$abc$393652$new_new_n5213__ Y=$abc$231005$li27_li27
.param INIT_VALUE 11111000
.subckt LUT5 A[0]=$abc$393652$new_new_n6627__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[7] A[3]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx A[4]=u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[1] Y=$abc$231005$li28_li28
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[4] A[1]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[3] A[2]=$abc$393652$new_new_n5201__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[4] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[5] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out Y=$abc$393652$new_new_n6633__
.param INIT_VALUE 1111111111111111000100000000000011101111111111111110111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6628__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[2] A[2]=$abc$393652$new_new_n6633__ A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out Y=$abc$231005$li29_li29
.param INIT_VALUE 1111010001001111000000000100010000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n6628__ A[1]=$abc$393652$new_new_n6627__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[5] Y=$abc$231005$li30_li30
.param INIT_VALUE 0001000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5202__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[4] A[3]=$abc$393652$new_new_n5213__ A[4]=$abc$393652$new_new_n5214__ Y=$abc$231005$li31_li31
.param INIT_VALUE 01000000010000001111111101000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[2] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6627__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[5] A[4]=$abc$393652$new_new_n6628__ A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n6637__
.param INIT_VALUE 0011001100000000001100000000000000000000111111110000011101110111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[4] A[1]=$abc$393652$new_new_n5202__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[4] A[3]=$abc$393652$new_new_n6637__ A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[5]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out Y=$abc$231005$li32_li32
.param INIT_VALUE 1111111100000000010000001111111100000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n6628__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[2] Y=$abc$231005$li33_li33
.param INIT_VALUE 10000000
.subckt LUT5 A[0]=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325 A[1]=$abc$393652$new_new_n5201__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[4] A[3]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[4] A[4]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[3] Y=$abc$393652$new_new_n6640__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT4 A[0]=$abc$231005$li28_li28 A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[7] A[2]=$abc$393652$new_new_n6640__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out Y=$abc$231005$li34_li34
.param INIT_VALUE 1111010000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out A[1]=$abc$231005$li25_li25 Y=$abc$231005$li35_li35
.param INIT_VALUE 0100
.subckt LUT4 A[0]=$abc$393652$new_new_n4846__ A[1]=$abc$223157$auto$opt_dff.cc:220:make_patterns_logic$20815 A[2]=u_eth_dut.app_rx_desc_req A[3]=u_wb_gmac_rx.state[3] Y=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735
.param INIT_VALUE 1110000011001100
.subckt LUT2 A[0]=u_wb_gmac_rx.state[3] A[1]=u_wb_gmac_rx.state[1] Y=$abc$212549$auto$rtlil.cc:2425:Or$147597
.param INIT_VALUE 1110
.subckt LUT2 A[0]=$abc$212549$auto$rtlil.cc:2425:Or$147597 A[1]=u_wb_gmac_rx.state[6] Y=$abc$231359$li02_li02
.param INIT_VALUE 1110
.subckt LUT2 A[0]=$abc$231359$li02_li02 A[1]=u_wb_gmac_rx.state[2] Y=$abc$231359$li01_li01
.param INIT_VALUE 1110
.subckt LUT2 A[0]=u_wb_gmac_rx.state[1] A[1]=u_wb_gmac_rx.state[6] Y=$abc$393652$new_new_n6647__
.param INIT_VALUE 0001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[0] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[0] A[2]=u_wb_gmac_rx.tWrData[0] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li04_li04
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[1] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[1] A[2]=u_wb_gmac_rx.tWrData[1] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li05_li05
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[2] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[2] A[2]=u_wb_gmac_rx.tWrData[2] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li06_li06
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[3] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[3] A[2]=u_wb_gmac_rx.tWrData[3] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li07_li07
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[4] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[4] A[2]=u_wb_gmac_rx.tWrData[4] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li08_li08
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[5] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[5] A[2]=u_wb_gmac_rx.tWrData[5] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li09_li09
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[6] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[6] A[2]=u_wb_gmac_rx.tWrData[6] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li10_li10
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[7] A[2]=u_wb_gmac_rx.tWrData[7] A[3]=u_wb_gmac_rx.state[2] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li11_li11
.param INIT_VALUE 1100110011001100110011001100110011110000101010101111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[0] A[2]=u_wb_gmac_rx.tWrData[8] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[8] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li12_li12
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[1] A[2]=u_wb_gmac_rx.tWrData[9] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[9] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li13_li13
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[2] A[2]=u_wb_gmac_rx.tWrData[10] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[10] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li14_li14
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[3] A[2]=u_wb_gmac_rx.tWrData[11] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[11] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li15_li15
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[4] A[2]=u_wb_gmac_rx.tWrData[12] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[12] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li16_li16
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[5] A[2]=u_wb_gmac_rx.tWrData[13] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[13] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li17_li17
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[6] A[2]=u_wb_gmac_rx.tWrData[14] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[14] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li18_li18
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[7] A[2]=u_wb_gmac_rx.tWrData[15] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[15] A[4]=$abc$393652$new_new_n6647__ A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li19_li19
.param INIT_VALUE 1111111100000000111111110000000010001000100010001111000011110000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[0] A[2]=u_wb_gmac_rx.tWrData[16] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[16] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li20_li20
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[1] A[2]=u_wb_gmac_rx.tWrData[17] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[17] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li21_li21
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[2] A[2]=u_wb_gmac_rx.tWrData[18] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[18] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li22_li22
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[3] A[2]=u_wb_gmac_rx.tWrData[19] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[19] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li23_li23
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[4] A[2]=u_wb_gmac_rx.tWrData[20] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[20] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li24_li24
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[5] A[2]=u_wb_gmac_rx.tWrData[21] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[21] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li25_li25
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[6] A[2]=u_wb_gmac_rx.tWrData[22] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[22] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li26_li26
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT6 A[0]=u_wb_gmac_rx.state[6] A[1]=u_eth_dut.app_rxfifo_rdata_o[7] A[2]=u_wb_gmac_rx.tWrData[23] A[3]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[23] A[4]=u_wb_gmac_rx.state[1] A[5]=u_wb_gmac_rx.state[3] Y=$abc$231359$li27_li27
.param INIT_VALUE 1111111100000000111111110000000011110000111100001000100010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[0] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[24] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li28_li28
.param INIT_VALUE 1111000010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[1] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[25] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li29_li29
.param INIT_VALUE 1111000010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[2] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[26] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li30_li30
.param INIT_VALUE 1111000010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[3] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[27] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li31_li31
.param INIT_VALUE 1111000010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[4] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[28] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li32_li32
.param INIT_VALUE 1111000010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[5] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[29] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li33_li33
.param INIT_VALUE 1111000010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[6] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[30] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li34_li34
.param INIT_VALUE 1111000010001000
.subckt LUT4 A[0]=u_wb_gmac_rx.state[1] A[1]=u_eth_dut.app_rxfifo_rdata_o[7] A[2]=u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data[31] A[3]=u_wb_gmac_rx.state[3] Y=$abc$231359$li35_li35
.param INIT_VALUE 1111000010001000
.subckt LUT3 A[0]=$abc$393652$new_new_n5939__ A[1]=$iopadmap$wb_xrom_ack A[2]=u_wb_crossbar.master_busy[4] Y=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y
.param INIT_VALUE 01000000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[8] Y=$abc$231701$li08_li08
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[9] Y=$abc$231701$li09_li09
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[10] Y=$abc$231701$li10_li10
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[11] Y=$abc$231701$li11_li11
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[12] Y=$abc$231701$li12_li12
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[13] Y=$abc$231701$li13_li13
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[14] Y=$abc$231701$li14_li14
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[15] Y=$abc$231701$li15_li15
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[16] Y=$abc$231701$li16_li16
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[17] Y=$abc$231701$li17_li17
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[18] Y=$abc$231701$li18_li18
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[19] Y=$abc$231701$li19_li19
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[20] Y=$abc$231701$li20_li20
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[21] Y=$abc$231701$li21_li21
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[22] Y=$abc$231701$li22_li22
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[23] Y=$abc$231701$li23_li23
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[24] Y=$abc$231701$li24_li24
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[25] Y=$abc$231701$li25_li25
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[26] Y=$abc$231701$li26_li26
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[27] Y=$abc$231701$li27_li27
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[28] Y=$abc$231701$li28_li28
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[29] Y=$abc$231701$li29_li29
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[30] Y=$abc$231701$li30_li30
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[31] Y=$abc$231701$li31_li31
.param INIT_VALUE 1000
.subckt LUT3 A[0]=$abc$393652$new_new_n5493__ A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[2]=$abc$393652$new_new_n5506__ Y=$abc$393652$new_new_n6705__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[2]=$abc$393652$new_new_n5474__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=$abc$393652$new_new_n5518__ A[5]=$abc$393652$new_new_n6705__ Y=$abc$393652$new_new_n6706__
.param INIT_VALUE 0000000111000000000000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6705__ A[1]=$abc$393652$new_new_n5474__ Y=$abc$393652$new_new_n6707__
.param INIT_VALUE 1000
.subckt LUT3 A[0]=$abc$393652$new_new_n5506__ A[1]=$abc$393652$new_new_n5518__ A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[7] Y=$abc$393652$new_new_n6708__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5474__ A[1]=$abc$393652$new_new_n5493__ A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[5]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6709__
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5493__ A[1]=$abc$393652$new_new_n5474__ A[2]=$abc$393652$new_new_n5842__ A[3]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6710__
.param INIT_VALUE 1000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[2]=$abc$393652$new_new_n5518__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[4]=$abc$393652$new_new_n6707__ Y=$abc$393652$new_new_n6711__
.param INIT_VALUE 00000011000011010000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5518__ A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[2]=$abc$393652$new_new_n6707__ A[3]=$abc$393652$new_new_n6709__ A[4]=$abc$393652$new_new_n6710__ A[5]=$abc$393652$new_new_n6711__ Y=$abc$393652$new_new_n6712__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000011011111
.subckt LUT5 A[0]=$abc$393652$new_new_n5506__ A[1]=$abc$393652$new_new_n5493__ A[2]=$abc$393652$new_new_n5474__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[4]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6713__
.param INIT_VALUE 00000111000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6706__ A[1]=$abc$393652$new_new_n6712__ A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[3]=$abc$224612$li144_li144 A[4]=$abc$393652$new_new_n6713__ A[5]=$abc$393652$new_new_n5867__ Y=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138
.param INIT_VALUE 0000000011111111000000000000111100000000111111110000000010111011
.subckt LUT6 A[0]=$abc$218262$lo0 A[1]=$abc$218813$lo0 A[2]=$abc$218544$lo0 A[3]=$abc$393652$new_new_n5474__ A[4]=$abc$393652$new_new_n5493__ A[5]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6715__
.param INIT_VALUE 0000111100001111000011110101010100110011001100110011001100110011
.subckt LUT5 A[0]=$abc$393652$new_new_n5506__ A[1]=$abc$393652$new_new_n5493__ A[2]=$abc$393652$new_new_n5474__ A[3]=$abc$393652$new_new_n5518__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[7] Y=$abc$393652$new_new_n6716__
.param INIT_VALUE 00000111000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5842__ A[1]=$abc$393652$new_new_n6716__ Y=$abc$393652$new_new_n6717__
.param INIT_VALUE 1000
.subckt LUT4 A[0]=$abc$393652$new_new_n5506__ A[1]=$abc$393652$new_new_n5493__ A[2]=$abc$393652$new_new_n5518__ A[3]=$abc$393652$new_new_n6713__ Y=$abc$393652$new_new_n6718__
.param INIT_VALUE 0000000100000000
.subckt LUT6 A[0]=$abc$224612$li131_li131 A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[0] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6719__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000001010101
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[0] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n6719__ Y=$abc$393652$new_new_n6720__
.param INIT_VALUE 00000000000000000011111101011111
.subckt LUT6 A[0]=$abc$224612$li121_li121 A[1]=$abc$224612$li122_li122 A[2]=$abc$224612$li123_li123 A[3]=$abc$224612$li124_li124 A[4]=$abc$224612$li125_li125 A[5]=$abc$224612$li126_li126 Y=$abc$393652$new_new_n6721__
.param INIT_VALUE 0110100110010110100101100110100110010110011010010110100110010110
.subckt LUT6 A[0]=$abc$218341$lo0 A[1]=$abc$393652$new_new_n5867__ A[2]=$abc$393652$new_new_n6721__ A[3]=$abc$224612$li119_li119 A[4]=$abc$224612$li120_li120 A[5]=$abc$393652$new_new_n5844__ Y=$abc$393652$new_new_n6722__
.param INIT_VALUE 0000101110110000101100000000101110111011101110111011101110111011
.subckt LUT2 A[0]=$abc$393652$new_new_n5844__ A[1]=$abc$393652$new_new_n5867__ Y=$abc$393652$new_new_n6723__
.param INIT_VALUE 0001
.subckt LUT2 A[0]=$abc$393652$new_new_n6723__ A[1]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6724__
.param INIT_VALUE 0100
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[2]=$abc$393652$new_new_n5867__ A[3]=$abc$393652$new_new_n6706__ A[4]=$abc$393652$new_new_n6718__ Y=$abc$393652$new_new_n6725__
.param INIT_VALUE 00000000000000000000000010111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6717__ A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] A[2]=$abc$393652$new_new_n6722__ A[3]=$abc$393652$new_new_n6720__ A[4]=$abc$393652$new_new_n6724__ A[5]=$abc$393652$new_new_n6725__ Y=$abc$393652$new_new_n6726__
.param INIT_VALUE 1111000011110000101110111011101111110000000000001111111100000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6727__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT3 A[0]=$abc$393652$new_new_n5518__ A[1]=$abc$393652$new_new_n6707__ A[2]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6728__
.param INIT_VALUE 10000000
.subckt LUT5 A[0]=$abc$393652$new_new_n6727__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[0] A[3]=$abc$393652$new_new_n6709__ A[4]=$abc$393652$new_new_n6728__ Y=$abc$393652$new_new_n6729__
.param INIT_VALUE 00001111000011110011001110101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[0] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6730__
.param INIT_VALUE 00110011010101010000001100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[2]=$abc$393652$new_new_n6730__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[4]=$abc$393652$new_new_n5841__ Y=$abc$393652$new_new_n6731__
.param INIT_VALUE 00110011010101011111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] A[1]=$abc$393652$new_new_n6729__ A[2]=$abc$393652$new_new_n6731__ A[3]=$abc$393652$new_new_n6710__ A[4]=$abc$393652$new_new_n6711__ Y=$abc$393652$new_new_n6732__
.param INIT_VALUE 00001111000011111010101000110011
.subckt LUT6 A[0]=$abc$393652$new_new_n6713__ A[1]=$abc$393652$new_new_n5518__ A[2]=$abc$393652$new_new_n6715__ A[3]=$abc$393652$new_new_n6732__ A[4]=$abc$393652$new_new_n6726__ A[5]=$abc$393652$new_new_n6712__ Y=$abc$232031$li0_li0
.param INIT_VALUE 1000000010000000111111111111111111111111000000001111111100000000
.subckt LUT6 A[0]=$abc$218544$lo1 A[1]=$abc$218262$lo1 A[2]=$abc$218813$lo1 A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n6708__ A[5]=$abc$393652$new_new_n6716__ Y=$abc$393652$new_new_n6734__
.param INIT_VALUE 0101010100110011000011110000111100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$224612$li132_li132 A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[1] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6735__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000001010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[1] A[2]=$abc$393652$new_new_n6735__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[5]=$abc$393652$new_new_n6725__ Y=$abc$393652$new_new_n6736__
.param INIT_VALUE 0000000000000000000000000000000011111100111110101111000011110000
.subckt LUT6 A[0]=$abc$218341$lo1 A[1]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[1] A[2]=$abc$393652$new_new_n5844__ A[3]=$abc$393652$new_new_n5867__ A[4]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] A[5]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6737__
.param INIT_VALUE 0010101000110000001010100011111100000000000000001111111111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6738__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT4 A[0]=$abc$393652$new_new_n6738__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[2]=$abc$393652$new_new_n6711__ A[3]=$abc$393652$new_new_n6709__ Y=$abc$393652$new_new_n6739__
.param INIT_VALUE 0000001100001010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[1] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6740__
.param INIT_VALUE 00110011010101010000001100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[2]=$abc$393652$new_new_n6740__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[4]=$abc$393652$new_new_n5841__ A[5]=$abc$393652$new_new_n6711__ Y=$abc$393652$new_new_n6741__
.param INIT_VALUE 0011001101010101111100001111000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6739__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 A[3]=$abc$393652$new_new_n6710__ A[4]=$abc$393652$new_new_n6741__ A[5]=$abc$393652$new_new_n6728__ Y=$abc$393652$new_new_n6742__
.param INIT_VALUE 0000000000000000110000001111000000000000000000001100110001010101
.subckt LUT2 A[0]=$abc$393652$new_new_n6717__ A[1]=$abc$393652$new_new_n6725__ Y=$abc$393652$new_new_n6743__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n6736__ A[1]=$abc$393652$new_new_n6734__ A[2]=$abc$393652$new_new_n6737__ A[3]=$abc$393652$new_new_n6742__ A[4]=$abc$393652$new_new_n6743__ A[5]=$abc$393652$new_new_n6712__ Y=$abc$232031$li1_li1
.param INIT_VALUE 0000111100001111111011101110111011111111000000001111111100000000
.subckt LUT6 A[0]=$abc$218544$lo2 A[1]=$abc$218262$lo2 A[2]=$abc$218813$lo2 A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n6708__ A[5]=$abc$393652$new_new_n6716__ Y=$abc$393652$new_new_n6745__
.param INIT_VALUE 0101010100110011000011110000111100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$224612$li133_li133 A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[2] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6746__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000001010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[2] A[2]=$abc$393652$new_new_n6746__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[5]=$abc$393652$new_new_n6725__ Y=$abc$393652$new_new_n6747__
.param INIT_VALUE 0000000000000000000000000000000011111100111110101111000011110000
.subckt LUT6 A[0]=$abc$218341$lo2 A[1]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[2] A[2]=$abc$393652$new_new_n5844__ A[3]=$abc$393652$new_new_n5867__ A[4]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] A[5]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6748__
.param INIT_VALUE 0010101000110000001010100011111100000000000000001111111111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6749__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT3 A[0]=$abc$393652$new_new_n6749__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[2] A[2]=$abc$393652$new_new_n6709__ Y=$abc$393652$new_new_n6750__
.param INIT_VALUE 00111010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[1] A[2]=$abc$393652$new_new_n6750__ A[3]=$abc$393652$new_new_n6707__ A[4]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6751__
.param INIT_VALUE 00110011010101011111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[2] Y=$abc$393652$new_new_n6752__
.param INIT_VALUE 0000111100001111000001010000000000110011001100110101010111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] A[2]=$abc$393652$new_new_n6751__ A[3]=$abc$393652$new_new_n5841__ A[4]=$abc$393652$new_new_n6752__ A[5]=$abc$393652$new_new_n6711__ Y=$abc$393652$new_new_n6753__
.param INIT_VALUE 1010101000000000110011001111111100001111000011110000111100001111
.subckt LUT6 A[0]=$abc$393652$new_new_n6747__ A[1]=$abc$393652$new_new_n6745__ A[2]=$abc$393652$new_new_n6748__ A[3]=$abc$393652$new_new_n6753__ A[4]=$abc$393652$new_new_n6743__ A[5]=$abc$393652$new_new_n6712__ Y=$abc$232031$li2_li2
.param INIT_VALUE 0000111100001111111011101110111011111111000000001111111100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.sp[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[3] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6755__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[3] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n6755__ Y=$abc$393652$new_new_n6756__
.param INIT_VALUE 00000000000000000011111101011111
.subckt LUT4 A[0]=$abc$218341$lo3 A[1]=$abc$393652$new_new_n5867__ A[2]=$abc$393652$new_new_n5844__ A[3]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[3] Y=$abc$393652$new_new_n6757__
.param INIT_VALUE 0000101110111011
.subckt LUT5 A[0]=$abc$218544$lo3 A[1]=$abc$218262$lo3 A[2]=$abc$218813$lo3 A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6758__
.param INIT_VALUE 01010101001100110000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] A[1]=$abc$393652$new_new_n6757__ A[2]=$abc$393652$new_new_n6758__ A[3]=$abc$393652$new_new_n6724__ A[4]=$abc$393652$new_new_n6717__ Y=$abc$393652$new_new_n6759__
.param INIT_VALUE 11110000111100000011001110101010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[3] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[2] Y=$abc$393652$new_new_n6760__
.param INIT_VALUE 11001010
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[3] A[3]=$abc$393652$new_new_n6760__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n6761__
.param INIT_VALUE 1111000011110000101010101010101011001100110011001111111100000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[3] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6762__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6762__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[3] A[3]=$abc$393652$new_new_n6709__ A[4]=$abc$393652$new_new_n6710__ Y=$abc$393652$new_new_n6763__
.param INIT_VALUE 00001111000011111100110001010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 A[1]=$abc$393652$new_new_n6761__ A[2]=$abc$393652$new_new_n6728__ A[3]=$abc$393652$new_new_n6710__ A[4]=$abc$393652$new_new_n6763__ A[5]=$abc$393652$new_new_n6711__ Y=$abc$393652$new_new_n6764__
.param INIT_VALUE 0011001100110011001100110011001101011111010100000000000001011111
.subckt LUT5 A[0]=$abc$393652$new_new_n6759__ A[1]=$abc$393652$new_new_n6756__ A[2]=$abc$393652$new_new_n6764__ A[3]=$abc$393652$new_new_n6725__ A[4]=$abc$393652$new_new_n6712__ Y=$abc$232031$li3_li3
.param INIT_VALUE 10101010001100110000111100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.sp[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[4] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6766__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[4] A[2]=$abc$393652$new_new_n6766__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[5]=$abc$393652$new_new_n6725__ Y=$abc$393652$new_new_n6767__
.param INIT_VALUE 0000000000000000000000000000000011111100111110101111000011110000
.subckt LUT4 A[0]=$abc$218341$lo4 A[1]=$abc$393652$new_new_n5867__ A[2]=$abc$393652$new_new_n5844__ A[3]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[4] Y=$abc$393652$new_new_n6768__
.param INIT_VALUE 0000101110111011
.subckt LUT5 A[0]=$abc$218544$lo4 A[1]=$abc$218262$lo4 A[2]=$abc$218813$lo4 A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6769__
.param INIT_VALUE 01010101001100110000111100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] A[1]=$abc$393652$new_new_n6768__ A[2]=$abc$393652$new_new_n6769__ A[3]=$abc$393652$new_new_n6724__ A[4]=$abc$393652$new_new_n6725__ A[5]=$abc$393652$new_new_n6717__ Y=$abc$393652$new_new_n6770__
.param INIT_VALUE 0000111100001111000011110000111111001100010101011111111111111111
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[4] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n6771__
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[4] A[1]=$abc$393652$new_new_n6771__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[4] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n6709__ Y=$abc$393652$new_new_n6772__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=$abc$393652$new_new_n6772__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tr0 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[4] A[3]=$abc$393652$new_new_n6710__ A[4]=$abc$393652$new_new_n6728__ Y=$abc$393652$new_new_n6773__
.param INIT_VALUE 00000011001100110000111101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[4] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[2] Y=$abc$393652$new_new_n6774__
.param INIT_VALUE 0000111100000011000011110101010111111111001100111111111111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tclk A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[4] A[3]=$abc$393652$new_new_n6774__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6775__
.param INIT_VALUE 1111111100000000000011110000000011111111000000001011101100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6775__ A[1]=$abc$393652$new_new_n6773__ A[2]=$abc$393652$new_new_n6770__ A[3]=$abc$393652$new_new_n6767__ A[4]=$abc$393652$new_new_n6711__ A[5]=$abc$393652$new_new_n6712__ Y=$abc$232031$li4_li4
.param INIT_VALUE 1111111100001111111111110000111101010101010101010011001100110011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.sp[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[5] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6777__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n6777__ Y=$abc$393652$new_new_n6778__
.param INIT_VALUE 00000000000000000011111101011111
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[5] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n6779__
.param INIT_VALUE 00110101
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] A[1]=$abc$393652$new_new_n6779__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[5] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n6709__ Y=$abc$393652$new_new_n6780__
.param INIT_VALUE 11110000111100000011001110101010
.subckt LUT5 A[0]=$abc$393652$new_new_n6780__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[5] A[3]=$abc$393652$new_new_n6710__ A[4]=$abc$393652$new_new_n6728__ Y=$abc$393652$new_new_n6781__
.param INIT_VALUE 00000011001100110000111101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[5] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[2] Y=$abc$393652$new_new_n6782__
.param INIT_VALUE 0000111100001111000001010000000000110011001100110101010111111111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rclk A[2]=$abc$393652$new_new_n6781__ A[3]=$abc$393652$new_new_n5841__ A[4]=$abc$393652$new_new_n6782__ A[5]=$abc$393652$new_new_n6711__ Y=$abc$393652$new_new_n6783__
.param INIT_VALUE 0011001111111111010101010000000011110000111100001111000011110000
.subckt LUT5 A[0]=$abc$218544$lo5 A[1]=$abc$218262$lo5 A[2]=$abc$218813$lo5 A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6784__
.param INIT_VALUE 01010101001100110000111100001111
.subckt LUT4 A[0]=$abc$218341$lo5 A[1]=$abc$393652$new_new_n5867__ A[2]=$abc$393652$new_new_n5844__ A[3]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[5] Y=$abc$393652$new_new_n6785__
.param INIT_VALUE 0000101110111011
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] A[1]=$abc$393652$new_new_n6785__ A[2]=$abc$393652$new_new_n6784__ A[3]=$abc$393652$new_new_n6717__ A[4]=$abc$393652$new_new_n6724__ Y=$abc$393652$new_new_n6786__
.param INIT_VALUE 00000011001100110000111110101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6778__ A[1]=$abc$393652$new_new_n6783__ A[2]=$abc$393652$new_new_n6717__ A[3]=$abc$393652$new_new_n6725__ A[4]=$abc$393652$new_new_n6786__ A[5]=$abc$393652$new_new_n6712__ Y=$abc$232031$li5_li5
.param INIT_VALUE 0000111101010101111100001111010100110011001100110011001100110011
.subckt LUT6 A[0]=$abc$218341$lo6 A[1]=u_8051_core.oc8051_alu1.srcAc A[2]=$abc$393652$new_new_n6725__ A[3]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] A[4]=$abc$393652$new_new_n5844__ A[5]=$abc$393652$new_new_n6724__ Y=$abc$393652$new_new_n6788__
.param INIT_VALUE 1100110011001100010101010101010111111111000011111111111100001111
.subckt LUT6 A[0]=$abc$218262$lo6 A[1]=$abc$218813$lo6 A[2]=$abc$218544$lo6 A[3]=$abc$393652$new_new_n5474__ A[4]=$abc$393652$new_new_n5493__ A[5]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6789__
.param INIT_VALUE 0000111100001111000011110101010100110011001100110011001100110011
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.sp[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[6] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6790__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[6] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n6725__ A[5]=$abc$393652$new_new_n6790__ Y=$abc$393652$new_new_n6791__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000011111101011111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6792__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6792__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tr1 A[3]=$abc$393652$new_new_n6709__ A[4]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6793__
.param INIT_VALUE 00001111000011110011001110101010
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[6] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6794__
.param INIT_VALUE 1111000011110000111111111111111111111111111111111010101011001100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[6] A[2]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=$abc$393652$new_new_n6711__ A[5]=$abc$393652$new_new_n6794__ Y=$abc$393652$new_new_n6795__
.param INIT_VALUE 1111110010101111000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[6] A[1]=$abc$393652$new_new_n6711__ A[2]=$abc$393652$new_new_n6793__ A[3]=$abc$393652$new_new_n6712__ A[4]=$abc$393652$new_new_n6795__ A[5]=$abc$393652$new_new_n6710__ Y=$abc$393652$new_new_n6796__
.param INIT_VALUE 0000000000000000000000000101010100000000000000000000000011111100
.subckt LUT6 A[0]=$abc$393652$new_new_n6789__ A[1]=$abc$393652$new_new_n6788__ A[2]=$abc$393652$new_new_n6712__ A[3]=$abc$393652$new_new_n6791__ A[4]=$abc$393652$new_new_n6717__ A[5]=$abc$393652$new_new_n6796__ Y=$abc$232031$li6_li6
.param INIT_VALUE 0000000000000000000000000000000000001111101011110000111111001111
.subckt LUT5 A[0]=$abc$218544$lo7 A[1]=$abc$218262$lo7 A[2]=$abc$218813$lo7 A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n6708__ Y=$abc$393652$new_new_n6798__
.param INIT_VALUE 01010101001100110000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[7] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n6799__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6799__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[7] A[3]=$abc$393652$new_new_n6709__ A[4]=$abc$393652$new_new_n6710__ Y=$abc$393652$new_new_n6800__
.param INIT_VALUE 11110000111100001100110001010101
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] A[2]=$abc$393652$new_new_n5841__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] Y=$abc$393652$new_new_n6801__
.param INIT_VALUE 0011111101010000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[7] A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n6801__ Y=$abc$393652$new_new_n6802__
.param INIT_VALUE 0011001100110011000000111111111101010101010101010000111100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n6800__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 A[2]=$abc$393652$new_new_n6802__ A[3]=$abc$393652$new_new_n6711__ A[4]=$abc$393652$new_new_n6728__ Y=$abc$393652$new_new_n6803__
.param INIT_VALUE 00001100110011000000111110101010
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.sp[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[7] A[3]=$abc$393652$new_new_n6718__ A[4]=$abc$393652$new_new_n5868__ A[5]=$abc$393652$new_new_n6706__ Y=$abc$393652$new_new_n6804__
.param INIT_VALUE 0000000000000000000000000000000011111100110011001111000010101010
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[7] A[2]=$abc$393652$new_new_n6804__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[2] A[5]=$abc$393652$new_new_n6725__ Y=$abc$393652$new_new_n6805__
.param INIT_VALUE 0000000000000000000000000000000011111100111110101111000011110000
.subckt LUT6 A[0]=$abc$218341$lo7 A[1]=u_8051_core.cy A[2]=$abc$393652$new_new_n5844__ A[3]=$abc$393652$new_new_n5867__ A[4]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] A[5]=$abc$393652$new_new_n5842__ Y=$abc$393652$new_new_n6806__
.param INIT_VALUE 0010101000110000001010100011111100000000000000001111111111111111
.subckt LUT2 A[0]=$abc$393652$new_new_n6806__ A[1]=$abc$393652$new_new_n6743__ Y=$abc$393652$new_new_n6807__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n6798__ A[1]=$abc$393652$new_new_n6717__ A[2]=$abc$393652$new_new_n6803__ A[3]=$abc$393652$new_new_n6805__ A[4]=$abc$393652$new_new_n6807__ A[5]=$abc$393652$new_new_n6712__ Y=$abc$232031$li7_li7
.param INIT_VALUE 1111111111111111111111111000100011110000111100001111000011110000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack A[2]=$abc$393652$new_new_n5213__ A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] Y=$abc$236004$li0_li0
.param INIT_VALUE 1011101100001111
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][0] A[1]=u_eth_dut.u_mac_txfifo.mem[21][0] A[2]=u_eth_dut.u_mac_txfifo.mem[22][0] A[3]=u_eth_dut.u_mac_txfifo.mem[23][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6810__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][0] A[1]=u_eth_dut.u_mac_txfifo.mem[29][0] A[2]=u_eth_dut.u_mac_txfifo.mem[30][0] A[3]=u_eth_dut.u_mac_txfifo.mem[31][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6811__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][0] A[1]=u_eth_dut.u_mac_txfifo.mem[25][0] A[2]=u_eth_dut.u_mac_txfifo.mem[26][0] A[3]=u_eth_dut.u_mac_txfifo.mem[27][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6812__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][0] A[1]=u_eth_dut.u_mac_txfifo.mem[17][0] A[2]=u_eth_dut.u_mac_txfifo.mem[18][0] A[3]=u_eth_dut.u_mac_txfifo.mem[19][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6813__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6813__ A[1]=$abc$393652$new_new_n6812__ A[2]=$abc$393652$new_new_n6811__ A[3]=$abc$393652$new_new_n6810__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6814__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][0] A[1]=u_eth_dut.u_mac_txfifo.mem[5][0] A[2]=u_eth_dut.u_mac_txfifo.mem[6][0] A[3]=u_eth_dut.u_mac_txfifo.mem[7][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6815__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][0] A[1]=u_eth_dut.u_mac_txfifo.mem[13][0] A[2]=u_eth_dut.u_mac_txfifo.mem[14][0] A[3]=u_eth_dut.u_mac_txfifo.mem[15][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6816__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][0] A[1]=u_eth_dut.u_mac_txfifo.mem[9][0] A[2]=u_eth_dut.u_mac_txfifo.mem[10][0] A[3]=u_eth_dut.u_mac_txfifo.mem[11][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6817__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][0] A[1]=u_eth_dut.u_mac_txfifo.mem[1][0] A[2]=u_eth_dut.u_mac_txfifo.mem[2][0] A[3]=u_eth_dut.u_mac_txfifo.mem[3][0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6818__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6818__ A[1]=$abc$393652$new_new_n6817__ A[2]=$abc$393652$new_new_n6816__ A[3]=$abc$393652$new_new_n6815__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6819__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6819__ A[1]=$abc$393652$new_new_n6814__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li00_li00
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][1] A[1]=u_eth_dut.u_mac_txfifo.mem[21][1] A[2]=u_eth_dut.u_mac_txfifo.mem[22][1] A[3]=u_eth_dut.u_mac_txfifo.mem[23][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6821__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][1] A[1]=u_eth_dut.u_mac_txfifo.mem[29][1] A[2]=u_eth_dut.u_mac_txfifo.mem[30][1] A[3]=u_eth_dut.u_mac_txfifo.mem[31][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6822__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][1] A[1]=u_eth_dut.u_mac_txfifo.mem[25][1] A[2]=u_eth_dut.u_mac_txfifo.mem[26][1] A[3]=u_eth_dut.u_mac_txfifo.mem[27][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6823__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][1] A[1]=u_eth_dut.u_mac_txfifo.mem[17][1] A[2]=u_eth_dut.u_mac_txfifo.mem[18][1] A[3]=u_eth_dut.u_mac_txfifo.mem[19][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6824__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6824__ A[1]=$abc$393652$new_new_n6823__ A[2]=$abc$393652$new_new_n6822__ A[3]=$abc$393652$new_new_n6821__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6825__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][1] A[1]=u_eth_dut.u_mac_txfifo.mem[5][1] A[2]=u_eth_dut.u_mac_txfifo.mem[6][1] A[3]=u_eth_dut.u_mac_txfifo.mem[7][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6826__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][1] A[1]=u_eth_dut.u_mac_txfifo.mem[13][1] A[2]=u_eth_dut.u_mac_txfifo.mem[14][1] A[3]=u_eth_dut.u_mac_txfifo.mem[15][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6827__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][1] A[1]=u_eth_dut.u_mac_txfifo.mem[9][1] A[2]=u_eth_dut.u_mac_txfifo.mem[10][1] A[3]=u_eth_dut.u_mac_txfifo.mem[11][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6828__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][1] A[1]=u_eth_dut.u_mac_txfifo.mem[1][1] A[2]=u_eth_dut.u_mac_txfifo.mem[2][1] A[3]=u_eth_dut.u_mac_txfifo.mem[3][1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6829__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6829__ A[1]=$abc$393652$new_new_n6828__ A[2]=$abc$393652$new_new_n6827__ A[3]=$abc$393652$new_new_n6826__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6830__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6830__ A[1]=$abc$393652$new_new_n6825__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li01_li01
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][2] A[1]=u_eth_dut.u_mac_txfifo.mem[21][2] A[2]=u_eth_dut.u_mac_txfifo.mem[22][2] A[3]=u_eth_dut.u_mac_txfifo.mem[23][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6832__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][2] A[1]=u_eth_dut.u_mac_txfifo.mem[29][2] A[2]=u_eth_dut.u_mac_txfifo.mem[30][2] A[3]=u_eth_dut.u_mac_txfifo.mem[31][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6833__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][2] A[1]=u_eth_dut.u_mac_txfifo.mem[25][2] A[2]=u_eth_dut.u_mac_txfifo.mem[26][2] A[3]=u_eth_dut.u_mac_txfifo.mem[27][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6834__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][2] A[1]=u_eth_dut.u_mac_txfifo.mem[17][2] A[2]=u_eth_dut.u_mac_txfifo.mem[18][2] A[3]=u_eth_dut.u_mac_txfifo.mem[19][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6835__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6835__ A[1]=$abc$393652$new_new_n6834__ A[2]=$abc$393652$new_new_n6833__ A[3]=$abc$393652$new_new_n6832__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6836__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][2] A[1]=u_eth_dut.u_mac_txfifo.mem[5][2] A[2]=u_eth_dut.u_mac_txfifo.mem[6][2] A[3]=u_eth_dut.u_mac_txfifo.mem[7][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6837__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][2] A[1]=u_eth_dut.u_mac_txfifo.mem[13][2] A[2]=u_eth_dut.u_mac_txfifo.mem[14][2] A[3]=u_eth_dut.u_mac_txfifo.mem[15][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6838__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][2] A[1]=u_eth_dut.u_mac_txfifo.mem[9][2] A[2]=u_eth_dut.u_mac_txfifo.mem[10][2] A[3]=u_eth_dut.u_mac_txfifo.mem[11][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6839__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][2] A[1]=u_eth_dut.u_mac_txfifo.mem[1][2] A[2]=u_eth_dut.u_mac_txfifo.mem[2][2] A[3]=u_eth_dut.u_mac_txfifo.mem[3][2] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6840__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6840__ A[1]=$abc$393652$new_new_n6839__ A[2]=$abc$393652$new_new_n6838__ A[3]=$abc$393652$new_new_n6837__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6841__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6841__ A[1]=$abc$393652$new_new_n6836__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li02_li02
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][3] A[1]=u_eth_dut.u_mac_txfifo.mem[21][3] A[2]=u_eth_dut.u_mac_txfifo.mem[22][3] A[3]=u_eth_dut.u_mac_txfifo.mem[23][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6843__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][3] A[1]=u_eth_dut.u_mac_txfifo.mem[29][3] A[2]=u_eth_dut.u_mac_txfifo.mem[30][3] A[3]=u_eth_dut.u_mac_txfifo.mem[31][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6844__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][3] A[1]=u_eth_dut.u_mac_txfifo.mem[25][3] A[2]=u_eth_dut.u_mac_txfifo.mem[26][3] A[3]=u_eth_dut.u_mac_txfifo.mem[27][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6845__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][3] A[1]=u_eth_dut.u_mac_txfifo.mem[17][3] A[2]=u_eth_dut.u_mac_txfifo.mem[18][3] A[3]=u_eth_dut.u_mac_txfifo.mem[19][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6846__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6846__ A[1]=$abc$393652$new_new_n6845__ A[2]=$abc$393652$new_new_n6844__ A[3]=$abc$393652$new_new_n6843__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6847__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][3] A[1]=u_eth_dut.u_mac_txfifo.mem[5][3] A[2]=u_eth_dut.u_mac_txfifo.mem[6][3] A[3]=u_eth_dut.u_mac_txfifo.mem[7][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6848__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][3] A[1]=u_eth_dut.u_mac_txfifo.mem[13][3] A[2]=u_eth_dut.u_mac_txfifo.mem[14][3] A[3]=u_eth_dut.u_mac_txfifo.mem[15][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6849__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][3] A[1]=u_eth_dut.u_mac_txfifo.mem[9][3] A[2]=u_eth_dut.u_mac_txfifo.mem[10][3] A[3]=u_eth_dut.u_mac_txfifo.mem[11][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6850__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][3] A[1]=u_eth_dut.u_mac_txfifo.mem[1][3] A[2]=u_eth_dut.u_mac_txfifo.mem[2][3] A[3]=u_eth_dut.u_mac_txfifo.mem[3][3] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6851__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6851__ A[1]=$abc$393652$new_new_n6850__ A[2]=$abc$393652$new_new_n6849__ A[3]=$abc$393652$new_new_n6848__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6852__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6852__ A[1]=$abc$393652$new_new_n6847__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li03_li03
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][4] A[1]=u_eth_dut.u_mac_txfifo.mem[21][4] A[2]=u_eth_dut.u_mac_txfifo.mem[22][4] A[3]=u_eth_dut.u_mac_txfifo.mem[23][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6854__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][4] A[1]=u_eth_dut.u_mac_txfifo.mem[29][4] A[2]=u_eth_dut.u_mac_txfifo.mem[30][4] A[3]=u_eth_dut.u_mac_txfifo.mem[31][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6855__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][4] A[1]=u_eth_dut.u_mac_txfifo.mem[25][4] A[2]=u_eth_dut.u_mac_txfifo.mem[26][4] A[3]=u_eth_dut.u_mac_txfifo.mem[27][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6856__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][4] A[1]=u_eth_dut.u_mac_txfifo.mem[17][4] A[2]=u_eth_dut.u_mac_txfifo.mem[18][4] A[3]=u_eth_dut.u_mac_txfifo.mem[19][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6857__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6857__ A[1]=$abc$393652$new_new_n6856__ A[2]=$abc$393652$new_new_n6855__ A[3]=$abc$393652$new_new_n6854__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6858__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][4] A[1]=u_eth_dut.u_mac_txfifo.mem[5][4] A[2]=u_eth_dut.u_mac_txfifo.mem[6][4] A[3]=u_eth_dut.u_mac_txfifo.mem[7][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6859__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][4] A[1]=u_eth_dut.u_mac_txfifo.mem[13][4] A[2]=u_eth_dut.u_mac_txfifo.mem[14][4] A[3]=u_eth_dut.u_mac_txfifo.mem[15][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6860__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][4] A[1]=u_eth_dut.u_mac_txfifo.mem[9][4] A[2]=u_eth_dut.u_mac_txfifo.mem[10][4] A[3]=u_eth_dut.u_mac_txfifo.mem[11][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6861__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][4] A[1]=u_eth_dut.u_mac_txfifo.mem[1][4] A[2]=u_eth_dut.u_mac_txfifo.mem[2][4] A[3]=u_eth_dut.u_mac_txfifo.mem[3][4] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6862__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6862__ A[1]=$abc$393652$new_new_n6861__ A[2]=$abc$393652$new_new_n6860__ A[3]=$abc$393652$new_new_n6859__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6863__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6863__ A[1]=$abc$393652$new_new_n6858__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li04_li04
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][5] A[1]=u_eth_dut.u_mac_txfifo.mem[21][5] A[2]=u_eth_dut.u_mac_txfifo.mem[22][5] A[3]=u_eth_dut.u_mac_txfifo.mem[23][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6865__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][5] A[1]=u_eth_dut.u_mac_txfifo.mem[29][5] A[2]=u_eth_dut.u_mac_txfifo.mem[30][5] A[3]=u_eth_dut.u_mac_txfifo.mem[31][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6866__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][5] A[1]=u_eth_dut.u_mac_txfifo.mem[25][5] A[2]=u_eth_dut.u_mac_txfifo.mem[26][5] A[3]=u_eth_dut.u_mac_txfifo.mem[27][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6867__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][5] A[1]=u_eth_dut.u_mac_txfifo.mem[17][5] A[2]=u_eth_dut.u_mac_txfifo.mem[18][5] A[3]=u_eth_dut.u_mac_txfifo.mem[19][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6868__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6868__ A[1]=$abc$393652$new_new_n6867__ A[2]=$abc$393652$new_new_n6866__ A[3]=$abc$393652$new_new_n6865__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6869__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][5] A[1]=u_eth_dut.u_mac_txfifo.mem[5][5] A[2]=u_eth_dut.u_mac_txfifo.mem[6][5] A[3]=u_eth_dut.u_mac_txfifo.mem[7][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6870__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][5] A[1]=u_eth_dut.u_mac_txfifo.mem[13][5] A[2]=u_eth_dut.u_mac_txfifo.mem[14][5] A[3]=u_eth_dut.u_mac_txfifo.mem[15][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6871__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][5] A[1]=u_eth_dut.u_mac_txfifo.mem[9][5] A[2]=u_eth_dut.u_mac_txfifo.mem[10][5] A[3]=u_eth_dut.u_mac_txfifo.mem[11][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6872__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][5] A[1]=u_eth_dut.u_mac_txfifo.mem[1][5] A[2]=u_eth_dut.u_mac_txfifo.mem[2][5] A[3]=u_eth_dut.u_mac_txfifo.mem[3][5] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6873__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6873__ A[1]=$abc$393652$new_new_n6872__ A[2]=$abc$393652$new_new_n6871__ A[3]=$abc$393652$new_new_n6870__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6874__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6874__ A[1]=$abc$393652$new_new_n6869__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li05_li05
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][6] A[1]=u_eth_dut.u_mac_txfifo.mem[13][6] A[2]=u_eth_dut.u_mac_txfifo.mem[14][6] A[3]=u_eth_dut.u_mac_txfifo.mem[15][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6876__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][6] A[1]=u_eth_dut.u_mac_txfifo.mem[29][6] A[2]=u_eth_dut.u_mac_txfifo.mem[30][6] A[3]=u_eth_dut.u_mac_txfifo.mem[31][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6877__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][6] A[1]=u_eth_dut.u_mac_txfifo.mem[21][6] A[2]=u_eth_dut.u_mac_txfifo.mem[22][6] A[3]=u_eth_dut.u_mac_txfifo.mem[23][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6878__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][6] A[1]=u_eth_dut.u_mac_txfifo.mem[5][6] A[2]=u_eth_dut.u_mac_txfifo.mem[6][6] A[3]=u_eth_dut.u_mac_txfifo.mem[7][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6879__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6879__ A[1]=$abc$393652$new_new_n6878__ A[2]=$abc$393652$new_new_n6877__ A[3]=$abc$393652$new_new_n6876__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[3] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$393652$new_new_n6880__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][6] A[1]=u_eth_dut.u_mac_txfifo.mem[9][6] A[2]=u_eth_dut.u_mac_txfifo.mem[10][6] A[3]=u_eth_dut.u_mac_txfifo.mem[11][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6881__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][6] A[1]=u_eth_dut.u_mac_txfifo.mem[25][6] A[2]=u_eth_dut.u_mac_txfifo.mem[26][6] A[3]=u_eth_dut.u_mac_txfifo.mem[27][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6882__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][6] A[1]=u_eth_dut.u_mac_txfifo.mem[17][6] A[2]=u_eth_dut.u_mac_txfifo.mem[18][6] A[3]=u_eth_dut.u_mac_txfifo.mem[19][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6883__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][6] A[1]=u_eth_dut.u_mac_txfifo.mem[1][6] A[2]=u_eth_dut.u_mac_txfifo.mem[2][6] A[3]=u_eth_dut.u_mac_txfifo.mem[3][6] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6884__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6884__ A[1]=$abc$393652$new_new_n6883__ A[2]=$abc$393652$new_new_n6882__ A[3]=$abc$393652$new_new_n6881__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[3] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$393652$new_new_n6885__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6885__ A[1]=$abc$393652$new_new_n6880__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[2] Y=$abc$232256$li06_li06
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][7] A[1]=u_eth_dut.u_mac_txfifo.mem[21][7] A[2]=u_eth_dut.u_mac_txfifo.mem[22][7] A[3]=u_eth_dut.u_mac_txfifo.mem[23][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6887__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][7] A[1]=u_eth_dut.u_mac_txfifo.mem[29][7] A[2]=u_eth_dut.u_mac_txfifo.mem[30][7] A[3]=u_eth_dut.u_mac_txfifo.mem[31][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6888__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][7] A[1]=u_eth_dut.u_mac_txfifo.mem[25][7] A[2]=u_eth_dut.u_mac_txfifo.mem[26][7] A[3]=u_eth_dut.u_mac_txfifo.mem[27][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6889__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][7] A[1]=u_eth_dut.u_mac_txfifo.mem[17][7] A[2]=u_eth_dut.u_mac_txfifo.mem[18][7] A[3]=u_eth_dut.u_mac_txfifo.mem[19][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6890__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6890__ A[1]=$abc$393652$new_new_n6889__ A[2]=$abc$393652$new_new_n6888__ A[3]=$abc$393652$new_new_n6887__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6891__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][7] A[1]=u_eth_dut.u_mac_txfifo.mem[5][7] A[2]=u_eth_dut.u_mac_txfifo.mem[6][7] A[3]=u_eth_dut.u_mac_txfifo.mem[7][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6892__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][7] A[1]=u_eth_dut.u_mac_txfifo.mem[13][7] A[2]=u_eth_dut.u_mac_txfifo.mem[14][7] A[3]=u_eth_dut.u_mac_txfifo.mem[15][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6893__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][7] A[1]=u_eth_dut.u_mac_txfifo.mem[9][7] A[2]=u_eth_dut.u_mac_txfifo.mem[10][7] A[3]=u_eth_dut.u_mac_txfifo.mem[11][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6894__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][7] A[1]=u_eth_dut.u_mac_txfifo.mem[1][7] A[2]=u_eth_dut.u_mac_txfifo.mem[2][7] A[3]=u_eth_dut.u_mac_txfifo.mem[3][7] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n6895__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n6895__ A[1]=$abc$393652$new_new_n6894__ A[2]=$abc$393652$new_new_n6893__ A[3]=$abc$393652$new_new_n6892__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n6896__
.param INIT_VALUE 1111000011110000110011001100110000000000111111111010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n6896__ A[1]=$abc$393652$new_new_n6891__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li07_li07
.param INIT_VALUE 00110101
.subckt LUT3 A[0]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[1]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[2] Y=$abc$232256$li16_li16
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$232256$li16_li16 A[1]=u_eth_dut.u_mac_txfifo.grey_rd_ptr[0] Y=$abc$232256$li09_li09
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$232256$li17_li17
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$232256$li16_li16 A[1]=$abc$232256$li17_li17 Y=$abc$232256$li10_li10
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.rd_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$232256$li18_li18
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$232256$li17_li17 A[1]=$abc$232256$li18_li18 Y=$abc$232256$li11_li11
.param INIT_VALUE 0110
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.rd_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[4] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.grey_rd_ptr[5] Y=$abc$232256$li13_li13
.param INIT_VALUE 0111111111111111111111111111111110000000000000000000000000000000
.subckt LUT2 A[0]=$abc$232256$li18_li18 A[1]=$abc$232256$li13_li13 Y=$abc$232256$li12_li12
.param INIT_VALUE 0110
.subckt LUT2 A[0]=$abc$393652$new_new_n5364__ A[1]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 Y=$abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184
.param INIT_VALUE 1110
.subckt LUT2 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[3] Y=$abc$393652$new_new_n6907__
.param INIT_VALUE 0001
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[3]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[3] Y=$abc$393652$new_new_n6908__
.param INIT_VALUE 00000000000000000000111111011111
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[1]=$abc$393652$new_new_n6908__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[3]=$abc$393652$new_new_n6907__ A[4]=u_8051_core.oc8051_alu_src_sel1.op1[6] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[0] Y=$abc$393652$new_new_n6909__
.param INIT_VALUE 1101111100100000000000110000001101010101110111110101000011111100
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[1]=$abc$393652$new_new_n6907__ A[2]=u_8051_core.oc8051_alu_src_sel1.op1[7] A[3]=$abc$393652$new_new_n6909__ A[4]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[6] Y=$abc$393652$new_new_n6910__
.param INIT_VALUE 1011100010110011001100111111000000001011101110110111111100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[3]=u_8051_core.oc8051_alu_src_sel1.op1[3] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[7] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[6] Y=$abc$393652$new_new_n6911__
.param INIT_VALUE 1111001110100010111111110011111111111111000011001111111111111010
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[2]=$abc$393652$new_new_n6910__ A[3]=u_8051_core.oc8051_alu_src_sel1.op1[3] A[4]=$abc$393652$new_new_n6911__ Y=$abc$393652$new_new_n6912__
.param INIT_VALUE 11110000101100000000000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n6912__ A[2]=u_8051_core.oc8051_memory_interface1.op_pos[0] Y=$abc$232464$li0_li0
.param INIT_VALUE 00010100
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[3]=u_8051_core.oc8051_alu_src_sel1.op1[3] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[7] Y=$abc$393652$new_new_n6914__
.param INIT_VALUE 0000000001010101000000001101111111111100111111000000110000001100
.subckt LUT6 A[0]=$abc$393652$new_new_n6907__ A[1]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[2]=$abc$393652$new_new_n6914__ A[3]=u_8051_core.oc8051_alu_src_sel1.op1[6] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[7] Y=$abc$393652$new_new_n6915__
.param INIT_VALUE 1111111111110011111100111111111111111111111101011111111101011111
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[7] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[3]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[4]=$abc$393652$new_new_n6907__ Y=$abc$393652$new_new_n6916__
.param INIT_VALUE 11111111111110000111011101110111
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[3] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[7] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[3]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[5] Y=$abc$393652$new_new_n6917__
.param INIT_VALUE 1111111011111111111011111111111111111011111111110001000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6916__ A[1]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[2]=$abc$393652$new_new_n6917__ A[3]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[6] Y=$abc$393652$new_new_n6918__
.param INIT_VALUE 1111000011111111110011111100001110101010111111001010101011111111
.subckt LUT3 A[0]=$abc$393652$new_new_n6907__ A[1]=$abc$393652$new_new_n6915__ A[2]=$abc$393652$new_new_n6918__ Y=$abc$393652$new_new_n6919__
.param INIT_VALUE 11010000
.subckt LUT5 A[0]=$abc$393652$new_new_n6912__ A[1]=$abc$393652$new_new_n6919__ A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[3]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[1] Y=$abc$232464$li1_li1
.param INIT_VALUE 00000011000010000000110000000111
.subckt LUT6 A[0]=$abc$393652$new_new_n6912__ A[1]=$abc$393652$new_new_n5364__ A[2]=$abc$393652$new_new_n6919__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[5]=u_8051_core.oc8051_memory_interface1.op_pos[2] Y=$abc$393652$new_new_n6921__
.param INIT_VALUE 1111111111000011110111111100110011001100111100001010000011111111
.subckt LUT2 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n6921__ Y=$abc$232464$li2_li2
.param INIT_VALUE 1011
.subckt LUT2 A[0]=$abc$393652$new_new_n5001__ A[1]=u_uart_core.u_rxfsm.rxstate[2] Y=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935
.param INIT_VALUE 1000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22909.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[5] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[6] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[7] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[8] A[5]=$auto$alumacc.cc:485:replace_alu$22909.Y[9] Y=$abc$393652$new_new_n6924__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22909.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[16] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[17] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[20] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[21] A[5]=$auto$alumacc.cc:485:replace_alu$22909.C[32] Y=$abc$393652$new_new_n6925__
.param INIT_VALUE 1111111111111111111111111111111001111111111111111111111111111111
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22909.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[14] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[15] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[18] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[19] Y=$abc$393652$new_new_n6926__
.param INIT_VALUE 01111111111111111111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n6926__ A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[19] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[22] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[23] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[26] A[5]=$auto$alumacc.cc:485:replace_alu$22909.Y[27] Y=$abc$393652$new_new_n6927__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22909.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[10] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[11] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[12] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[13] Y=$abc$393652$new_new_n6928__
.param INIT_VALUE 01111111111111111111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n6928__ A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[13] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[24] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[25] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[28] A[5]=$auto$alumacc.cc:485:replace_alu$22909.Y[29] Y=$abc$393652$new_new_n6929__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT4 A[0]=$abc$393652$new_new_n6924__ A[1]=$abc$393652$new_new_n6925__ A[2]=$abc$393652$new_new_n6927__ A[3]=$abc$393652$new_new_n6929__ Y=$abc$393652$new_new_n6930__
.param INIT_VALUE 0001000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22909.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[5]=$abc$393652$new_new_n6930__ Y=$abc$393652$new_new_n6931__
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT3 A[0]=u_uart_core.u_rxfsm.fifo_data[0] A[1]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[2]=$abc$393652$new_new_n6931__ Y=$abc$232644$li0_li0
.param INIT_VALUE 00111010
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22909.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[0] A[2]=$abc$393652$new_new_n6930__ Y=$abc$393652$new_new_n6933__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=$abc$393652$new_new_n6933__ A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[5]=u_uart_core.u_rxfsm.fifo_data[1] Y=$abc$232644$li1_li1
.param INIT_VALUE 0111111111111111111111111111111101000000000000000000000000000000
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22909.Y[0] A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[19] A[2]=$abc$393652$new_new_n6930__ Y=$abc$393652$new_new_n6935__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=$abc$393652$new_new_n6935__ A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[5]=u_uart_core.u_rxfsm.fifo_data[2] Y=$abc$232644$li2_li2
.param INIT_VALUE 0111111111111111111111111111111101000000000000000000000000000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[2]=$abc$393652$new_new_n6933__ A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[5]=u_uart_core.u_rxfsm.fifo_data[3] Y=$abc$232644$li3_li3
.param INIT_VALUE 1101111111111111111111111111111100010000000000000000000000000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[2]=$abc$393652$new_new_n6935__ A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[5]=u_uart_core.u_rxfsm.fifo_data[4] Y=$abc$232644$li4_li4
.param INIT_VALUE 1101111111111111111111111111111100010000000000000000000000000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[4]=$abc$393652$new_new_n6933__ A[5]=u_uart_core.u_rxfsm.fifo_data[5] Y=$abc$232644$li5_li5
.param INIT_VALUE 1101111111111111111111111111111100010000000000000000000000000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[2]=$abc$393652$new_new_n6935__ A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[4]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[5]=u_uart_core.u_rxfsm.fifo_data[6] Y=$abc$232644$li6_li6
.param INIT_VALUE 1101111111111111111111111111111100010000000000000000000000000000
.subckt LUT6 A[0]=$abc$210450$auto$rtlil.cc:2384:Not$20909 A[1]=$auto$alumacc.cc:485:replace_alu$22909.Y[1] A[2]=$auto$alumacc.cc:485:replace_alu$22909.Y[2] A[3]=$auto$alumacc.cc:485:replace_alu$22909.Y[3] A[4]=$abc$393652$new_new_n6933__ A[5]=u_uart_core.u_rxfsm.fifo_data[7] Y=$abc$232644$li7_li7
.param INIT_VALUE 1111110111111111111111111111111100000001000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.int_ack_t A[1]=$abc$393652$new_new_n5364__ A[2]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 Y=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191
.param INIT_VALUE 11110100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.op_pos[0] A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[0] A[2]=$abc$393652$new_new_n6919__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[1] A[5]=$abc$393652$new_new_n6912__ Y=$abc$393652$new_new_n6943__
.param INIT_VALUE 0000111011100000111000000000111010001000000000000000000010001000
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.op_pos[1] A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[1] A[2]=$abc$393652$new_new_n6912__ A[3]=$abc$393652$new_new_n6919__ Y=$abc$393652$new_new_n6944__
.param INIT_VALUE 1000111011101110
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n6943__ A[2]=$abc$393652$new_new_n6944__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[2] Y=$abc$232786$li02_li02
.param INIT_VALUE 10111110111010110100000100010100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n6943__ A[2]=$abc$393652$new_new_n6944__ A[3]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[3] Y=$abc$232786$li03_li03
.param INIT_VALUE 1011111111111110111111101110101001000000000000010000000100010101
.subckt LUT5 A[0]=$abc$393652$new_new_n6943__ A[1]=$abc$393652$new_new_n6944__ A[2]=u_8051_core.oc8051_memory_interface1.op_pos[2] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[3] Y=$abc$393652$new_new_n6947__
.param INIT_VALUE 01111111111111110000000100010111
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n6947__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[4] Y=$abc$232786$li04_li04
.param INIT_VALUE 1110101100010100
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n6947__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[4] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[5] Y=$abc$232786$li05_li05
.param INIT_VALUE 11101111111110110001000000000100
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n6947__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[4] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[6] Y=$abc$232786$li06_li06
.param INIT_VALUE 1110111111111111111111111111101100010000000000000000000000000100
.subckt LUT4 A[0]=$abc$232786$li06_li06 A[1]=$abc$393652$new_new_n6947__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[7] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[6] Y=$abc$232786$li07_li07
.param INIT_VALUE 1110000101111000
.subckt LUT4 A[0]=u_wb_gmac_rx.wbo_taddr[0] A[1]=u_wb_crossbar.master_busy[0] A[2]=$abc$393652$new_new_n5168__ A[3]=u_wb_crossbar.slave_mx_id[0][0] Y=$abc$393652$new_new_n6952__
.param INIT_VALUE 1110111100000000
.subckt LUT2 A[0]=$iopadmap$ext_reg_tid[2] A[1]=$abc$393652$new_new_n5194__ Y=$abc$393652$new_new_n6953__
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$abc$393652$new_new_n6210__ Y=$abc$393652$new_new_n6954__
.param INIT_VALUE 0001
.subckt LUT4 A[0]=$iopadmap$ext_reg_tid[1] A[1]=$iopadmap$ext_reg_tid[0] A[2]=$abc$393652$new_new_n6953__ A[3]=$abc$393652$new_new_n6954__ Y=$abc$393652$new_new_n6955__
.param INIT_VALUE 0000000011101111
.subckt LUT5 A[0]=u_wb_crossbar.master_busy[1] A[1]=u_wb_gmac_tx.wbo_be[3] A[2]=$abc$393652$new_new_n5171__ A[3]=$abc$393652$new_new_n6952__ A[4]=$abc$393652$new_new_n6955__ Y=$abc$232958$li00_li00
.param INIT_VALUE 11111111000100000000000000000000
.subckt LUT6 A[0]=u_wb_crossbar.master_busy[0] A[1]=u_wb_gmac_rx.wbo_taddr[0] A[2]=$abc$393652$new_new_n5168__ A[3]=u_wb_crossbar.master_busy[1] A[4]=u_wb_gmac_tx.wbo_be[3] A[5]=$abc$393652$new_new_n5171__ Y=$abc$393652$new_new_n6957__
.param INIT_VALUE 1110111111101111111011110000000011101111111011111110111111101111
.subckt LUT6 A[0]=$iopadmap$ext_reg_tid[1] A[1]=$iopadmap$ext_reg_tid[0] A[2]=$abc$393652$new_new_n6953__ A[3]=u_wb_crossbar.slave_mx_id[0][1] A[4]=$abc$393652$new_new_n6957__ A[5]=$abc$393652$new_new_n6954__ Y=$abc$232958$li01_li01
.param INIT_VALUE 0000000000000000000000000000000011111111000100000001000000010000
.subckt LUT6 A[0]=$iopadmap$ext_reg_tid[1] A[1]=$iopadmap$ext_reg_tid[0] A[2]=$abc$393652$new_new_n6953__ A[3]=u_wb_crossbar.slave_mx_id[0][2] A[4]=$abc$393652$new_new_n6957__ A[5]=$abc$393652$new_new_n6954__ Y=$abc$232958$li02_li02
.param INIT_VALUE 1111111111111111111111111111111111101111000000000000000000000000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[3] A[1]=$abc$393652$new_new_n6194__ Y=$abc$393652$new_new_n6960__
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_wb_crossbar.master_busy[1] A[1]=$abc$393652$new_new_n5171__ A[2]=u_wb_gmac_tx.wbo_be[3] Y=$abc$393652$new_new_n6961__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_wb_crossbar.master_busy[0] A[1]=u_wb_gmac_rx.wbo_taddr[0] A[2]=$abc$393652$new_new_n5168__ A[3]=u_wb_crossbar.slave_mx_id[1][0] A[4]=$abc$393652$new_new_n6961__ Y=$abc$393652$new_new_n6962__
.param INIT_VALUE 00000000000000000100000011111111
.subckt LUT6 A[0]=$iopadmap$ext_reg_tid[0] A[1]=$iopadmap$ext_reg_tid[1] A[2]=$abc$393652$new_new_n6953__ A[3]=$abc$393652$new_new_n6960__ A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[15] A[5]=$abc$393652$new_new_n6962__ Y=$abc$232958$li03_li03
.param INIT_VALUE 0000000000000000111111110000000011011111110111111111111111011111
.subckt LUT5 A[0]=$iopadmap$ext_reg_tid[1] A[1]=$iopadmap$ext_reg_tid[0] A[2]=$abc$393652$new_new_n6953__ A[3]=$abc$393652$new_new_n6960__ A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[15] Y=$abc$393652$new_new_n6964__
.param INIT_VALUE 10111111101111110000000010111111
.subckt LUT6 A[0]=u_wb_crossbar.master_busy[0] A[1]=u_wb_gmac_rx.wbo_taddr[0] A[2]=$abc$393652$new_new_n5168__ A[3]=u_wb_crossbar.slave_mx_id[1][1] A[4]=$abc$393652$new_new_n6961__ A[5]=$abc$393652$new_new_n6964__ Y=$abc$232958$li04_li04
.param INIT_VALUE 0000000000000000101111110000000011111111111111111111111111111111
.subckt LUT6 A[0]=u_wb_crossbar.master_busy[0] A[1]=u_wb_gmac_rx.wbo_taddr[0] A[2]=$abc$393652$new_new_n5168__ A[3]=$abc$393652$new_new_n6961__ A[4]=u_wb_crossbar.slave_mx_id[1][2] A[5]=$abc$393652$new_new_n6964__ Y=$abc$232958$li05_li05
.param INIT_VALUE 0000000010111111000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[12] A[1]=u_wb_crossbar.wbd_taddr_master[13] A[2]=$abc$393652$new_new_n6960__ Y=$abc$393652$new_new_n6967__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=$iopadmap$ext_reg_tid[0] A[1]=$iopadmap$ext_reg_tid[1] A[2]=$abc$393652$new_new_n6953__ A[3]=u_wb_crossbar.slave_mx_id[2][0] A[4]=$abc$393652$new_new_n6967__ Y=$abc$232958$li06_li06
.param INIT_VALUE 11111111111111111011111100000000
.subckt LUT5 A[0]=$iopadmap$ext_reg_tid[0] A[1]=$iopadmap$ext_reg_tid[1] A[2]=$abc$393652$new_new_n6953__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=$abc$393652$new_new_n6967__ Y=$abc$232958$li07_li07
.param INIT_VALUE 11111111111111111111111101000000
.subckt LUT3 A[0]=$abc$393652$new_new_n6960__ A[1]=u_wb_crossbar.wbd_taddr_master[13] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[12] Y=$abc$393652$new_new_n6970__
.param INIT_VALUE 10000000
.subckt LUT5 A[0]=$iopadmap$ext_reg_tid[0] A[1]=$abc$393652$new_new_n6953__ A[2]=$iopadmap$ext_reg_tid[1] A[3]=u_wb_crossbar.slave_mx_id[3][0] A[4]=$abc$393652$new_new_n6970__ Y=$abc$232958$li08_li08
.param INIT_VALUE 11111111111111110111111100000000
.subckt LUT5 A[0]=$iopadmap$ext_reg_tid[0] A[1]=$abc$393652$new_new_n6953__ A[2]=$iopadmap$ext_reg_tid[1] A[3]=u_wb_crossbar.slave_mx_id[3][1] A[4]=$abc$393652$new_new_n6970__ Y=$abc$232958$li09_li09
.param INIT_VALUE 11111111111111111111111110000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6960__ A[1]=u_wb_crossbar.wbd_taddr_master[14] Y=$abc$393652$new_new_n6973__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=$iopadmap$ext_reg_tid[1] A[1]=$iopadmap$ext_reg_tid[0] A[2]=$abc$393652$new_new_n5194__ A[3]=$iopadmap$ext_reg_tid[2] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=$abc$393652$new_new_n6973__ Y=$abc$232958$li10_li10
.param INIT_VALUE 1111111111111111111111111111111111101111111111110000000000000000
.subckt LUT6 A[0]=$iopadmap$ext_reg_tid[1] A[1]=$iopadmap$ext_reg_tid[0] A[2]=$iopadmap$ext_reg_tid[2] A[3]=$abc$393652$new_new_n5194__ A[4]=u_wb_crossbar.slave_mx_id[4][1] A[5]=$abc$393652$new_new_n6973__ Y=$abc$232958$li11_li11
.param INIT_VALUE 1111111111111111111111111111111111111111111111110001000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4968__ A[2]=$abc$393652$new_new_n5286__ A[3]=$abc$393652$new_new_n4976__ A[4]=$abc$393652$new_new_n5142__ Y=$abc$393652$new_new_n6976__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6976__ A[1]=$abc$393652$new_new_n5544__ Y=$abc$393652$new_new_n6977__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tr0 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tr1 A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] A[5]=u_8051_core.oc8051_sfr1.pres_ow Y=$abc$393652$new_new_n6978__
.param INIT_VALUE 1111000000000000010001000100010000000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6976__ A[1]=$abc$393652$new_new_n5355__ Y=$abc$393652$new_new_n6979__
.param INIT_VALUE 1000
.subckt LUT3 A[0]=$abc$393652$new_new_n6978__ A[1]=$abc$393652$new_new_n6977__ A[2]=$abc$393652$new_new_n6979__ Y=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878
.param INIT_VALUE 00001110
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[4] Y=$abc$393652$new_new_n6981__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[5]=$abc$393652$new_new_n6981__ Y=$abc$393652$new_new_n6982__
.param INIT_VALUE 0000000001111111000000000000000000000000111111111111111111111111
.subckt LUT4 A[0]=u_8051_core.oc8051_alu1.des1[0] A[1]=$abc$393652$new_new_n6982__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] A[3]=$abc$393652$new_new_n6977__ Y=$abc$233105$li0_li0
.param INIT_VALUE 1010101011000011
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[1] A[1]=$abc$393652$new_new_n6982__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1] A[4]=$abc$393652$new_new_n6977__ Y=$abc$233105$li1_li1
.param INIT_VALUE 10101010101010101100111100110000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[2] A[1]=$abc$393652$new_new_n6982__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[2] A[5]=$abc$393652$new_new_n6977__ Y=$abc$233105$li2_li2
.param INIT_VALUE 1010101010101010101010101010101011001111111111110011000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n6982__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1] Y=$abc$393652$new_new_n6986__
.param INIT_VALUE 0100000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_alu1.des1[3] A[1]=$abc$393652$new_new_n6986__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[3] A[3]=$abc$393652$new_new_n6977__ Y=$abc$233105$li3_li3
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[4] A[1]=$abc$393652$new_new_n6986__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[3] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[4] A[4]=$abc$393652$new_new_n6977__ Y=$abc$233105$li4_li4
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[5] A[1]=$abc$393652$new_new_n6986__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[3] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[4] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[5] A[5]=$abc$393652$new_new_n6977__ Y=$abc$233105$li5_li5
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[5] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[4] A[5]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1] Y=$abc$393652$new_new_n6990__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[6] A[1]=$abc$393652$new_new_n6982__ A[2]=$abc$393652$new_new_n6990__ A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[6] A[4]=$abc$393652$new_new_n6977__ Y=$abc$233105$li6_li6
.param INIT_VALUE 10101010101010101100111100110000
.subckt LUT2 A[0]=$abc$393652$new_new_n6990__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[6] Y=$abc$393652$new_new_n6992__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[7] A[1]=$abc$393652$new_new_n6982__ A[2]=$abc$393652$new_new_n6992__ A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[7] A[4]=$abc$393652$new_new_n6977__ Y=$abc$233105$li7_li7
.param INIT_VALUE 10101010101010101100111100110000
.subckt LUT2 A[0]=u_wb_gmac_tx.state[6] A[1]=u_wb_gmac_tx.state[4] Y=$abc$233441$li0_li0
.param INIT_VALUE 0001
.subckt LUT6 A[0]=$abc$204592$auto$rtlil.cc:2574:NotGate$201598 A[1]=$abc$393652$new_new_n4841__ A[2]=$abc$393652$new_new_n4932__ A[3]=u_wb_gmac_tx.state[2] A[4]=$abc$393652$new_new_n6235__ A[5]=$abc$233441$li0_li0 Y=$abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624
.param INIT_VALUE 0000000000000000110011000101010100000000000000001100000011110000
.subckt LUT3 A[0]=u_wb_crossbar.master_busy[1] A[1]=u_wb_gmac_tx.wbo_cyc A[2]=$abc$393652$new_new_n5171__ Y=$abc$204592$flatten\u_wb_crossbar.$0\master_busy[4:0][1]
.param INIT_VALUE 11111000
.subckt LUT5 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[1] A[2]=u_8051_core.oc8051_decoder1.mem_act[3] A[3]=u_8051_core.oc8051_decoder1.mem_act[5] A[4]=u_8051_core.oc8051_memory_interface1.dack_i Y=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165
.param INIT_VALUE 00000000000000001111111111111110
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] Y=$abc$233534$li0_li0
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] Y=$abc$233534$li1_li1
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] Y=$abc$233534$li2_li2
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] Y=$abc$233534$li3_li3
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] Y=$abc$233534$li4_li4
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] Y=$abc$233534$li5_li5
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] Y=$abc$233534$li6_li6
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] Y=$abc$233534$li7_li7
.param INIT_VALUE 11100000
.subckt LUT2 A[0]=$abc$393652$new_new_n6976__ A[1]=$abc$393652$new_new_n5542__ Y=$abc$393652$new_new_n7006__
.param INIT_VALUE 1000
.subckt LUT2 A[0]=$abc$393652$new_new_n6976__ A[1]=$abc$393652$new_new_n5546__ Y=$abc$393652$new_new_n7007__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[5] A[1]=$abc$393652$new_new_n7006__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.tr1 A[4]=u_8051_core.oc8051_sfr1.pres_ow A[5]=$abc$393652$new_new_n7007__ Y=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941
.param INIT_VALUE 1111111111111111111111111111111100000001000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[4] Y=$abc$393652$new_new_n7009__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[4] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[5] A[5]=$abc$393652$new_new_n7009__ Y=$abc$393652$new_new_n7010__
.param INIT_VALUE 1111111111111111100000001111111100000000000000000000000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_alu1.des1[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[0] A[2]=$abc$393652$new_new_n7010__ A[3]=$abc$393652$new_new_n7007__ Y=$abc$233656$li0_li0
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[0] A[2]=$abc$393652$new_new_n7010__ A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[1] A[4]=$abc$393652$new_new_n7007__ Y=$abc$233656$li1_li1
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[0] A[3]=$abc$393652$new_new_n7010__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[2] A[5]=$abc$393652$new_new_n7007__ Y=$abc$233656$li2_li2
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[0] A[3]=$abc$393652$new_new_n7010__ Y=$abc$393652$new_new_n7014__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_alu1.des1[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[3] A[2]=$abc$393652$new_new_n7014__ A[3]=$abc$393652$new_new_n7007__ Y=$abc$233656$li3_li3
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[3] A[2]=$abc$393652$new_new_n7014__ A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[4] A[4]=$abc$393652$new_new_n7007__ Y=$abc$233656$li4_li4
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[4] A[2]=$abc$393652$new_new_n7014__ Y=$abc$393652$new_new_n7017__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_8051_core.oc8051_alu1.des1[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5] A[2]=$abc$393652$new_new_n7017__ A[3]=$abc$393652$new_new_n7007__ Y=$abc$233656$li5_li5
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des1[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5] A[2]=$abc$393652$new_new_n7017__ A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[6] A[4]=$abc$393652$new_new_n7007__ Y=$abc$233656$li6_li6
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5] A[3]=$abc$393652$new_new_n7017__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[7] A[5]=$abc$393652$new_new_n7007__ Y=$abc$233656$li7_li7
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4958__ A[2]=$abc$393652$new_new_n4964__ A[3]=$abc$393652$new_new_n4961__ A[4]=$abc$393652$new_new_n4977__ Y=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129
.param INIT_VALUE 11100000000000000000000000000000
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[19] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[5]=$auto$alumacc.cc:485:replace_alu$22651.Y[3] Y=$abc$393652$new_new_n7022__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[16] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[17] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[20] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[21] A[5]=$auto$alumacc.cc:485:replace_alu$22651.C[32] Y=$abc$393652$new_new_n7023__
.param INIT_VALUE 1111111111111111111111111111111001111111111111111111111111111111
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[5] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[6] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[7] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[8] A[5]=$auto$alumacc.cc:485:replace_alu$22651.Y[9] Y=$abc$393652$new_new_n7024__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[10] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[11] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[12] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[13] Y=$abc$393652$new_new_n7025__
.param INIT_VALUE 10000000000000001111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n7025__ A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[13] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[24] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[25] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[28] A[5]=$auto$alumacc.cc:485:replace_alu$22651.Y[29] Y=$abc$393652$new_new_n7026__
.param INIT_VALUE 0111111111111111111111111111111111111111111111111111111111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n7026__ A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[22] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[23] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[26] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[27] A[5]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] Y=$abc$393652$new_new_n7027__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000001
.subckt LUT3 A[0]=$abc$393652$new_new_n7023__ A[1]=$abc$393652$new_new_n7024__ A[2]=$abc$393652$new_new_n7027__ Y=$abc$393652$new_new_n7028__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[14] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[15] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[18] A[3]=$abc$393652$new_new_n7022__ A[4]=$abc$393652$new_new_n7028__ Y=$abc$393652$new_new_n7029__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[0] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7029__ Y=$abc$233772$li0_li0
.param INIT_VALUE 11001010
.subckt LUT6 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[14] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[15] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[18] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[19] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[3] A[5]=$abc$393652$new_new_n7028__ Y=$abc$393652$new_new_n7031__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[4]=$abc$393652$new_new_n7031__ Y=$abc$393652$new_new_n7032__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[1] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7032__ Y=$abc$233772$li1_li1
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[4]=$abc$393652$new_new_n7031__ Y=$abc$393652$new_new_n7034__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[2] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7034__ Y=$abc$233772$li2_li2
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[4]=$abc$393652$new_new_n7031__ Y=$abc$393652$new_new_n7036__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[3] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7036__ Y=$abc$233772$li3_li3
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[4]=$abc$393652$new_new_n7031__ Y=$abc$393652$new_new_n7038__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[4] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7038__ Y=$abc$233772$li4_li4
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[4]=$abc$393652$new_new_n7031__ Y=$abc$393652$new_new_n7040__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[5] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7040__ Y=$abc$233772$li5_li5
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[2]=$abc$393652$new_new_n7031__ A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[4]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] Y=$abc$393652$new_new_n7042__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[6] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7042__ Y=$abc$233772$li6_li6
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$auto$alumacc.cc:485:replace_alu$22651.Y[1] A[1]=$auto$alumacc.cc:485:replace_alu$22651.Y[2] A[2]=$auto$alumacc.cc:485:replace_alu$22651.Y[4] A[3]=$auto$alumacc.cc:485:replace_alu$22651.Y[0] A[4]=$abc$393652$new_new_n7031__ Y=$abc$393652$new_new_n7044__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[7] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7044__ Y=$abc$233772$li7_li7
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[1] A[2]=u_uart_core.u_rxfifo.rd_ptr[2] Y=$abc$233977$li6_li6
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$233977$li6_li6 A[1]=u_uart_core.u_rxfifo.grey_rd_ptr[0] Y=$abc$233977$li1_li1
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[2] A[2]=u_uart_core.u_rxfifo.rd_ptr[1] A[3]=u_uart_core.u_rxfifo.rd_ptr[3] Y=$abc$233977$li7_li7
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$233977$li6_li6 A[1]=$abc$233977$li7_li7 Y=$abc$233977$li2_li2
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[2] A[2]=u_uart_core.u_rxfifo.rd_ptr[3] A[3]=u_uart_core.u_rxfifo.rd_ptr[1] A[4]=u_uart_core.u_rxfifo.grey_rd_ptr[4] Y=$abc$233977$li8_li8
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$233977$li7_li7 A[1]=$abc$233977$li8_li8 Y=$abc$233977$li3_li3
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[1]=$abc$393652$new_new_n5348__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld Y=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224
.param INIT_VALUE 10111111
.subckt LUT3 A[0]=$abc$393652$new_new_n5260__ A[1]=$abc$393652$new_new_n5336__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] Y=$abc$393652$new_new_n7053__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5261__ A[1]=$abc$393652$new_new_n5341__ A[2]=$abc$393652$new_new_n5339__ A[3]=$abc$393652$new_new_n7053__ Y=$abc$393652$new_new_n7054__
.param INIT_VALUE 0000000000000001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[1]=$abc$393652$new_new_n5256__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] Y=$abc$393652$new_new_n7055__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] A[1]=u_eth_dut.u_mac_rxfifo.full_q A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[4]=$abc$393652$new_new_n5260__ Y=$abc$393652$new_new_n7056__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7055__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[2]=$abc$393652$new_new_n5337__ A[3]=$abc$393652$new_new_n7056__ A[4]=$abc$393652$new_new_n5336__ A[5]=$abc$393652$new_new_n7054__ Y=$abc$234087$li0_li0
.param INIT_VALUE 1111111100010000000100000001000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5256__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] Y=$abc$393652$new_new_n7058__
.param INIT_VALUE 0001010000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[1]=$abc$393652$new_new_n7058__ A[2]=$abc$393652$new_new_n5338__ A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] Y=$abc$393652$new_new_n7059__
.param INIT_VALUE 0001000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5337__ A[1]=$abc$393652$new_new_n7055__ A[2]=$abc$393652$new_new_n7059__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[4]=$abc$393652$new_new_n7054__ Y=$abc$234087$li1_li1
.param INIT_VALUE 00000000111110000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7058__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] A[5]=$abc$393652$new_new_n5338__ Y=$abc$234087$li2_li2
.param INIT_VALUE 0000000000001010000000110000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[2]=$abc$393652$new_new_n5338__ A[3]=$abc$393652$new_new_n5339__ A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[5]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld Y=$abc$234087$li3_li3
.param INIT_VALUE 0100000001000000010000000100000000000000000000001111111100000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[2] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[3] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[3] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[2] Y=$abc$393652$new_new_n7063__
.param INIT_VALUE 1000011111111111111111111000011111111000011111110111111111111000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[3] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[1] Y=$abc$393652$new_new_n7064__
.param INIT_VALUE 1000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[15] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[1] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[1] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[0] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld Y=$abc$393652$new_new_n7065__
.param INIT_VALUE 0001000000000001000001000100000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7064__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[4] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[4] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[5] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[5] A[5]=$abc$393652$new_new_n7065__ Y=$abc$393652$new_new_n7066__
.param INIT_VALUE 0110000100001000000010000110000100000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[13] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[11] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[9] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[6] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[7] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[14] Y=$abc$393652$new_new_n7067__
.param INIT_VALUE 0000000000000000000000000000000000000000000000000000000000000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[12] A[1]=$abc$393652$new_new_n7067__ A[2]=$abc$393652$new_new_n5249__ Y=$abc$393652$new_new_n7068__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7063__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[10] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[8] A[3]=$abc$393652$new_new_n7066__ A[4]=$abc$393652$new_new_n7068__ Y=$abc$393652$new_new_n7069__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7069__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[2]=$abc$393652$new_new_n5341__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[4]=$abc$393652$new_new_n5339__ Y=$abc$234087$li4_li4
.param INIT_VALUE 11111111000100000001000000010000
.subckt LUT4 A[0]=$abc$393652$new_new_n5341__ A[1]=$abc$393652$new_new_n7069__ A[2]=$abc$393652$new_new_n5348__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv Y=$abc$234087$li5_li5
.param INIT_VALUE 0000000011111000
.subckt LUT5 A[0]=$abc$393652$new_new_n5338__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] A[3]=$abc$393652$new_new_n5337__ A[4]=$abc$393652$new_new_n7054__ Y=$abc$393652$new_new_n7072__
.param INIT_VALUE 00000000110101110000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5319__ A[1]=$abc$393652$new_new_n5318__ A[2]=$abc$393652$new_new_n5258__ A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] Y=$abc$393652$new_new_n7073__
.param INIT_VALUE 0000000000000000000000001011000010110000101100001011000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5259__ A[1]=$abc$393652$new_new_n7073__ A[2]=$abc$393652$new_new_n5261__ Y=$abc$393652$new_new_n7074__
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=$abc$393652$new_new_n7072__ A[1]=$abc$393652$new_new_n5345__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[3]=$abc$393652$new_new_n7053__ A[4]=$abc$393652$new_new_n5261__ A[5]=$abc$393652$new_new_n7074__ Y=$abc$234087$li7_li7
.param INIT_VALUE 0000000000000000000000000000000011111111111111111111111100010000
.subckt LUT2 A[0]=$abc$393652$new_new_n5348__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv Y=$abc$234087$li8_li8
.param INIT_VALUE 1000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[0] A[1]=$iopadmap$ext_reg_wdata[0] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5027__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5130__ A[3]=$abc$393652$new_new_n5022__ A[4]=$abc$393652$new_new_n5029__ Y=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in A[2]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li00_li00
.param INIT_VALUE 11000101
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[1] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li01_li01
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[2] A[1]=$iopadmap$ext_reg_wdata[2] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[2] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li02_li02
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[1] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[3] A[5]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li03_li03
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[3] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[1] Y=$abc$393652$new_new_n7084__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7084__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[4] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li04_li04
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7084__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[5] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li05_li05
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7084__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[5] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[4] Y=$abc$393652$new_new_n7087__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7087__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[6] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li06_li06
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7087__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[6] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[7] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li07_li07
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[8] A[1]=$iopadmap$ext_reg_wdata[8] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7087__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[6] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[7] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[8] A[5]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li08_li08
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[9] A[1]=$iopadmap$ext_reg_wdata[9] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7087__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[6] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[8] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[7] Y=$abc$393652$new_new_n7093__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7093__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[9] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li09_li09
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[10] A[1]=$iopadmap$ext_reg_wdata[10] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7093__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[9] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[10] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li10_li10
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[11] A[1]=$iopadmap$ext_reg_wdata[11] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7093__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[10] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[9] Y=$abc$393652$new_new_n7098__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7098__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[11] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li11_li11
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[12] A[1]=$iopadmap$ext_reg_wdata[12] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7098__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[11] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[12] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li12_li12
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[13] A[1]=$iopadmap$ext_reg_wdata[13] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7098__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[12] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[11] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[13] A[5]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li13_li13
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[14] A[1]=$iopadmap$ext_reg_wdata[14] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7098__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[13] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[12] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[11] Y=$abc$393652$new_new_n7105__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7105__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[14] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li14_li14
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[15] A[1]=$iopadmap$ext_reg_wdata[15] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7105__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[14] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr[15] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234190$li15_li15
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT2 A[0]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y A[1]=u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req Y=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435
.param INIT_VALUE 1110
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[16] A[1]=$iopadmap$ext_reg_wdata[16] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_in A[2]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li00_li00
.param INIT_VALUE 11000101
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[17] A[1]=$iopadmap$ext_reg_wdata[17] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[1] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li01_li01
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[18] A[1]=$iopadmap$ext_reg_wdata[18] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[2] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li02_li02
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[19] A[1]=$iopadmap$ext_reg_wdata[19] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[1] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[3] A[5]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li03_li03
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[20] A[1]=$iopadmap$ext_reg_wdata[20] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[3] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[1] Y=$abc$393652$new_new_n7119__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7119__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[4] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li04_li04
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[21] A[1]=$iopadmap$ext_reg_wdata[21] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7119__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[5] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li05_li05
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7119__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[5] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[4] Y=$abc$393652$new_new_n7123__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7123__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[6] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li06_li06
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7123__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[6] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[7] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li07_li07
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[24] A[1]=$iopadmap$ext_reg_wdata[24] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7123__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[6] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[7] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[8] A[5]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li08_li08
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[25] A[1]=$iopadmap$ext_reg_wdata[25] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7123__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[6] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[8] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[7] Y=$abc$393652$new_new_n7129__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7129__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[9] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li09_li09
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[26] A[1]=$iopadmap$ext_reg_wdata[26] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7129__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[9] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[10] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li10_li10
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[27] A[1]=$iopadmap$ext_reg_wdata[27] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7129__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[10] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[9] Y=$abc$393652$new_new_n7134__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7134__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[11] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li11_li11
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[28] A[1]=$iopadmap$ext_reg_wdata[28] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7134__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[11] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[12] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li12_li12
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[29] A[1]=$iopadmap$ext_reg_wdata[29] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7134__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[12] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[11] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[13] A[5]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li13_li13
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[30] A[1]=$iopadmap$ext_reg_wdata[30] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7134__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[13] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[12] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[11] Y=$abc$393652$new_new_n7141__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7141__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[14] A[3]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li14_li14
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[31] A[1]=$iopadmap$ext_reg_wdata[31] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=u_wb_crossbar.slave_busy[4] Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7141__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[14] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr[15] A[4]=$abc$393652$techmap$techmap390851$abc$234190$auto$blifparse.cc:362:parse_blif$234193.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$234300$li15_li15
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391
.param INIT_VALUE 1111111100000111
.subckt LUT4 A[0]=$abc$393652$new_new_n5481__ A[1]=$abc$393652$new_new_n5834__ A[2]=$abc$393652$new_new_n5836__ A[3]=$abc$393652$new_new_n5857__ Y=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194
.param INIT_VALUE 1110111111111111
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[0] A[1]=u_8051_core.oc8051_alu_src_sel1.op3[0] A[2]=u_8051_core.oc8051_memory_interface1.pc[0] A[3]=$abc$393652$new_new_n5834__ A[4]=u_8051_core.oc8051_memory_interface1.pc[1] Y=$abc$393652$new_new_n7147__
.param INIT_VALUE 01011111001111111010000011000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc[1] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[1] A[2]=u_8051_core.oc8051_alu_src_sel1.op3[1] A[3]=$abc$393652$new_new_n5834__ A[4]=u_8051_core.oc8051_memory_interface1.pc[2] A[5]=$abc$393652$new_new_n7147__ Y=$abc$393652$new_new_n7148__
.param INIT_VALUE 0011001100001111110011001111000001010101010101011010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n5481__ A[1]=u_8051_core.oc8051_alu_src_sel1.op3[2] A[2]=$abc$393652$new_new_n7148__ A[3]=$abc$393652$new_new_n5834__ A[4]=u_8051_core.oc8051_alu_src_sel1.op2[2] A[5]=$abc$393652$new_new_n5836__ Y=$abc$393652$new_new_n7149__
.param INIT_VALUE 1010000010000010010111111101011100000000001100111111111100110011
.subckt LUT4 A[0]=$abc$393652$new_new_n7149__ A[1]=$abc$393652$new_new_n5939__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[3]=$abc$393652$new_new_n5857__ Y=$abc$234501$li0_li0
.param INIT_VALUE 0101010111000011
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op3[2] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[2] A[2]=u_8051_core.oc8051_memory_interface1.pc[2] A[3]=$abc$393652$new_new_n5834__ A[4]=$abc$393652$new_new_n7148__ Y=$abc$393652$new_new_n7151__
.param INIT_VALUE 11001100101010101111000011110000
.subckt LUT3 A[0]=$abc$393652$new_new_n5834__ A[1]=u_8051_core.oc8051_alu_src_sel1.op2[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op3[3] Y=$abc$393652$new_new_n7152__
.param INIT_VALUE 00010100
.subckt LUT6 A[0]=$abc$393652$new_new_n5481__ A[1]=$abc$393652$new_new_n5836__ A[2]=$abc$393652$new_new_n7151__ A[3]=u_8051_core.oc8051_memory_interface1.pc[3] A[4]=$abc$393652$new_new_n7152__ A[5]=u_8051_core.oc8051_alu_src_sel1.op2[3] Y=$abc$393652$new_new_n7153__
.param INIT_VALUE 1011001100111011000010001000000001001100110001001111011101111111
.subckt LUT5 A[0]=$abc$393652$new_new_n7153__ A[1]=$abc$393652$new_new_n5939__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[4]=$abc$393652$new_new_n5857__ Y=$abc$234501$li1_li1
.param INIT_VALUE 01010101010101011100111100110000
.subckt LUT4 A[0]=$abc$393652$new_new_n7151__ A[1]=u_8051_core.oc8051_memory_interface1.pc[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op2[3] A[3]=$abc$393652$new_new_n7152__ Y=$abc$393652$new_new_n7155__
.param INIT_VALUE 1000111011101000
.subckt LUT3 A[0]=$abc$393652$new_new_n5834__ A[1]=u_8051_core.oc8051_alu_src_sel1.op2[4] A[2]=u_8051_core.oc8051_alu_src_sel1.op3[4] Y=$abc$393652$new_new_n7156__
.param INIT_VALUE 00010100
.subckt LUT6 A[0]=$abc$393652$new_new_n5481__ A[1]=$abc$393652$new_new_n5836__ A[2]=$abc$393652$new_new_n7155__ A[3]=u_8051_core.oc8051_memory_interface1.pc[4] A[4]=$abc$393652$new_new_n7156__ A[5]=u_8051_core.oc8051_alu_src_sel1.op2[4] Y=$abc$393652$new_new_n7157__
.param INIT_VALUE 1011001100111011000010001000000001001100110001001111011101111111
.subckt LUT6 A[0]=$abc$393652$new_new_n7157__ A[1]=$abc$393652$new_new_n5939__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[2] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[4] A[5]=$abc$393652$new_new_n5857__ Y=$abc$234501$li2_li2
.param INIT_VALUE 0101010101010101010101010101010111001111111111110011000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5398__ A[1]=$abc$393652$new_new_n5391__ A[2]=$abc$393652$new_new_n5407__ A[3]=$abc$393652$new_new_n5408__ Y=$abc$393652$new_new_n7159__
.param INIT_VALUE 0001000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7155__ A[1]=u_8051_core.oc8051_memory_interface1.pc[4] A[2]=$abc$393652$new_new_n7156__ A[3]=u_8051_core.oc8051_alu_src_sel1.op2[4] Y=$abc$393652$new_new_n7160__
.param INIT_VALUE 0111000100010111
.subckt LUT2 A[0]=$abc$393652$new_new_n7160__ A[1]=u_8051_core.oc8051_memory_interface1.pc[5] Y=$abc$393652$new_new_n7161__
.param INIT_VALUE 1001
.subckt LUT2 A[0]=$abc$393652$new_new_n5836__ A[1]=$abc$393652$new_new_n5481__ Y=$abc$393652$new_new_n7162__
.param INIT_VALUE 1000
.subckt LUT6 A[0]=$abc$393652$new_new_n7159__ A[1]=u_8051_core.oc8051_alu_src_sel1.op2[5] A[2]=u_8051_core.oc8051_alu_src_sel1.op3[5] A[3]=$abc$393652$new_new_n5834__ A[4]=$abc$393652$new_new_n7161__ A[5]=$abc$393652$new_new_n7162__ Y=$abc$393652$new_new_n7163__
.param INIT_VALUE 1100110011110000001100110000111100011011000110110001101100011011
.subckt LUT4 A[0]=$abc$393652$new_new_n7163__ A[1]=$abc$393652$new_new_n5949__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[3]=$abc$393652$new_new_n5857__ Y=$abc$234501$li3_li3
.param INIT_VALUE 0101010100111100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[5] A[1]=u_8051_core.oc8051_alu_src_sel1.op3[5] A[2]=$abc$393652$new_new_n7160__ A[3]=u_8051_core.oc8051_memory_interface1.pc[5] A[4]=$abc$393652$new_new_n5834__ Y=$abc$393652$new_new_n7165__
.param INIT_VALUE 01010000111101010011000011110011
.subckt LUT2 A[0]=$abc$393652$new_new_n7165__ A[1]=u_8051_core.oc8051_memory_interface1.pc[6] Y=$abc$393652$new_new_n7166__
.param INIT_VALUE 0110
.subckt LUT6 A[0]=$abc$393652$new_new_n7162__ A[1]=$abc$393652$new_new_n5834__ A[2]=$abc$393652$new_new_n7159__ A[3]=$abc$393652$new_new_n7166__ A[4]=u_8051_core.oc8051_alu_src_sel1.op2[6] A[5]=u_8051_core.oc8051_alu_src_sel1.op3[6] Y=$abc$393652$new_new_n7167__
.param INIT_VALUE 0000000000001010000011010000011111110010111110001111111111110101
.subckt LUT5 A[0]=$abc$393652$new_new_n7167__ A[1]=$abc$393652$new_new_n5949__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[6] A[4]=$abc$393652$new_new_n5857__ Y=$abc$234501$li4_li4
.param INIT_VALUE 01010101010101010011111111000000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[6] A[1]=u_8051_core.oc8051_alu_src_sel1.op3[6] A[2]=$abc$393652$new_new_n7165__ A[3]=u_8051_core.oc8051_memory_interface1.pc[6] A[4]=$abc$393652$new_new_n5834__ Y=$abc$393652$new_new_n7169__
.param INIT_VALUE 01010000111101010011000011110011
.subckt LUT3 A[0]=u_8051_core.oc8051_alu_src_sel1.op3[7] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[7] A[2]=$abc$393652$new_new_n5834__ Y=$abc$393652$new_new_n7170__
.param INIT_VALUE 00110101
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[7] A[1]=$abc$393652$new_new_n7159__ A[2]=$abc$393652$new_new_n7169__ A[3]=u_8051_core.oc8051_memory_interface1.pc[7] A[4]=$abc$393652$new_new_n7170__ A[5]=$abc$393652$new_new_n7162__ Y=$abc$393652$new_new_n7171__
.param INIT_VALUE 0000111111110000111100000000111111011101110111010001000100010001
.subckt LUT6 A[0]=$abc$393652$new_new_n7171__ A[1]=$abc$393652$new_new_n5949__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[6] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[7] A[5]=$abc$393652$new_new_n5857__ Y=$abc$234501$li5_li5
.param INIT_VALUE 0101010101010101010101010101010100111111111111111100000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[3]=u_8051_core.oc8051_alu_src_sel1.op1[1] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[6] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[7] Y=$abc$393652$new_new_n7173__
.param INIT_VALUE 0000111100000101111111110101010001111111000000001111111100010001
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op1[4] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[2] A[3]=u_8051_core.oc8051_alu_src_sel1.op1[0] A[4]=u_8051_core.oc8051_alu_src_sel1.op1[7] A[5]=u_8051_core.oc8051_alu_src_sel1.op1[1] Y=$abc$393652$new_new_n7174__
.param INIT_VALUE 1111110011111111111111111111001111111111101011111111111111111111
.subckt LUT3 A[0]=$abc$393652$new_new_n7174__ A[1]=u_8051_core.oc8051_alu_src_sel1.op1[3] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[6] Y=$abc$393652$new_new_n7175__
.param INIT_VALUE 00000001
.subckt LUT5 A[0]=$abc$393652$new_new_n7173__ A[1]=$abc$393652$new_new_n6907__ A[2]=$abc$393652$new_new_n7175__ A[3]=$abc$393652$new_new_n6915__ A[4]=$abc$393652$techmap$techmap389799$abc$239522$auto$blifparse.cc:362:parse_blif$239528.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$393652$new_new_n7176__
.param INIT_VALUE 00001011000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7176__ A[1]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[2]=u_8051_core.oc8051_sfr1.wait_data A[3]=u_8051_core.oc8051_memory_interface1.dmem_wait A[4]=u_8051_core.oc8051_memory_interface1.imem_wait Y=$abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244
.param INIT_VALUE 00000000000000000000000000000001
.subckt LUT3 A[0]=$abc$393652$new_new_n7175__ A[1]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 A[2]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 Y=$abc$234596$li0_li0
.param INIT_VALUE 01001111
.subckt LUT2 A[0]=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 A[1]=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 Y=$abc$234596$li1_li1
.param INIT_VALUE 0110
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li00_li00
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[0] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li01_li01
.param INIT_VALUE 01100000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[0] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[1] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[2] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li02_li02
.param INIT_VALUE 0111100000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[2] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[0] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[1] Y=$abc$393652$new_new_n7183__
.param INIT_VALUE 10000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7183__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[3] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li03_li03
.param INIT_VALUE 01100000
.subckt LUT4 A[0]=$abc$393652$new_new_n7183__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[3] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[4] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li04_li04
.param INIT_VALUE 0111100000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7183__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[3] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[4] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[5] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li05_li05
.param INIT_VALUE 01111111100000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4901__ A[1]=$abc$393652$new_new_n7183__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[6] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li06_li06
.param INIT_VALUE 0111100000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n4901__ A[1]=$abc$393652$new_new_n7183__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[6] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[7] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li07_li07
.param INIT_VALUE 01111111100000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4901__ A[1]=$abc$393652$new_new_n7183__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[6] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[7] Y=$abc$393652$new_new_n7189__
.param INIT_VALUE 1000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7189__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[8] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li08_li08
.param INIT_VALUE 01100000
.subckt LUT4 A[0]=$abc$393652$new_new_n7189__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[8] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[9] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li09_li09
.param INIT_VALUE 0111100000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7189__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[8] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[9] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[10] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li10_li10
.param INIT_VALUE 01111111100000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7189__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[8] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[9] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[10] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[11] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li11_li11
.param INIT_VALUE 0111111111111111100000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7189__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[8] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[9] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[10] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[11] Y=$abc$393652$new_new_n7194__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7194__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[12] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li12_li12
.param INIT_VALUE 01100000
.subckt LUT4 A[0]=$abc$393652$new_new_n7194__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[12] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[13] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li13_li13
.param INIT_VALUE 0111100000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7194__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[12] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[13] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[14] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li14_li14
.param INIT_VALUE 01111111100000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7194__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[12] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[13] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[14] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr[15] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=$abc$234797$li15_li15
.param INIT_VALUE 0111111111111111100000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.g_rx_block_rxrd A[1]=$abc$216236$lo0 A[2]=u_wb_gmac_rx.state[1] A[3]=$abc$393652$new_new_n4846__ A[4]=$abc$204592$auto$rtlil.cc:2574:NotGate$201442 Y=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749
.param INIT_VALUE 11110000111111110100010001000100
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.bcnt[2] A[1]=u_eth_dut.u_eth_parser.bcnt[1] A[2]=$abc$393652$new_new_n4857__ A[3]=u_eth_dut.u_eth_parser.bcnt[3] A[4]=$abc$393652$new_new_n6588__ A[5]=u_wb_gmac_rx.mem_rd Y=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762
.param INIT_VALUE 1111000011110111111100001111000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.bcnt[1] A[1]=$abc$393652$new_new_n4857__ A[2]=u_eth_dut.u_eth_parser.bcnt[3] A[3]=u_eth_dut.u_eth_parser.bcnt[2] A[4]=$abc$393652$new_new_n6588__ A[5]=u_wb_gmac_rx.mem_rd Y=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751
.param INIT_VALUE 1100111011111100110011001100110000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[1]=$abc$393652$new_new_n6222__ A[2]=$abc$393652$new_new_n4846__ A[3]=u_wb_gmac_rx.state[1] Y=$abc$234898$li0_li0
.param INIT_VALUE 0000000011110100
.subckt LUT3 A[0]=$abc$393652$new_new_n4964__ A[1]=$abc$393652$new_new_n4961__ A[2]=$abc$393652$new_new_n5286__ Y=$abc$393652$new_new_n7203__
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4968__ A[2]=$abc$393652$new_new_n4976__ A[3]=$abc$393652$new_new_n5288__ A[4]=$abc$393652$new_new_n7203__ Y=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009
.param INIT_VALUE 11111111100000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n7203__ A[1]=$abc$393652$new_new_n5288__ Y=$abc$393652$new_new_n7205__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n7029__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li0_li0
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n7032__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li1_li1
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[2] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n7034__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li2_li2
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[3] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7036__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li3_li3
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[4] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n7038__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li4_li4
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[5] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7040__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li5_li5
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[6] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7042__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li6_li6
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[7] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=$abc$393652$new_new_n7044__ A[4]=$abc$393652$new_new_n7205__ Y=$abc$234983$li7_li7
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=$abc$393652$new_new_n4841__ A[1]=$abc$393652$new_new_n4842__ A[2]=$abc$393652$new_new_n4932__ A[3]=$abc$233441$li0_li0 A[4]=$iopadmap$reset_out_n Y=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711
.param INIT_VALUE 00100010111000000000000000000000
.subckt LUT2 A[0]=u_wb_gmac_tx.state[6] A[1]=$abc$393652$new_new_n4842__ Y=$abc$393652$new_new_n7215__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[0] A[1]=$iopadmap$wb_xram_rdata[0] A[2]=u_wb_gmac_tx.cnt[0] A[3]=u_wb_crossbar.master_mx_id[1][0] A[4]=u_wb_crossbar.master_busy[1] A[5]=$abc$393652$new_new_n7215__ Y=$abc$235071$li00_li00
.param INIT_VALUE 1100110010101010000000000000000000001111000011110000111100001111
.subckt LUT3 A[0]=$iopadmap$wb_xrom_rdata[1] A[1]=$iopadmap$wb_xram_rdata[1] A[2]=u_wb_crossbar.master_mx_id[1][0] Y=$abc$393652$new_new_n7217__
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$abc$393652$new_new_n7217__ A[1]=u_wb_crossbar.master_busy[1] A[2]=u_wb_gmac_tx.cnt[0] A[3]=u_wb_gmac_tx.cnt[1] A[4]=$abc$393652$new_new_n7215__ Y=$abc$235071$li01_li01
.param INIT_VALUE 10001000100010001111000000001111
.subckt LUT3 A[0]=$iopadmap$wb_xrom_rdata[2] A[1]=$iopadmap$wb_xram_rdata[2] A[2]=u_wb_crossbar.master_mx_id[1][0] Y=$abc$393652$new_new_n7219__
.param INIT_VALUE 11001010
.subckt LUT6 A[0]=$abc$393652$new_new_n7219__ A[1]=u_wb_crossbar.master_busy[1] A[2]=u_wb_gmac_tx.cnt[0] A[3]=u_wb_gmac_tx.cnt[1] A[4]=u_wb_gmac_tx.cnt[2] A[5]=$abc$393652$new_new_n7215__ Y=$abc$235071$li02_li02
.param INIT_VALUE 1000100010001000100010001000100011111111111100000000000000001111
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[3] A[1]=$iopadmap$wb_xram_rdata[3] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$393652$new_new_n7221__
.param INIT_VALUE 1100101000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7221__ A[1]=u_wb_gmac_tx.cnt[0] A[2]=u_wb_gmac_tx.cnt[2] A[3]=u_wb_gmac_tx.cnt[1] A[4]=u_wb_gmac_tx.cnt[3] A[5]=$abc$393652$new_new_n7215__ Y=$abc$235071$li03_li03
.param INIT_VALUE 1010101010101010101010101010101011111111111111000000000000000011
.subckt LUT3 A[0]=$iopadmap$wb_xrom_rdata[4] A[1]=$iopadmap$wb_xram_rdata[4] A[2]=u_wb_crossbar.master_mx_id[1][0] Y=$abc$393652$new_new_n7223__
.param INIT_VALUE 11001010
.subckt LUT4 A[0]=u_wb_gmac_tx.cnt[0] A[1]=u_wb_gmac_tx.cnt[2] A[2]=u_wb_gmac_tx.cnt[3] A[3]=u_wb_gmac_tx.cnt[1] Y=$abc$393652$new_new_n7224__
.param INIT_VALUE 0000000000000001
.subckt LUT5 A[0]=$abc$393652$new_new_n7223__ A[1]=u_wb_crossbar.master_busy[1] A[2]=$abc$393652$new_new_n7224__ A[3]=u_wb_gmac_tx.cnt[4] A[4]=$abc$393652$new_new_n7215__ Y=$abc$235071$li04_li04
.param INIT_VALUE 10001000100010000000111111110000
.subckt LUT3 A[0]=u_wb_gmac_tx.cnt[4] A[1]=$abc$393652$new_new_n7224__ A[2]=u_wb_gmac_tx.cnt[5] Y=$abc$393652$new_new_n7226__
.param INIT_VALUE 01001011
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[5] A[1]=$iopadmap$wb_xram_rdata[5] A[2]=$abc$393652$new_new_n7226__ A[3]=u_wb_crossbar.master_mx_id[1][0] A[4]=u_wb_crossbar.master_busy[1] A[5]=$abc$393652$new_new_n7215__ Y=$abc$235071$li05_li05
.param INIT_VALUE 1100110010101010000000000000000000001111000011110000111100001111
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[6] A[1]=$iopadmap$wb_xram_rdata[6] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$393652$new_new_n7228__
.param INIT_VALUE 1100101000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7228__ A[1]=u_wb_gmac_tx.cnt[4] A[2]=u_wb_gmac_tx.cnt[5] A[3]=$abc$393652$new_new_n7224__ A[4]=u_wb_gmac_tx.cnt[6] A[5]=$abc$393652$new_new_n7215__ Y=$abc$235071$li06_li06
.param INIT_VALUE 1010101010101010101010101010101011111100111111110000001100000000
.subckt LUT5 A[0]=u_wb_gmac_tx.cnt[6] A[1]=u_wb_gmac_tx.cnt[4] A[2]=u_wb_gmac_tx.cnt[5] A[3]=$abc$393652$new_new_n7224__ A[4]=u_wb_gmac_tx.cnt[7] Y=$abc$393652$new_new_n7230__
.param INIT_VALUE 00000001000000001111111011111111
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[7] A[1]=$iopadmap$wb_xram_rdata[7] A[2]=$abc$393652$new_new_n7230__ A[3]=u_wb_crossbar.master_mx_id[1][0] A[4]=u_wb_crossbar.master_busy[1] A[5]=$abc$393652$new_new_n7215__ Y=$abc$235071$li07_li07
.param INIT_VALUE 1100110010101010000000000000000000001111000011110000111100001111
.subckt LUT5 A[0]=u_wb_gmac_tx.cnt[6] A[1]=u_wb_gmac_tx.cnt[7] A[2]=u_wb_gmac_tx.cnt[4] A[3]=u_wb_gmac_tx.cnt[5] A[4]=$abc$393652$new_new_n7224__ Y=$abc$393652$new_new_n7232__
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT4 A[0]=u_wb_crossbar.wbd_dout_master[40] A[1]=$abc$393652$new_new_n7232__ A[2]=u_wb_gmac_tx.cnt[8] A[3]=$abc$393652$new_new_n7215__ Y=$abc$235071$li08_li08
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_wb_crossbar.wbd_dout_master[41] A[1]=u_wb_gmac_tx.cnt[8] A[2]=$abc$393652$new_new_n7232__ A[3]=u_wb_gmac_tx.cnt[9] A[4]=$abc$393652$new_new_n7215__ Y=$abc$235071$li09_li09
.param INIT_VALUE 10101010101010101100111100110000
.subckt LUT6 A[0]=u_wb_crossbar.wbd_dout_master[42] A[1]=u_wb_gmac_tx.cnt[8] A[2]=u_wb_gmac_tx.cnt[9] A[3]=$abc$393652$new_new_n7232__ A[4]=u_wb_gmac_tx.cnt[10] A[5]=$abc$393652$new_new_n7215__ Y=$abc$235071$li10_li10
.param INIT_VALUE 1010101010101010101010101010101011111100111111110000001100000000
.subckt LUT4 A[0]=u_wb_gmac_tx.cnt[10] A[1]=u_wb_gmac_tx.cnt[8] A[2]=u_wb_gmac_tx.cnt[9] A[3]=$abc$393652$new_new_n7232__ Y=$abc$393652$new_new_n7236__
.param INIT_VALUE 0000000100000000
.subckt LUT4 A[0]=u_wb_crossbar.wbd_dout_master[43] A[1]=$abc$393652$new_new_n7236__ A[2]=u_wb_gmac_tx.cnt[11] A[3]=$abc$393652$new_new_n7215__ Y=$abc$235071$li11_li11
.param INIT_VALUE 1010101000111100
.subckt LUT4 A[0]=u_wb_gmac_tx.cnt[11] A[1]=$abc$393652$new_new_n7236__ A[2]=$abc$393652$new_new_n7215__ A[3]=u_wb_gmac_tx.cnt[12] Y=$abc$235071$li12_li12
.param INIT_VALUE 0000101100000100
.subckt LUT4 A[0]=$abc$393652$new_new_n7232__ A[1]=$abc$393652$new_new_n6230__ A[2]=$abc$393652$new_new_n7215__ A[3]=u_wb_gmac_tx.cnt[13] Y=$abc$235071$li13_li13
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=u_wb_gmac_tx.cnt[13] A[1]=$abc$393652$new_new_n7232__ A[2]=$abc$393652$new_new_n6230__ A[3]=$abc$393652$new_new_n7215__ A[4]=u_wb_gmac_tx.cnt[14] Y=$abc$235071$li14_li14
.param INIT_VALUE 00000000101111110000000001000000
.subckt LUT6 A[0]=u_wb_gmac_tx.cnt[13] A[1]=u_wb_gmac_tx.cnt[14] A[2]=$abc$393652$new_new_n7232__ A[3]=$abc$393652$new_new_n6230__ A[4]=$abc$393652$new_new_n7215__ A[5]=u_wb_gmac_tx.cnt[15] Y=$abc$235071$li15_li15
.param INIT_VALUE 0000000000000000111011111111111100000000000000000001000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5027__ A[1]=$abc$393652$new_new_n5130__ Y=$abc$393652$new_new_n7242__
.param INIT_VALUE 0100
.subckt LUT4 A[0]=$abc$393652$new_new_n7242__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ Y=$abc$393652$new_new_n7243__
.param INIT_VALUE 1000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n7243__ A[1]=u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req Y=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429
.param INIT_VALUE 1110
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in A[2]=$abc$393652$new_new_n7243__ Y=$abc$235166$li00_li00
.param INIT_VALUE 11000101
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[1] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[0] A[3]=$abc$393652$new_new_n7243__ Y=$abc$235166$li01_li01
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[1] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[2] A[4]=$abc$393652$new_new_n7243__ Y=$abc$235166$li02_li02
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[2] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[0] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[3] A[5]=$abc$393652$new_new_n7243__ Y=$abc$235166$li03_li03
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[3] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[2] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[0] Y=$abc$393652$new_new_n7249__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7249__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[4] A[3]=$abc$393652$new_new_n7243__ Y=$abc$235166$li04_li04
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7249__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[5] A[4]=$abc$393652$new_new_n7243__ Y=$abc$235166$li05_li05
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7249__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[5] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[4] Y=$abc$393652$new_new_n7252__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7252__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[6] A[3]=$abc$393652$new_new_n7243__ Y=$abc$235166$li06_li06
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7252__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[6] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[7] A[4]=$abc$393652$new_new_n7243__ Y=$abc$235166$li07_li07
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7252__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[7] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[6] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[8] A[5]=$abc$393652$new_new_n7243__ Y=$abc$235166$li08_li08
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7252__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[8] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[7] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[6] Y=$abc$393652$new_new_n7256__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7256__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[9] A[3]=$abc$393652$new_new_n7243__ Y=$abc$235166$li09_li09
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7256__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[9] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[10] A[4]=$abc$393652$new_new_n7243__ Y=$abc$235166$li10_li10
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7256__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[10] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[9] Y=$abc$393652$new_new_n7259__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7259__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[11] A[3]=$abc$393652$new_new_n7243__ Y=$abc$235166$li11_li11
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7259__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[11] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[12] A[4]=$abc$393652$new_new_n7243__ Y=$abc$235166$li12_li12
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7259__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[12] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[11] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[13] A[5]=$abc$393652$new_new_n7243__ Y=$abc$235166$li13_li13
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7259__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[13] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[12] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[11] Y=$abc$393652$new_new_n7263__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7263__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[14] A[3]=$abc$393652$new_new_n7243__ Y=$abc$235166$li14_li14
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7263__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[14] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr[15] A[4]=$abc$393652$new_new_n7243__ Y=$abc$235166$li15_li15
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT3 A[0]=$abc$393652$new_new_n4961__ A[1]=$abc$393652$new_new_n4964__ A[2]=$abc$393652$new_new_n5286__ Y=$abc$393652$new_new_n7266__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5549__ A[1]=u_8051_core.oc8051_decoder1.ram_wr_sel[1] A[2]=$abc$393652$new_new_n4968__ A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[4]=u_8051_core.oc8051_decoder1.wr A[5]=$abc$393652$new_new_n7266__ Y=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006
.param INIT_VALUE 0011000000000010000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4968__ A[2]=$abc$393652$new_new_n4976__ A[3]=$abc$393652$new_new_n5549__ A[4]=$abc$393652$new_new_n7266__ Y=$abc$393652$new_new_n7268__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n7029__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li0_li0
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n7032__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li1_li1
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[2] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n7034__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li2_li2
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[3] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7036__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li3_li3
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[4] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n7038__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li4_li4
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[5] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7040__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li5_li5
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[6] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7042__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li6_li6
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[7] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=$abc$393652$new_new_n7044__ A[4]=$abc$393652$new_new_n7268__ Y=$abc$235259$li7_li7
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT3 A[0]=u_wb_crossbar.master_mx_id[3][0] A[1]=u_wb_crossbar.master_mx_id[3][1] A[2]=u_wb_crossbar.master_mx_id[3][2] Y=$abc$393652$new_new_n7277__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[8] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[16] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[4]=$abc$393652$new_new_n7277__ Y=$abc$393652$new_new_n7278__
.param INIT_VALUE 11111010110011110000111111110000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[0] A[1]=$iopadmap$wb_xrom_rdata[0] A[2]=u_spi_core.u_cfg.reg_rdata[0] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7279__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[24] A[1]=$iopadmap$wb_xrom_rdata[24] A[2]=$iopadmap$wb_xram_rdata[24] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7280__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT5 A[0]=u_wb_crossbar.master_mx_id[3][1] A[1]=u_spi_core.u_cfg.reg_rdata[24] A[2]=$abc$393652$new_new_n5930__ A[3]=$abc$393652$new_new_n7280__ A[4]=u_wb_crossbar.master_busy[3] Y=$abc$393652$new_new_n7281__
.param INIT_VALUE 00001111110111110000000000000000
.subckt LUT6 A[0]=u_uart_core.u_cfg.reg_rdata[0] A[1]=$iopadmap$wb_xram_rdata[0] A[2]=$abc$393652$new_new_n4869__ A[3]=u_wb_crossbar.master_mx_id[3][0] A[4]=$abc$393652$new_new_n7279__ A[5]=$abc$393652$new_new_n7281__ Y=$abc$393652$new_new_n7282__
.param INIT_VALUE 1010111100001111110011111111111100000000000000000000000000000000
.subckt LUT6 A[0]=u_spi_core.u_cfg.reg_rdata[8] A[1]=u_spi_core.u_cfg.reg_rdata[16] A[2]=$iopadmap$wb_xram_rdata[16] A[3]=$iopadmap$wb_xram_rdata[8] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=$abc$393652$new_new_n5120__ Y=$abc$393652$new_new_n7283__
.param INIT_VALUE 0000111100001111110011001100110000000000111111111010101010101010
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[8] A[1]=$iopadmap$wb_xrom_rdata[16] A[2]=u_wb_crossbar.master_mx_id[3][0] A[3]=u_wb_crossbar.master_mx_id[3][1] A[4]=$abc$393652$new_new_n5120__ A[5]=$abc$393652$new_new_n7283__ Y=$abc$393652$new_new_n7284__
.param INIT_VALUE 0000111100001100000011110000101000000000111111000000000011111010
.subckt LUT6 A[0]=$abc$393652$new_new_n7284__ A[1]=u_wb_crossbar.master_mx_id[3][0] A[2]=u_wb_crossbar.master_mx_id[3][1] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=$abc$393652$new_new_n7278__ A[5]=$abc$393652$new_new_n7282__ Y=$abc$235344$li0_li0
.param INIT_VALUE 1010101110101010111111001111111100000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[17] A[1]=$iopadmap$wb_xrom_rdata[17] A[2]=$iopadmap$wb_xram_rdata[17] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7286__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[1] A[1]=$iopadmap$wb_xrom_rdata[1] A[2]=u_wb_crossbar.master_mx_id[3][2] Y=$abc$393652$new_new_n7287__
.param INIT_VALUE 10101100
.subckt LUT6 A[0]=u_uart_core.u_cfg.reg_rdata[1] A[1]=u_spi_core.u_cfg.reg_rdata[1] A[2]=$iopadmap$wb_xram_rdata[1] A[3]=$abc$393652$new_new_n7287__ A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7288__
.param INIT_VALUE 0101010101010101001100110011001100001111000011110000000011111111
.subckt LUT5 A[0]=u_wb_crossbar.master_mx_id[3][1] A[1]=u_spi_core.u_cfg.reg_rdata[17] A[2]=$abc$393652$new_new_n7288__ A[3]=$abc$393652$new_new_n7286__ A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n7289__
.param INIT_VALUE 00000000110111010000111100001111
.subckt LUT6 A[0]=u_wb_crossbar.master_mx_id[3][2] A[1]=$iopadmap$wb_xrom_rdata[9] A[2]=u_spi_core.u_cfg.reg_rdata[9] A[3]=$iopadmap$wb_xram_rdata[9] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7290__
.param INIT_VALUE 1111111111111111000011110000111100000000111111111011101110111011
.subckt LUT6 A[0]=u_wb_crossbar.master_mx_id[3][2] A[1]=$iopadmap$wb_xrom_rdata[25] A[2]=u_spi_core.u_cfg.reg_rdata[25] A[3]=$iopadmap$wb_xram_rdata[25] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7291__
.param INIT_VALUE 1111111111111111000011110000111100000000111111111011101110111011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[9] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[25] A[2]=$abc$393652$new_new_n7290__ A[3]=$abc$393652$new_new_n7277__ A[4]=$abc$393652$new_new_n7291__ A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n7292__
.param INIT_VALUE 0011001111111111000000000000000001010000111100000101000011110000
.subckt LUT4 A[0]=$abc$393652$new_new_n7292__ A[1]=$abc$393652$new_new_n7289__ A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[3]=u_wb_crossbar.master_busy[3] Y=$abc$235344$li1_li1
.param INIT_VALUE 0101110000000000
.subckt LUT6 A[0]=u_spi_core.u_cfg.reg_rdata[10] A[1]=$iopadmap$wb_xram_rdata[10] A[2]=u_spi_core.u_cfg.reg_rdata[18] A[3]=$iopadmap$wb_xram_rdata[18] A[4]=$abc$393652$new_new_n5120__ A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7294__
.param INIT_VALUE 0000000011111111110011001100110000001111000011110101010101010101
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[18] A[1]=$iopadmap$wb_xrom_rdata[10] A[2]=$abc$393652$new_new_n7294__ A[3]=$abc$393652$new_new_n5120__ A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7295__
.param INIT_VALUE 1010101011001100000011111111000000001111000011111010101011001100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[10] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[18] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[4]=$abc$393652$new_new_n7277__ Y=$abc$393652$new_new_n7296__
.param INIT_VALUE 11111010110011110000111111110000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[2] A[1]=$iopadmap$wb_xrom_rdata[2] A[2]=u_spi_core.u_cfg.reg_rdata[2] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7297__
.param INIT_VALUE 1111111111111111111100001111000000000000000000001010101011001100
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[26] A[1]=$iopadmap$wb_xrom_rdata[26] A[2]=$iopadmap$wb_xram_rdata[26] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7298__
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT6 A[0]=u_wb_crossbar.master_mx_id[3][0] A[1]=u_spi_core.u_cfg.reg_rdata[26] A[2]=$abc$393652$new_new_n7298__ A[3]=$abc$393652$new_new_n5930__ A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_busy[3] Y=$abc$393652$new_new_n7299__
.param INIT_VALUE 0100010011111111000011111111111100000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$wb_xram_rdata[2] A[1]=u_uart_core.u_cfg.reg_rdata[2] A[2]=$abc$393652$new_new_n4869__ A[3]=u_wb_crossbar.master_mx_id[3][0] A[4]=$abc$393652$new_new_n7297__ A[5]=$abc$393652$new_new_n7299__ Y=$abc$393652$new_new_n7300__
.param INIT_VALUE 1100111111111111101011110000111100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7295__ A[1]=u_wb_crossbar.master_mx_id[3][2] A[2]=u_wb_crossbar.master_mx_id[3][0] A[3]=u_wb_crossbar.master_mx_id[3][1] A[4]=$abc$393652$new_new_n7296__ A[5]=$abc$393652$new_new_n7300__ Y=$abc$235344$li2_li2
.param INIT_VALUE 0000101010101110111111111111001100000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[11] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[19] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[4]=$abc$393652$new_new_n7277__ Y=$abc$393652$new_new_n7302__
.param INIT_VALUE 11111010110011110000111111110000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[3] A[1]=$iopadmap$wb_xrom_rdata[3] A[2]=u_spi_core.u_cfg.reg_rdata[3] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7303__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[27] A[1]=$iopadmap$wb_xrom_rdata[27] A[2]=$iopadmap$wb_xram_rdata[27] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7304__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT5 A[0]=u_wb_crossbar.master_mx_id[3][1] A[1]=u_spi_core.u_cfg.reg_rdata[27] A[2]=$abc$393652$new_new_n5930__ A[3]=$abc$393652$new_new_n7304__ A[4]=u_wb_crossbar.master_busy[3] Y=$abc$393652$new_new_n7305__
.param INIT_VALUE 00001111110111110000000000000000
.subckt LUT6 A[0]=u_uart_core.u_cfg.reg_rdata[3] A[1]=$iopadmap$wb_xram_rdata[3] A[2]=$abc$393652$new_new_n4869__ A[3]=u_wb_crossbar.master_mx_id[3][0] A[4]=$abc$393652$new_new_n7303__ A[5]=$abc$393652$new_new_n7305__ Y=$abc$393652$new_new_n7306__
.param INIT_VALUE 1010111100001111110011111111111100000000000000000000000000000000
.subckt LUT6 A[0]=u_spi_core.u_cfg.reg_rdata[11] A[1]=u_spi_core.u_cfg.reg_rdata[19] A[2]=$iopadmap$wb_xram_rdata[19] A[3]=$iopadmap$wb_xram_rdata[11] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=$abc$393652$new_new_n5120__ Y=$abc$393652$new_new_n7307__
.param INIT_VALUE 1111000011110000001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[11] A[1]=$iopadmap$wb_xrom_rdata[19] A[2]=u_wb_crossbar.master_mx_id[3][0] A[3]=u_wb_crossbar.master_mx_id[3][1] A[4]=$abc$393652$new_new_n5120__ A[5]=$abc$393652$new_new_n7307__ Y=$abc$393652$new_new_n7308__
.param INIT_VALUE 0000000011111100000000001111101000001111000011000000111100001010
.subckt LUT6 A[0]=$abc$393652$new_new_n7308__ A[1]=u_wb_crossbar.master_mx_id[3][0] A[2]=u_wb_crossbar.master_mx_id[3][1] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=$abc$393652$new_new_n7302__ A[5]=$abc$393652$new_new_n7306__ Y=$abc$235344$li3_li3
.param INIT_VALUE 1010101110101010111111001111111100000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[28] A[1]=$iopadmap$wb_xrom_rdata[28] A[2]=$iopadmap$wb_xram_rdata[28] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7310__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[12] A[1]=$iopadmap$wb_xrom_rdata[12] A[2]=u_spi_core.u_cfg.reg_rdata[12] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7311__
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[4] A[1]=$iopadmap$wb_xrom_rdata[4] A[2]=u_spi_core.u_cfg.reg_rdata[4] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7312__
.param INIT_VALUE 11110000111100001010101011001100
.subckt LUT5 A[0]=u_uart_core.u_cfg.reg_rdata[4] A[1]=$iopadmap$wb_xram_rdata[12] A[2]=$iopadmap$wb_xram_rdata[4] A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[4]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7313__
.param INIT_VALUE 11111111101010100011001111110000
.subckt LUT6 A[0]=$abc$393652$new_new_n7312__ A[1]=$abc$393652$new_new_n7311__ A[2]=$abc$393652$new_new_n7313__ A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7314__
.param INIT_VALUE 0000000011110000000000000000111100000000110011000000000001010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[20] A[1]=$iopadmap$wb_xrom_rdata[20] A[2]=$iopadmap$wb_xram_rdata[20] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7315__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT5 A[0]=u_wb_crossbar.master_mx_id[3][1] A[1]=u_spi_core.u_cfg.reg_rdata[20] A[2]=$abc$393652$new_new_n5120__ A[3]=$abc$393652$new_new_n7315__ A[4]=u_wb_crossbar.master_busy[3] Y=$abc$393652$new_new_n7316__
.param INIT_VALUE 00001111110111110000000000000000
.subckt LUT6 A[0]=u_wb_crossbar.master_mx_id[3][1] A[1]=u_spi_core.u_cfg.reg_rdata[28] A[2]=$abc$393652$new_new_n5930__ A[3]=$abc$393652$new_new_n7310__ A[4]=$abc$393652$new_new_n7314__ A[5]=$abc$393652$new_new_n7316__ Y=$abc$235344$li4_li4
.param INIT_VALUE 0000000000000000000011111101111100000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[5] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[13] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[21] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[29] A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] Y=$abc$393652$new_new_n7318__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_spi_core.u_cfg.reg_rdata[21] A[1]=u_spi_core.u_cfg.reg_rdata[29] A[2]=$iopadmap$wb_xram_rdata[29] A[3]=$iopadmap$wb_xrom_rdata[21] A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7319__
.param INIT_VALUE 1100110011001100101010101010101011110000111100000000000011111111
.subckt LUT6 A[0]=$iopadmap$wb_xram_rdata[21] A[1]=$iopadmap$wb_xrom_rdata[29] A[2]=$abc$393652$new_new_n7319__ A[3]=u_wb_crossbar.master_mx_id[3][1] A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7320__
.param INIT_VALUE 1100110011110000101000001010101011110000110011001111000000001111
.subckt LUT6 A[0]=u_spi_core.u_cfg.reg_rdata[5] A[1]=u_spi_core.u_cfg.reg_rdata[13] A[2]=$iopadmap$wb_xram_rdata[13] A[3]=$iopadmap$wb_xram_rdata[5] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] Y=$abc$393652$new_new_n7321__
.param INIT_VALUE 1111000011110000110011001100110011111111000000000101010101010101
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[5] A[1]=$iopadmap$wb_xrom_rdata[13] A[2]=$abc$393652$new_new_n7321__ A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7322__
.param INIT_VALUE 0011001101010101000011111111000000001111000011110011001101010101
.subckt LUT3 A[0]=$abc$393652$new_new_n7322__ A[1]=$abc$393652$new_new_n7320__ A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n7323__
.param INIT_VALUE 00111010
.subckt LUT6 A[0]=$abc$393652$new_new_n7318__ A[1]=u_wb_crossbar.master_mx_id[3][2] A[2]=$abc$393652$new_new_n7323__ A[3]=u_wb_crossbar.master_mx_id[3][0] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_busy[3] Y=$abc$235344$li5_li5
.param INIT_VALUE 0000000000001111000011110100011100000000000000000000000000000000
.subckt LUT5 A[0]=u_spi_core.u_cfg.reg_rdata[30] A[1]=$iopadmap$wb_xram_rdata[30] A[2]=$iopadmap$wb_xrom_rdata[30] A[3]=u_wb_crossbar.master_mx_id[3][0] A[4]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7325__
.param INIT_VALUE 00001111010101010011001100001111
.subckt LUT6 A[0]=u_spi_core.u_cfg.reg_rdata[6] A[1]=u_spi_core.u_cfg.reg_rdata[14] A[2]=$iopadmap$wb_xram_rdata[14] A[3]=$iopadmap$wb_xram_rdata[6] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] Y=$abc$393652$new_new_n7326__
.param INIT_VALUE 1111000011110000001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7326__ A[1]=$iopadmap$wb_xrom_rdata[6] A[2]=$iopadmap$wb_xrom_rdata[14] A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7327__
.param INIT_VALUE 1111000011001100101010101010101010101010101010100000111100110011
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[22] A[1]=u_spi_core.u_cfg.reg_rdata[22] A[2]=$abc$393652$new_new_n7327__ A[3]=u_wb_crossbar.master_mx_id[3][0] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n7328__
.param INIT_VALUE 1111111100110011000000000101010100000000111100001111000011110000
.subckt LUT6 A[0]=$iopadmap$wb_xram_rdata[22] A[1]=$abc$393652$new_new_n7325__ A[2]=u_wb_crossbar.master_mx_id[3][0] A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[4]=$abc$393652$new_new_n7328__ A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] Y=$abc$393652$new_new_n7329__
.param INIT_VALUE 0000001100000000001100111010111111110000111100000000111100001111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[14] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[22] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[30] A[4]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[5]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] Y=$abc$393652$new_new_n7330__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT4 A[0]=$abc$393652$new_new_n7330__ A[1]=$abc$393652$new_new_n7329__ A[2]=$abc$393652$new_new_n7277__ A[3]=u_wb_crossbar.master_busy[3] Y=$abc$235344$li6_li6
.param INIT_VALUE 0101110000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[23] A[1]=$iopadmap$wb_xrom_rdata[23] A[2]=$iopadmap$wb_xram_rdata[23] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7332__
.param INIT_VALUE 1111111111111111000011110000111100000000000000000101010100110011
.subckt LUT5 A[0]=$iopadmap$wb_xrom_rdata[7] A[1]=$iopadmap$wb_xrom_rdata[31] A[2]=$abc$393652$new_new_n4869__ A[3]=u_wb_crossbar.master_mx_id[3][0] A[4]=u_wb_crossbar.master_mx_id[3][1] Y=$abc$393652$new_new_n7333__
.param INIT_VALUE 01010011000000000000000001010011
.subckt LUT6 A[0]=u_spi_core.u_cfg.reg_rdata[31] A[1]=$iopadmap$wb_xram_rdata[31] A[2]=u_spi_core.u_cfg.reg_rdata[7] A[3]=$iopadmap$wb_xram_rdata[7] A[4]=$abc$393652$new_new_n4869__ A[5]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7334__
.param INIT_VALUE 1111111100000000110011001100110000001111000011110101010101010101
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[31] A[2]=u_8051_core.oc8051_memory_interface1.dadr_ot[0] A[3]=u_8051_core.oc8051_memory_interface1.dadr_ot[1] A[4]=$abc$393652$new_new_n7277__ Y=$abc$393652$new_new_n7335__
.param INIT_VALUE 11001111111110101111000000001111
.subckt LUT6 A[0]=$abc$393652$new_new_n7333__ A[1]=$abc$393652$new_new_n7334__ A[2]=u_wb_crossbar.master_mx_id[3][2] A[3]=u_wb_crossbar.master_mx_id[3][1] A[4]=u_wb_crossbar.master_mx_id[3][0] A[5]=$abc$393652$new_new_n7335__ Y=$abc$393652$new_new_n7336__
.param INIT_VALUE 0000000001000100000100011111010111111111111111111111111100001111
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata[15] A[1]=$iopadmap$wb_xrom_rdata[15] A[2]=$iopadmap$wb_xram_rdata[15] A[3]=u_wb_crossbar.master_mx_id[3][2] A[4]=u_wb_crossbar.master_mx_id[3][0] Y=$abc$393652$new_new_n7337__
.param INIT_VALUE 00001111000011110101010100110011
.subckt LUT6 A[0]=u_wb_crossbar.master_mx_id[3][0] A[1]=u_spi_core.u_cfg.reg_rdata[15] A[2]=$abc$393652$new_new_n7337__ A[3]=$abc$393652$new_new_n5023__ A[4]=u_wb_crossbar.master_mx_id[3][1] A[5]=u_wb_crossbar.master_busy[3] Y=$abc$393652$new_new_n7338__
.param INIT_VALUE 0100010011111111000011111111111100000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_crossbar.master_mx_id[3][1] A[1]=u_spi_core.u_cfg.reg_rdata[23] A[2]=$abc$393652$new_new_n5120__ A[3]=$abc$393652$new_new_n7332__ A[4]=$abc$393652$new_new_n7336__ A[5]=$abc$393652$new_new_n7338__ Y=$abc$235344$li7_li7
.param INIT_VALUE 0000111111011111000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[2] Y=$abc$235404$li08_li08
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$235404$li08_li08 A[1]=u_eth_dut.u_mac_txfifo.grey_wr_ptr[0] Y=$abc$235404$li01_li01
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[3] Y=$abc$235404$li09_li09
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$235404$li08_li08 A[1]=$abc$235404$li09_li09 Y=$abc$235404$li02_li02
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[4] Y=$abc$235404$li10_li10
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$235404$li09_li09 A[1]=$abc$235404$li10_li10 Y=$abc$235404$li03_li03
.param INIT_VALUE 0110
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.grey_wr_ptr[5] Y=$abc$235404$li05_li05
.param INIT_VALUE 0111111111111111111111111111111110000000000000000000000000000000
.subckt LUT2 A[0]=$abc$235404$li10_li10 A[1]=$abc$235404$li05_li05 Y=$abc$235404$li04_li04
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] Y=$abc$235492$li08_li08
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$235492$li08_li08 A[1]=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[0] Y=$abc$235492$li01_li01
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] Y=$abc$235492$li09_li09
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$235492$li08_li08 A[1]=$abc$235492$li09_li09 Y=$abc$235492$li02_li02
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] Y=$abc$235492$li10_li10
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$235492$li09_li09 A[1]=$abc$235492$li10_li10 Y=$abc$235492$li03_li03
.param INIT_VALUE 0110
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[5]=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[5] Y=$abc$235492$li05_li05
.param INIT_VALUE 0111111111111111111111111111111110000000000000000000000000000000
.subckt LUT2 A[0]=$abc$235492$li10_li10 A[1]=$abc$235492$li05_li05 Y=$abc$235492$li04_li04
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[0] Y=$abc$235580$li00_li00
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[1] Y=$abc$235580$li01_li01
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[2] Y=$abc$235580$li02_li02
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[3] Y=$abc$235580$li03_li03
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[4] Y=$abc$235580$li04_li04
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[5] Y=$abc$235580$li05_li05
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[6] Y=$abc$235580$li06_li06
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[5] A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_indi_addr1.ri_out[7] Y=$abc$235580$li07_li07
.param INIT_VALUE 11100000
.subckt LUT6 A[0]=$abc$393652$new_new_n4857__ A[1]=u_eth_dut.app_rxfifo_rdata_o[7] A[2]=u_eth_dut.app_rxfifo_rdata_o[4] A[3]=u_eth_dut.app_rxfifo_rdata_o[2] A[4]=u_eth_dut.app_rxfifo_rdata_o[1] A[5]=u_eth_dut.app_rxfifo_rdata_o[0] Y=$abc$393652$new_new_n7364__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.mac_da_bc A[1]=$abc$393652$new_new_n6589__ A[2]=u_eth_dut.app_rxfifo_rdata_o[5] A[3]=u_eth_dut.app_rxfifo_rdata_o[3] A[4]=u_eth_dut.app_rxfifo_rdata_o[6] A[5]=$abc$393652$new_new_n7364__ Y=$abc$235678$li0_li0
.param INIT_VALUE 1110000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[5] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[1] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n7366__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[0] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n7367__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT5 A[0]=u_eth_dut.app_rxfifo_rdata_o[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[3] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7367__ Y=$abc$393652$new_new_n7368__
.param INIT_VALUE 10010000000010010000000000000000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[4] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[0] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n7369__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[5] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[2] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out Y=$abc$393652$new_new_n7370__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[3] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7369__ A[5]=$abc$393652$new_new_n7370__ Y=$abc$393652$new_new_n7371__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7368__ A[1]=$abc$393652$new_new_n7366__ A[2]=$abc$393652$new_new_n7371__ A[3]=u_eth_dut.u_eth_parser.bcnt[0] Y=$abc$393652$new_new_n7372__
.param INIT_VALUE 0000111101110111
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[5] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[2] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out Y=$abc$393652$new_new_n7373__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[3] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[0] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n7374__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[4] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7373__ A[5]=$abc$393652$new_new_n7374__ Y=$abc$393652$new_new_n7375__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[3] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[1] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n7376__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[0] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n7377__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT5 A[0]=u_eth_dut.app_rxfifo_rdata_o[5] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7377__ Y=$abc$393652$new_new_n7378__
.param INIT_VALUE 10010000000010010000000000000000
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[3] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[1] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n7379__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[6] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[0] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n7380__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[5] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7379__ A[5]=$abc$393652$new_new_n7380__ Y=$abc$393652$new_new_n7381__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7378__ A[1]=$abc$393652$new_new_n7376__ A[2]=$abc$393652$new_new_n7381__ A[3]=u_eth_dut.u_eth_parser.bcnt[0] Y=$abc$393652$new_new_n7382__
.param INIT_VALUE 0111011100001111
.subckt LUT6 A[0]=$abc$393652$new_new_n7375__ A[1]=$abc$393652$new_new_n7372__ A[2]=$abc$393652$new_new_n7382__ A[3]=u_eth_dut.u_eth_parser.bcnt[1] A[4]=u_eth_dut.u_eth_parser.bcnt[2] A[5]=u_eth_dut.u_eth_parser.mac_da_match Y=$abc$393652$new_new_n7383__
.param INIT_VALUE 0000111100001111001100111010101000000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_eth_parser.bcnt[0] A[1]=u_eth_dut.u_eth_parser.bcnt[2] A[2]=u_eth_dut.u_eth_parser.bcnt[1] Y=$abc$393652$new_new_n7384__
.param INIT_VALUE 00111110
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[6] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[4] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out Y=$abc$393652$new_new_n7385__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[5] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out A[4]=u_eth_dut.app_rxfifo_rdata_o[0] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n7386__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=u_eth_dut.app_rxfifo_rdata_o[3] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_eth_dut.app_rxfifo_rdata_o[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7385__ A[5]=$abc$393652$new_new_n7386__ Y=$abc$393652$new_new_n7387__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7383__ A[1]=u_eth_dut.u_eth_parser.bcnt[3] A[2]=$abc$393652$new_new_n6588__ A[3]=$abc$393652$new_new_n7384__ A[4]=$abc$393652$new_new_n7387__ A[5]=$abc$393652$new_new_n4857__ Y=$abc$235678$li1_li1
.param INIT_VALUE 0000000000000000000000000000000011101111111111110010000000000000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[0] Y=u_8051_core.idat_i[0]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[1] Y=u_8051_core.idat_i[1]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[2] Y=u_8051_core.idat_i[2]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[3] Y=u_8051_core.idat_i[3]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[4] Y=u_8051_core.idat_i[4]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[5] Y=u_8051_core.idat_i[5]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[6] Y=u_8051_core.idat_i[6]
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_wb_crossbar.master_busy[4] A[1]=$iopadmap$wb_xrom_rdata[7] Y=u_8051_core.idat_i[7]
.param INIT_VALUE 1000
.subckt LUT3 A[0]=$abc$393652$new_new_n5481__ A[1]=$abc$393652$new_new_n5857__ A[2]=$abc$393652$new_new_n5834__ Y=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200
.param INIT_VALUE 10111111
.subckt LUT2 A[0]=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200 A[1]=$abc$393652$new_new_n5836__ Y=$abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197
.param INIT_VALUE 1011
.subckt LUT6 A[0]=$abc$393652$new_new_n6947__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[3] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[4] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[5] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[6] A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[7] Y=$abc$393652$new_new_n7399__
.param INIT_VALUE 0100000000000000000000000000000011111111111111111111111111111101
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n7399__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[7] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[10] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][10]
.param INIT_VALUE 1011111111111111111111111111111001000000000000000000000000000001
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n7399__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[7] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[9] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][9]
.param INIT_VALUE 10111111111111100100000000000001
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n7399__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[7] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[8] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][8]
.param INIT_VALUE 1011111001000001
.subckt LUT3 A[0]=$abc$393652$new_new_n7169__ A[1]=u_8051_core.oc8051_memory_interface1.pc[7] A[2]=$abc$393652$new_new_n7170__ Y=$abc$393652$new_new_n7403__
.param INIT_VALUE 10110010
.subckt LUT6 A[0]=$abc$393652$new_new_n5835__ A[1]=u_8051_core.oc8051_alu1.des2[0] A[2]=$abc$393652$new_new_n7403__ A[3]=$abc$393652$new_new_n7170__ A[4]=u_8051_core.oc8051_memory_interface1.pc[8] A[5]=$abc$393652$new_new_n7162__ Y=$abc$393652$new_new_n7404__
.param INIT_VALUE 1111000000001111000011111111000011101110111011101110111011101110
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[0] A[1]=u_8051_core.oc8051_alu_src_sel1.op1[5] A[2]=$abc$393652$new_new_n5481__ A[3]=$abc$393652$new_new_n5836__ A[4]=$abc$393652$new_new_n5834__ A[5]=$abc$393652$new_new_n7404__ Y=$abc$393652$new_new_n7405__
.param INIT_VALUE 1111111111111100111100001111101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7405__ A[1]=$abc$393652$new_new_n5939__ A[2]=$abc$393652$new_new_n5959__ A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[4]=$abc$393652$new_new_n5857__ Y=$abc$235841$li0_li0
.param INIT_VALUE 10101010101010101100111100110000
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[1] A[1]=u_8051_core.oc8051_alu1.des2[1] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[6] A[3]=$abc$393652$new_new_n5834__ A[4]=$abc$393652$new_new_n5835__ Y=$abc$393652$new_new_n7407__
.param INIT_VALUE 00001111010101010011001111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n7407__ A[1]=$abc$393652$new_new_n7403__ A[2]=$abc$393652$new_new_n7170__ A[3]=u_8051_core.oc8051_memory_interface1.pc[9] A[4]=u_8051_core.oc8051_memory_interface1.pc[8] A[5]=$abc$393652$new_new_n7162__ Y=$abc$393652$new_new_n7408__
.param INIT_VALUE 1100111100110000111100110000110001010101010101010101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7408__ A[1]=$abc$393652$new_new_n5939__ A[2]=$abc$393652$new_new_n5959__ A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[5]=$abc$393652$new_new_n5857__ Y=$abc$235841$li1_li1
.param INIT_VALUE 1010101010101010101010101010101011001111111111110011000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7403__ A[1]=u_8051_core.oc8051_memory_interface1.pc[9] A[2]=$abc$393652$new_new_n7170__ A[3]=u_8051_core.oc8051_memory_interface1.pc[8] A[4]=u_8051_core.oc8051_memory_interface1.pc[10] Y=$abc$393652$new_new_n7410__
.param INIT_VALUE 01000000000000101011111111111101
.subckt LUT5 A[0]=u_8051_core.oc8051_alu_src_sel1.op2[2] A[1]=u_8051_core.oc8051_alu1.des2[2] A[2]=u_8051_core.oc8051_alu_src_sel1.op1[7] A[3]=$abc$393652$new_new_n5834__ A[4]=$abc$393652$new_new_n5835__ Y=$abc$393652$new_new_n7411__
.param INIT_VALUE 00001111010101010011001111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n7411__ A[1]=$abc$393652$new_new_n7410__ A[2]=$abc$393652$new_new_n7162__ A[3]=$abc$393652$new_new_n5966__ A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[10] A[5]=$abc$393652$new_new_n5857__ Y=$abc$235841$li2_li2
.param INIT_VALUE 0011010100110101001101010011010100000000111111111111111100000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[2]=$abc$393652$new_new_n5249__ A[3]=$abc$393652$new_new_n5341__ A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out Y=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241
.param INIT_VALUE 1111111111111111010000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] Y=$abc$235916$li00_li00
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[1] Y=$abc$235916$li01_li01
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[2] Y=$abc$235916$li02_li02
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[1] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[3] Y=$abc$235916$li03_li03
.param INIT_VALUE 00000000011111110000000010000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n7064__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[4] Y=$abc$235916$li04_li04
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n7064__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[4] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[5] Y=$abc$235916$li05_li05
.param INIT_VALUE 0000011100001000
.subckt LUT3 A[0]=$abc$393652$new_new_n7064__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[4] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[5] Y=$abc$393652$new_new_n7420__
.param INIT_VALUE 10000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n7420__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[6] Y=$abc$235916$li06_li06
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n7420__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[6] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[7] Y=$abc$235916$li07_li07
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=$abc$393652$new_new_n7420__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[7] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[8] Y=$abc$235916$li08_li08
.param INIT_VALUE 00000000011111110000000010000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7420__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[8] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[6] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[7] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[9] Y=$abc$235916$li09_li09
.param INIT_VALUE 0000000000000000011111111111111100000000000000001000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7420__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[8] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[9] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[6] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[7] Y=$abc$393652$new_new_n7425__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n7425__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[10] Y=$abc$235916$li10_li10
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n7425__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[10] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[11] Y=$abc$235916$li11_li11
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=$abc$393652$new_new_n7425__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[10] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[11] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[12] Y=$abc$235916$li12_li12
.param INIT_VALUE 00000000011111110000000010000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7425__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[12] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[10] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[11] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[13] Y=$abc$235916$li13_li13
.param INIT_VALUE 0000000000000000011111111111111100000000000000001000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7425__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[12] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[13] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[10] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[11] Y=$abc$393652$new_new_n7430__
.param INIT_VALUE 10000000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=$abc$393652$new_new_n7430__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[14] Y=$abc$235916$li14_li14
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n7430__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[14] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter[15] Y=$abc$235916$li15_li15
.param INIT_VALUE 0000011100001000
.subckt LUT5 A[0]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[1]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[2]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[1] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[4]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[0] Y=$abc$393652$new_new_n7433__
.param INIT_VALUE 01001011000111100101010111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5205__ A[1]=$abc$393652$new_new_n7433__ A[2]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[0] A[4]=u_eth_dut.u_mac_txfifo.sync_wr_ptr_1[1] A[5]=$abc$393652$new_new_n5207__ Y=$abc$393652$new_new_n7434__
.param INIT_VALUE 1011110101111110111111101110110111111111111111111101111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n7434__ A[1]=$abc$393652$new_new_n5207__ A[2]=$abc$393652$new_new_n5206__ A[3]=$abc$393652$new_new_n5209__ A[4]=$abc$210796$auto$rtlil.cc:2574:NotGate$201300 A[5]=$abc$236004$li0_li0 Y=$abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198
.param INIT_VALUE 0000000000000000111111111111001100000000010101010000000001010101
.subckt LUT2 A[0]=u_uart_core.u_txfifo.rd_ptr[0] A[1]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$236072$li1_li1
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_uart_core.u_txfifo.rd_ptr[0] A[1]=u_uart_core.u_txfifo.rd_ptr[1] A[2]=u_uart_core.u_txfifo.rd_ptr[2] Y=$abc$236072$li2_li2
.param INIT_VALUE 01111000
.subckt LUT4 A[0]=u_uart_core.u_txfifo.rd_ptr[0] A[1]=u_uart_core.u_txfifo.rd_ptr[1] A[2]=u_uart_core.u_txfifo.rd_ptr[2] A[3]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$236072$li3_li3
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=u_uart_core.u_txfifo.rd_ptr[0] A[1]=u_uart_core.u_txfifo.rd_ptr[1] A[2]=u_uart_core.u_txfifo.rd_ptr[2] A[3]=u_uart_core.u_txfifo.rd_ptr[3] A[4]=u_uart_core.u_txfifo.rd_ptr[4] Y=$abc$236072$li4_li4
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT3 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=$abc$393652$new_new_n4972__ A[2]=$abc$393652$new_new_n5142__ Y=$abc$393652$new_new_n7440__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4968__ A[2]=$abc$393652$new_new_n4976__ A[3]=$abc$393652$new_new_n7440__ Y=$abc$393652$new_new_n7441__
.param INIT_VALUE 0100000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n7441__ A[1]=$abc$393652$new_new_n5544__ Y=$abc$393652$new_new_n7442__
.param INIT_VALUE 1000
.subckt LUT2 A[0]=$abc$393652$new_new_n7441__ A[1]=$abc$393652$new_new_n5546__ Y=$abc$393652$new_new_n7443__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=$abc$393652$new_new_n7442__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 A[3]=u_8051_core.oc8051_sfr1.pres_ow A[4]=$abc$393652$new_new_n7443__ Y=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833
.param INIT_VALUE 11111111111111110001000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[5] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[3] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[5]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] Y=$abc$393652$new_new_n7445__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7445__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[1] A[5]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[2] Y=$abc$393652$new_new_n7446__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7446__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[5] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[3] Y=$abc$393652$new_new_n7447__
.param INIT_VALUE 1000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n7447__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[6] Y=$abc$393652$new_new_n7448__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rclk A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tclk A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 A[3]=$abc$393652$new_new_n7448__ Y=$abc$393652$new_new_n7449__
.param INIT_VALUE 1110111100000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7445__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[0] Y=$abc$393652$new_new_n7450__
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[0] A[2]=$abc$393652$new_new_n7450__ A[3]=u_8051_core.oc8051_alu1.des1[0] A[4]=$abc$393652$new_new_n7443__ Y=$abc$236145$li0_li0
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7445__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[1] Y=$abc$393652$new_new_n7452__
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[1] A[2]=$abc$393652$new_new_n7452__ A[3]=u_8051_core.oc8051_alu1.des1[1] A[4]=$abc$393652$new_new_n7443__ Y=$abc$236145$li1_li1
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=$abc$393652$new_new_n7445__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[1] A[5]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[2] Y=$abc$393652$new_new_n7454__
.param INIT_VALUE 0111111111111111111111111111111110000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[2] A[2]=$abc$393652$new_new_n7454__ A[3]=u_8051_core.oc8051_alu1.des1[2] A[4]=$abc$393652$new_new_n7443__ Y=$abc$236145$li2_li2
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[3] A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7446__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[3] A[5]=$abc$393652$new_new_n7443__ Y=$abc$236145$li3_li3
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT3 A[0]=$abc$393652$new_new_n7446__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[4] Y=$abc$393652$new_new_n7457__
.param INIT_VALUE 01111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[4] A[2]=$abc$393652$new_new_n7457__ A[3]=u_8051_core.oc8051_alu1.des1[4] A[4]=$abc$393652$new_new_n7443__ Y=$abc$236145$li4_li4
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT4 A[0]=$abc$393652$new_new_n7446__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[3] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[5] Y=$abc$393652$new_new_n7459__
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[5] A[2]=$abc$393652$new_new_n7459__ A[3]=u_8051_core.oc8051_alu1.des1[5] A[4]=$abc$393652$new_new_n7443__ Y=$abc$236145$li5_li5
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[6] A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7447__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[6] A[5]=$abc$393652$new_new_n7443__ Y=$abc$236145$li6_li6
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tclk A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rclk A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h[7] Y=$abc$393652$new_new_n7462__
.param INIT_VALUE 1110111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7462__ A[1]=u_8051_core.oc8051_alu1.des1[7] A[2]=$abc$393652$new_new_n7447__ A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[6] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[7] A[5]=$abc$393652$new_new_n7443__ Y=$abc$236145$li7_li7
.param INIT_VALUE 1100110011001100110011001100110010101111111111111111000000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[25] A[1]=$iopadmap$wb_xram_rdata[25] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$236217$li17_li17
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[26] A[1]=$iopadmap$wb_xram_rdata[26] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$236217$li18_li18
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[27] A[1]=$iopadmap$wb_xram_rdata[27] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$236217$li19_li19
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[28] A[1]=$iopadmap$wb_xram_rdata[28] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$236217$li20_li20
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[29] A[1]=$iopadmap$wb_xram_rdata[29] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$236217$li21_li21
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[30] A[1]=$iopadmap$wb_xram_rdata[30] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$236217$li22_li22
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[31] A[1]=$iopadmap$wb_xram_rdata[31] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=$abc$236217$li23_li23
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[12] A[1]=$iopadmap$wb_xram_rdata[12] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[44]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[13] A[1]=$iopadmap$wb_xram_rdata[13] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[45]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[14] A[1]=$iopadmap$wb_xram_rdata[14] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[46]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[15] A[1]=$iopadmap$wb_xram_rdata[15] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[47]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[16] A[1]=$iopadmap$wb_xram_rdata[16] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[48]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[17] A[1]=$iopadmap$wb_xram_rdata[17] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[49]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[18] A[1]=$iopadmap$wb_xram_rdata[18] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[50]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[19] A[1]=$iopadmap$wb_xram_rdata[19] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[51]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[20] A[1]=$iopadmap$wb_xram_rdata[20] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[52]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[21] A[1]=$iopadmap$wb_xram_rdata[21] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[53]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[22] A[1]=$iopadmap$wb_xram_rdata[22] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[54]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[23] A[1]=$iopadmap$wb_xram_rdata[23] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[55]
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$iopadmap$wb_xrom_rdata[24] A[1]=$iopadmap$wb_xram_rdata[24] A[2]=u_wb_crossbar.master_mx_id[1][0] A[3]=u_wb_crossbar.master_busy[1] Y=u_wb_crossbar.wbd_dout_master[56]
.param INIT_VALUE 1100101000000000
.subckt LUT2 A[0]=$abc$233441$li0_li0 A[1]=$abc$393652$new_new_n4932__ Y=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_wb_gmac_tx.mem_addr[2] A[1]=u_wb_crossbar.wbd_dout_master[44] A[2]=u_wb_gmac_tx.state[6] Y=$abc$236324$li00_li00
.param INIT_VALUE 01011100
.subckt LUT4 A[0]=u_wb_crossbar.wbd_dout_master[45] A[1]=u_wb_gmac_tx.mem_addr[2] A[2]=u_wb_gmac_tx.mem_addr[3] A[3]=u_wb_gmac_tx.state[6] Y=$abc$236324$li01_li01
.param INIT_VALUE 0011110010101010
.subckt LUT5 A[0]=u_wb_crossbar.wbd_dout_master[46] A[1]=u_wb_gmac_tx.mem_addr[2] A[2]=u_wb_gmac_tx.mem_addr[3] A[3]=u_wb_gmac_tx.mem_addr[4] A[4]=u_wb_gmac_tx.state[6] Y=$abc$236324$li02_li02
.param INIT_VALUE 00111111110000001010101010101010
.subckt LUT6 A[0]=u_wb_crossbar.wbd_dout_master[47] A[1]=u_wb_gmac_tx.mem_addr[2] A[2]=u_wb_gmac_tx.mem_addr[3] A[3]=u_wb_gmac_tx.mem_addr[4] A[4]=u_wb_gmac_tx.mem_addr[5] A[5]=u_wb_gmac_tx.state[6] Y=$abc$236324$li03_li03
.param INIT_VALUE 0011111111111111110000000000000010101010101010101010101010101010
.subckt LUT4 A[0]=u_wb_gmac_tx.mem_addr[2] A[1]=u_wb_gmac_tx.mem_addr[3] A[2]=u_wb_gmac_tx.mem_addr[4] A[3]=u_wb_gmac_tx.mem_addr[5] Y=$abc$393652$new_new_n7489__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_wb_crossbar.wbd_dout_master[48] A[1]=$abc$393652$new_new_n7489__ A[2]=u_wb_gmac_tx.mem_addr[6] A[3]=u_wb_gmac_tx.state[6] Y=$abc$236324$li04_li04
.param INIT_VALUE 0011110010101010
.subckt LUT5 A[0]=u_wb_crossbar.wbd_dout_master[49] A[1]=$abc$393652$new_new_n7489__ A[2]=u_wb_gmac_tx.mem_addr[6] A[3]=u_wb_gmac_tx.mem_addr[7] A[4]=u_wb_gmac_tx.state[6] Y=$abc$236324$li05_li05
.param INIT_VALUE 00111111110000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n7489__ A[1]=u_wb_gmac_tx.mem_addr[6] A[2]=u_wb_gmac_tx.mem_addr[7] Y=$abc$393652$new_new_n7492__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_wb_crossbar.wbd_dout_master[50] A[1]=$abc$393652$new_new_n7492__ A[2]=u_wb_gmac_tx.mem_addr[8] A[3]=u_wb_gmac_tx.state[6] Y=$abc$236324$li06_li06
.param INIT_VALUE 0011110010101010
.subckt LUT5 A[0]=u_wb_crossbar.wbd_dout_master[51] A[1]=$abc$393652$new_new_n7492__ A[2]=u_wb_gmac_tx.mem_addr[8] A[3]=u_wb_gmac_tx.mem_addr[9] A[4]=u_wb_gmac_tx.state[6] Y=$abc$236324$li07_li07
.param INIT_VALUE 00111111110000001010101010101010
.subckt LUT6 A[0]=u_wb_crossbar.wbd_dout_master[52] A[1]=$abc$393652$new_new_n7492__ A[2]=u_wb_gmac_tx.mem_addr[8] A[3]=u_wb_gmac_tx.mem_addr[9] A[4]=u_wb_gmac_tx.mem_addr[10] A[5]=u_wb_gmac_tx.state[6] Y=$abc$236324$li08_li08
.param INIT_VALUE 0011111111111111110000000000000010101010101010101010101010101010
.subckt LUT4 A[0]=$abc$393652$new_new_n7492__ A[1]=u_wb_gmac_tx.mem_addr[10] A[2]=u_wb_gmac_tx.mem_addr[8] A[3]=u_wb_gmac_tx.mem_addr[9] Y=$abc$393652$new_new_n7496__
.param INIT_VALUE 1000000000000000
.subckt LUT4 A[0]=u_wb_crossbar.wbd_dout_master[53] A[1]=$abc$393652$new_new_n7496__ A[2]=u_wb_gmac_tx.mem_addr[11] A[3]=u_wb_gmac_tx.state[6] Y=$abc$236324$li09_li09
.param INIT_VALUE 0011110010101010
.subckt LUT5 A[0]=u_wb_crossbar.wbd_dout_master[54] A[1]=$abc$393652$new_new_n7496__ A[2]=u_wb_gmac_tx.mem_addr[11] A[3]=u_wb_gmac_tx.mem_addr[12] A[4]=u_wb_gmac_tx.state[6] Y=$abc$236324$li10_li10
.param INIT_VALUE 00111111110000001010101010101010
.subckt LUT3 A[0]=$abc$393652$new_new_n7496__ A[1]=u_wb_gmac_tx.mem_addr[11] A[2]=u_wb_gmac_tx.mem_addr[12] Y=$abc$393652$new_new_n7499__
.param INIT_VALUE 10000000
.subckt LUT4 A[0]=u_wb_crossbar.wbd_dout_master[55] A[1]=$abc$393652$new_new_n7499__ A[2]=u_wb_gmac_tx.mem_addr[13] A[3]=u_wb_gmac_tx.state[6] Y=$abc$236324$li11_li11
.param INIT_VALUE 0011110010101010
.subckt LUT5 A[0]=u_wb_crossbar.wbd_dout_master[56] A[1]=$abc$393652$new_new_n7499__ A[2]=u_wb_gmac_tx.mem_addr[13] A[3]=u_wb_gmac_tx.mem_addr[14] A[4]=u_wb_gmac_tx.state[6] Y=$abc$236324$li12_li12
.param INIT_VALUE 00111111110000001010101010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[1]=$abc$393652$new_new_n4968__ A[2]=$abc$393652$new_new_n4976__ A[3]=$abc$393652$new_new_n5288__ A[4]=$abc$393652$new_new_n7440__ Y=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809
.param INIT_VALUE 11111111100000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n5288__ A[1]=$abc$393652$new_new_n7440__ Y=$abc$393652$new_new_n7503__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n7029__ A[4]=$abc$393652$new_new_n7503__ Y=$abc$236400$li0_li0
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n7032__ A[4]=$abc$393652$new_new_n7503__ Y=$abc$236400$li1_li1
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n7034__ A[4]=$abc$393652$new_new_n7503__ Y=$abc$236400$li2_li2
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7036__ A[4]=$abc$393652$new_new_n7503__ Y=$abc$236400$li3_li3
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tclk A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n7038__ A[4]=$abc$393652$new_new_n7503__ Y=$abc$236400$li4_li4
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rclk A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7040__ A[4]=$abc$393652$new_new_n7503__ Y=$abc$236400$li5_li5
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[1] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n5141__ A[4]=$abc$393652$new_new_n4983__ Y=$abc$236587$li0_li0
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT3 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.bank_sel[0] A[2]=$abc$393652$new_new_n5542__ Y=$abc$236587$li1_li1
.param INIT_VALUE 10101100
.subckt LUT3 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.bank_sel[1] A[2]=$abc$393652$new_new_n5544__ Y=$abc$236587$li2_li2
.param INIT_VALUE 10101100
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[5] A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n5546__ A[4]=$abc$393652$new_new_n4983__ Y=$abc$236587$li3_li3
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT4 A[0]=$abc$393652$new_new_n5339__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out Y=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250
.param INIT_VALUE 1111100000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tr0 A[2]=u_8051_core.oc8051_sfr1.pres_ow A[3]=$abc$393652$new_new_n6979__ A[4]=$abc$393652$new_new_n6977__ Y=$abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919
.param INIT_VALUE 11111111111111111111111101000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6977__ A[1]=$abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919 Y=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[7] A[4]=$abc$393652$new_new_n6981__ A[5]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] Y=$abc$393652$new_new_n7517__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[0] A[1]=$abc$393652$new_new_n7517__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] A[3]=u_8051_core.oc8051_alu1.des1[0] A[4]=$abc$393652$new_new_n6979__ Y=$abc$236717$li0_li0
.param INIT_VALUE 11111111000000001000111110001111
.subckt LUT6 A[0]=$abc$393652$new_new_n7517__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[1] A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1] A[5]=$abc$393652$new_new_n6979__ Y=$abc$236717$li1_li1
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[2] Y=$abc$393652$new_new_n7520__
.param INIT_VALUE 01111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7517__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[2] A[2]=$abc$393652$new_new_n7520__ A[3]=u_8051_core.oc8051_alu1.des1[2] A[4]=$abc$393652$new_new_n6979__ Y=$abc$236717$li2_li2
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[3] Y=$abc$393652$new_new_n7522__
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7517__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[3] A[2]=$abc$393652$new_new_n7522__ A[3]=u_8051_core.oc8051_alu1.des1[3] A[4]=$abc$393652$new_new_n6979__ Y=$abc$236717$li3_li3
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[4] Y=$abc$393652$new_new_n7524__
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7517__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[4] A[2]=$abc$393652$new_new_n7524__ A[3]=u_8051_core.oc8051_alu1.des1[4] A[4]=$abc$393652$new_new_n6979__ Y=$abc$236717$li4_li4
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.mac_sa_bc A[1]=$abc$393652$new_new_n6591__ A[2]=u_eth_dut.app_rxfifo_rdata_o[5] A[3]=u_eth_dut.app_rxfifo_rdata_o[3] A[4]=u_eth_dut.app_rxfifo_rdata_o[6] A[5]=$abc$393652$new_new_n7364__ Y=$abc$236778$li0_li0
.param INIT_VALUE 1110000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7375__ A[1]=$abc$393652$new_new_n7382__ A[2]=$abc$393652$new_new_n7372__ A[3]=u_eth_dut.u_eth_parser.bcnt[2] A[4]=u_eth_dut.u_eth_parser.bcnt[1] A[5]=u_eth_dut.u_eth_parser.mac_sa_match Y=$abc$393652$new_new_n7527__
.param INIT_VALUE 1010101000110011000000000000111100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7527__ A[1]=$abc$393652$new_new_n6565__ A[2]=$abc$393652$new_new_n6588__ A[3]=$abc$393652$new_new_n7387__ A[4]=u_eth_dut.u_eth_parser.bcnt[2] A[5]=u_eth_dut.u_eth_parser.bcnt[3] Y=$abc$393652$new_new_n7528__
.param INIT_VALUE 0000000011111111010100000101111101000000011111110000000011111111
.subckt LUT2 A[0]=$abc$393652$new_new_n7528__ A[1]=$abc$393652$new_new_n4857__ Y=$abc$236778$li1_li1
.param INIT_VALUE 0001
.subckt LUT2 A[0]=$abc$393652$new_new_n7441__ A[1]=$abc$393652$new_new_n5542__ Y=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y
.param INIT_VALUE 1000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[0] A[1]=u_8051_core.oc8051_alu1.des1[0] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li0_li0
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[1] A[1]=u_8051_core.oc8051_alu1.des1[1] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li1_li1
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[2] A[1]=u_8051_core.oc8051_alu1.des1[2] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li2_li2
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[3] A[1]=u_8051_core.oc8051_alu1.des1[3] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li3_li3
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[4] A[1]=u_8051_core.oc8051_alu1.des1[4] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li4_li4
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[5] A[1]=u_8051_core.oc8051_alu1.des1[5] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li5_li5
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[6] A[1]=u_8051_core.oc8051_alu1.des1[6] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li6_li6
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.th2[7] A[1]=u_8051_core.oc8051_alu1.des1[7] A[2]=$abc$393652$techmap$techmap391774$abc$236835$auto$blifparse.cc:362:parse_blif$236841.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:107$389626_Y Y=$abc$236835$li7_li7
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5027__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ A[4]=$abc$393652$new_new_n5026__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n5286__ Y=$abc$393652$new_new_n7540__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n4961__ A[1]=$abc$393652$new_new_n4964__ A[2]=$abc$393652$new_new_n4958__ A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[4]=$abc$393652$new_new_n7540__ A[5]=$abc$393652$new_new_n4976__ Y=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982
.param INIT_VALUE 1000100010001111111111111111111100000000000000000000000000000000
.subckt LUT5 A[0]=$abc$218262$lo0 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n7029__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li0_li0
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218262$lo1 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n7032__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li1_li1
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218262$lo2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n7034__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li2_li2
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218262$lo3 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7036__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li3_li3
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218262$lo4 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n7038__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li4_li4
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218262$lo5 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7040__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li5_li5
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218262$lo6 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7042__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li6_li6
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218262$lo7 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=$abc$393652$new_new_n7044__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$236962$li7_li7
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n4958__ A[1]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[2]=$abc$393652$new_new_n4965__ A[3]=$abc$393652$new_new_n7540__ A[4]=$abc$393652$new_new_n4976__ Y=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996
.param INIT_VALUE 11110001111111110000000000000000
.subckt LUT5 A[0]=$abc$218813$lo0 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n7029__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li0_li0
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218813$lo1 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n7032__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li1_li1
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218813$lo2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n7034__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li2_li2
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218813$lo3 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7036__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li3_li3
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218813$lo4 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n7038__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li4_li4
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218813$lo5 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7040__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li5_li5
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218813$lo6 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7042__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li6_li6
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218813$lo7 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=$abc$393652$new_new_n7044__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237020$li7_li7
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT6 A[0]=$abc$393652$new_new_n4964__ A[1]=$abc$393652$new_new_n4961__ A[2]=$abc$393652$new_new_n4958__ A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[4]=$abc$393652$new_new_n7540__ A[5]=$abc$393652$new_new_n4976__ Y=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989
.param INIT_VALUE 0100010001001111111111111111111100000000000000000000000000000000
.subckt LUT5 A[0]=$abc$218544$lo0 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n7029__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li0_li0
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218544$lo1 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n7032__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li1_li1
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218544$lo2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n7034__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li2_li2
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218544$lo3 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7036__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li3_li3
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218544$lo4 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n7038__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li4_li4
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218544$lo5 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7040__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li5_li5
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218544$lo6 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7042__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li6_li6
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218544$lo7 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=$abc$393652$new_new_n7044__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237078$li7_li7
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n4958__ A[1]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[2]=$abc$393652$new_new_n5142__ A[3]=$abc$393652$new_new_n7540__ A[4]=$abc$393652$new_new_n4976__ Y=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003
.param INIT_VALUE 11110001111111110000000000000000
.subckt LUT5 A[0]=$abc$218341$lo0 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[0] A[3]=$abc$393652$new_new_n7029__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li0_li0
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218341$lo1 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=$abc$393652$new_new_n7032__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li1_li1
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218341$lo2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[2] A[3]=$abc$393652$new_new_n7034__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li2_li2
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218341$lo3 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[3] A[3]=$abc$393652$new_new_n7036__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li3_li3
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218341$lo4 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[4] A[3]=$abc$393652$new_new_n7038__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li4_li4
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218341$lo5 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7040__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li5_li5
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218341$lo6 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7042__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li6_li6
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT5 A[0]=$abc$218341$lo7 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=u_8051_core.oc8051_alu1.des1[7] A[3]=$abc$393652$new_new_n7044__ A[4]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$237136$li7_li7
.param INIT_VALUE 00110011101010100000111100001111
.subckt LUT3 A[0]=u_uart_core.u_rxfifo.wr_ptr[0] A[1]=u_uart_core.u_rxfifo.wr_ptr[1] A[2]=u_uart_core.u_rxfifo.wr_ptr[2] Y=$abc$237193$li7_li7
.param INIT_VALUE 01111000
.subckt LUT2 A[0]=$abc$237193$li7_li7 A[1]=u_uart_core.u_rxfifo.grey_wr_ptr[0] Y=$abc$237193$li1_li1
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[0] A[2]=u_uart_core.u_rxfifo.wr_ptr[1] A[3]=u_uart_core.u_rxfifo.wr_ptr[3] Y=$abc$237193$li8_li8
.param INIT_VALUE 0111111110000000
.subckt LUT2 A[0]=$abc$237193$li7_li7 A[1]=$abc$237193$li8_li8 Y=$abc$237193$li2_li2
.param INIT_VALUE 0110
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[3] A[2]=u_uart_core.u_rxfifo.wr_ptr[0] A[3]=u_uart_core.u_rxfifo.wr_ptr[1] A[4]=u_uart_core.u_rxfifo.grey_wr_ptr[4] Y=$abc$237193$li4_li4
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT2 A[0]=$abc$237193$li8_li8 A[1]=$abc$237193$li4_li4 Y=$abc$237193$li3_li3
.param INIT_VALUE 0110
.subckt LUT3 A[0]=$iopadmap$wb_xram_stb A[1]=$iopadmap$wb_xram_be[3] A[2]=$iopadmap$wb_xram_ack Y=$abc$393652$new_new_n7583__
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out A[2]=$iopadmap$wb_xram_adr[7] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out A[4]=$iopadmap$wb_xram_adr[6] A[5]=$abc$393652$new_new_n7583__ Y=$abc$393652$new_new_n7584__
.param INIT_VALUE 0100000100000000000000000100000100000000000000000000000000000000
.subckt LUT5 A[0]=$iopadmap$wb_xram_adr[14] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out A[2]=$iopadmap$wb_xram_adr[10] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7584__ Y=$abc$393652$new_new_n7585__
.param INIT_VALUE 10010000000010010000000000000000
.subckt LUT6 A[0]=$iopadmap$wb_xram_adr[13] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out A[2]=$iopadmap$wb_xram_adr[9] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out A[4]=$iopadmap$wb_xram_adr[12] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out Y=$abc$393652$new_new_n7586__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=$iopadmap$wb_xram_adr[8] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out A[2]=$iopadmap$wb_xram_adr[11] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7585__ A[5]=$abc$393652$new_new_n7586__ Y=$abc$393652$new_new_n7587__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n5029__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5130__ A[4]=$abc$393652$new_new_n5022__ Y=$abc$393652$new_new_n7588__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n7587__ A[1]=$abc$393652$new_new_n7588__ Y=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442
.param INIT_VALUE 1110
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_in A[2]=$abc$393652$new_new_n7588__ Y=$abc$237255$li0_li0
.param INIT_VALUE 11000101
.subckt LUT3 A[0]=$abc$393652$new_new_n7587__ A[1]=$iopadmap$wb_xram_wr A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[0] Y=$abc$393652$new_new_n7591__
.param INIT_VALUE 10000111
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7591__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[1] A[3]=$abc$393652$new_new_n7588__ Y=$abc$237255$li1_li1
.param INIT_VALUE 1010101000111100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7591__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[1] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[0] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[2] A[5]=$abc$393652$new_new_n7588__ Y=$abc$237255$li2_li2
.param INIT_VALUE 1010101010101010101010101010101000111111111100111100000000001100
.subckt LUT5 A[0]=$abc$393652$new_new_n7591__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[1] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[2] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr[3] Y=$abc$393652$new_new_n7594__
.param INIT_VALUE 01111111111111011000000000000010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7594__ A[2]=$abc$393652$new_new_n7588__ Y=$abc$237255$li3_li3
.param INIT_VALUE 10101100
.subckt LUT4 A[0]=$abc$393652$new_new_n5837__ A[1]=$abc$393652$new_new_n5839__ A[2]=$abc$393652$new_new_n4976__ A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$393652$new_new_n7596__
.param INIT_VALUE 1000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[1]=$abc$393652$new_new_n5518__ A[2]=$abc$393652$new_new_n5493__ A[3]=$abc$393652$new_new_n5474__ A[4]=$abc$393652$new_new_n5506__ A[5]=$abc$393652$new_new_n7596__ Y=$abc$393652$new_new_n7597__
.param INIT_VALUE 0000000000000000000000000000000001011111011101010111011101010101
.subckt LUT3 A[0]=$abc$393652$new_new_n5549__ A[1]=$abc$393652$new_new_n5853__ A[2]=$abc$393652$new_new_n7597__ Y=$abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141
.param INIT_VALUE 01001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6723__ A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[3] A[2]=$abc$393652$new_new_n6758__ A[3]=$abc$393652$new_new_n6757__ A[4]=$abc$393652$new_new_n6716__ Y=$abc$393652$new_new_n7599__
.param INIT_VALUE 00001111000011110111011100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5474__ A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[2]=$abc$393652$new_new_n5518__ A[3]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[2] A[4]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[2] A[5]=$abc$393652$new_new_n5844__ Y=$abc$393652$new_new_n7600__
.param INIT_VALUE 1011111110111111000000000000000010111111000000001011111100000000
.subckt LUT6 A[0]=$abc$218341$lo2 A[1]=$abc$393652$new_new_n5867__ A[2]=$abc$393652$new_new_n7599__ A[3]=$abc$393652$new_new_n6745__ A[4]=$abc$393652$new_new_n7600__ A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n7601__
.param INIT_VALUE 0000111100001111000011110000111111111111111111111111111101000100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n5518__ Y=$abc$393652$new_new_n7602__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[3] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[3] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n5493__ Y=$abc$393652$new_new_n7603__
.param INIT_VALUE 1111000011110000101010101010101011111111000000001100110011001100
.subckt LUT3 A[0]=$abc$393652$new_new_n7603__ A[1]=$abc$393652$new_new_n7602__ A[2]=$abc$393652$new_new_n6705__ Y=$abc$393652$new_new_n7604__
.param INIT_VALUE 00111010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[3] A[2]=$abc$393652$new_new_n7604__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n5474__ Y=$abc$393652$new_new_n7605__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n5474__ A[1]=u_8051_core.oc8051_memory_interface1.rd_addr[7] A[2]=$abc$393652$new_new_n5518__ A[3]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_psw1.data[1] A[5]=$abc$393652$new_new_n5844__ Y=$abc$393652$new_new_n7606__
.param INIT_VALUE 1011111110111111000000000000000010111111000000001011111100000000
.subckt LUT4 A[0]=$abc$218341$lo1 A[1]=$abc$393652$new_new_n5867__ A[2]=$abc$393652$new_new_n6734__ A[3]=$abc$393652$new_new_n7606__ Y=$abc$393652$new_new_n7607__
.param INIT_VALUE 0000000000001011
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[1] A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n5474__ Y=$abc$393652$new_new_n7608__
.param INIT_VALUE 10101010110011001111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 A[2]=$abc$393652$new_new_n7608__ A[3]=$abc$393652$new_new_n5518__ A[4]=$abc$393652$new_new_n6707__ Y=$abc$393652$new_new_n7609__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[0] A[3]=$abc$393652$new_new_n5493__ A[4]=$abc$393652$new_new_n5474__ Y=$abc$393652$new_new_n7610__
.param INIT_VALUE 10101010110011001111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[0] A[2]=$abc$393652$new_new_n7610__ A[3]=$abc$393652$new_new_n5518__ A[4]=$abc$393652$new_new_n6707__ Y=$abc$393652$new_new_n7611__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6723__ A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[0] A[2]=$abc$393652$new_new_n6715__ A[3]=$abc$393652$new_new_n6722__ A[4]=$abc$393652$new_new_n6716__ Y=$abc$393652$new_new_n7612__
.param INIT_VALUE 00001111000011110111011100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5493__ A[1]=$abc$393652$new_new_n5518__ A[2]=$abc$393652$new_new_n5506__ A[3]=$abc$393652$new_new_n5474__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[7] Y=$abc$393652$new_new_n7613__
.param INIT_VALUE 10101100000000010000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7612__ A[1]=$abc$393652$new_new_n7611__ A[2]=$abc$393652$new_new_n7609__ A[3]=$abc$393652$new_new_n7607__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n7613__ Y=$abc$393652$new_new_n7614__
.param INIT_VALUE 1111000011110000110011001100110011111111000000001010101010101010
.subckt LUT5 A[0]=$abc$393652$new_new_n7605__ A[1]=$abc$393652$new_new_n7601__ A[2]=$abc$393652$new_new_n7614__ A[3]=$abc$393652$new_new_n7613__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n7615__
.param INIT_VALUE 01010101001100111111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[7] A[2]=u_8051_core.oc8051_alu1.srcAc A[3]=u_8051_core.cy A[4]=$abc$393652$new_new_n5844__ A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n7616__
.param INIT_VALUE 0000000011111111001100110011001111110000111100001010101010101010
.subckt LUT5 A[0]=$abc$218341$lo6 A[1]=$abc$218341$lo7 A[2]=$abc$393652$new_new_n7616__ A[3]=$abc$393652$new_new_n5867__ A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n7617__
.param INIT_VALUE 11001100111100001010101000001111
.subckt LUT5 A[0]=$abc$393652$new_new_n6798__ A[1]=$abc$393652$new_new_n6789__ A[2]=$abc$393652$new_new_n7617__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[4]=$abc$393652$new_new_n6716__ Y=$abc$393652$new_new_n7618__
.param INIT_VALUE 10101010110011000000111100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_acc1.data_out[5] A[2]=$abc$393652$new_new_n6784__ A[3]=$abc$393652$new_new_n6769__ A[4]=$abc$393652$new_new_n6716__ A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n7619__
.param INIT_VALUE 1111000011110000001100110011001100000000111111111010101010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n6785__ A[1]=$abc$393652$new_new_n6723__ A[2]=$abc$393652$new_new_n6768__ A[3]=$abc$393652$new_new_n7619__ A[4]=$abc$393652$new_new_n6716__ A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[0] Y=$abc$393652$new_new_n7620__
.param INIT_VALUE 0000000011111111101010100010001011111111000000000011000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tr1 A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n5518__ Y=$abc$393652$new_new_n7621__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tclk A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tr0 A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.rclk A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n5518__ Y=$abc$393652$new_new_n7622__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[7] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[7] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n5493__ Y=$abc$393652$new_new_n7623__
.param INIT_VALUE 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[5] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[5] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=$abc$393652$new_new_n5493__ Y=$abc$393652$new_new_n7624__
.param INIT_VALUE 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[5] A[3]=u_8051_core.oc8051_sfr1.oc8051_b_register.data_out[7] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n7625__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT5 A[0]=$abc$393652$new_new_n7624__ A[1]=$abc$393652$new_new_n7623__ A[2]=$abc$393652$new_new_n7625__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=$abc$393652$new_new_n5474__ Y=$abc$393652$new_new_n7626__
.param INIT_VALUE 11001100101010100000111100001111
.subckt LUT5 A[0]=$abc$393652$new_new_n7622__ A[1]=$abc$393652$new_new_n7621__ A[2]=$abc$393652$new_new_n7626__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=$abc$393652$new_new_n6707__ Y=$abc$393652$new_new_n7627__
.param INIT_VALUE 00110011010101010000111100001111
.subckt LUT6 A[0]=$abc$393652$new_new_n7620__ A[1]=$abc$393652$new_new_n7618__ A[2]=$abc$393652$new_new_n7627__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[1] A[4]=$abc$393652$new_new_n7613__ A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[2] Y=$abc$393652$new_new_n7628__
.param INIT_VALUE 1111000011110000110011000101010100000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[0] A[1]=u_8051_core.oc8051_alu1.des1[2] A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=u_8051_core.oc8051_alu1.des1[3] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n7629__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des1[4] A[1]=u_8051_core.oc8051_alu1.des1[6] A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=u_8051_core.oc8051_alu1.des1[7] A[4]=u_8051_core.oc8051_memory_interface1.rd_addr[0] A[5]=u_8051_core.oc8051_memory_interface1.rd_addr[1] Y=$abc$393652$new_new_n7630__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.wr_sfr[1] A[2]=$abc$393652$new_new_n5493__ A[3]=$abc$393652$new_new_n5843__ A[4]=$abc$393652$new_new_n5549__ A[5]=$abc$393652$new_new_n5853__ Y=$abc$393652$new_new_n7631__
.param INIT_VALUE 1110111111111111000000000000000011101111111111111110111111111111
.subckt LUT4 A[0]=$abc$393652$new_new_n7629__ A[1]=$abc$393652$new_new_n7630__ A[2]=$abc$393652$new_new_n7631__ A[3]=u_8051_core.oc8051_memory_interface1.rd_addr[2] Y=$abc$393652$new_new_n7632__
.param INIT_VALUE 1111001100000101
.subckt LUT6 A[0]=$abc$393652$new_new_n7615__ A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7628__ A[3]=$abc$393652$new_new_n7632__ A[4]=$abc$393652$new_new_n7596__ A[5]=$abc$393652$new_new_n7631__ Y=$abc$237304$li0_li0
.param INIT_VALUE 1100110011001100111100001111010111111111000000001111111100000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 A[1]=u_8051_core.oc8051_sfr1.pres_ow A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 A[3]=$abc$393652$new_new_n7442__ A[4]=$abc$393652$new_new_n7443__ Y=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840
.param INIT_VALUE 00000000000000001111111101000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[3]=u_8051_core.oc8051_alu1.des1[0] A[4]=$abc$393652$new_new_n7442__ Y=$abc$237346$li0_li0
.param INIT_VALUE 11111111000000001000111110001111
.subckt LUT6 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[1] A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[5]=$abc$393652$new_new_n7442__ Y=$abc$237346$li1_li1
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] Y=$abc$393652$new_new_n7637__
.param INIT_VALUE 01111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[2] A[2]=$abc$393652$new_new_n7637__ A[3]=u_8051_core.oc8051_alu1.des1[2] A[4]=$abc$393652$new_new_n7442__ Y=$abc$237346$li2_li2
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[3] Y=$abc$393652$new_new_n7639__
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[3] A[2]=$abc$393652$new_new_n7639__ A[3]=u_8051_core.oc8051_alu1.des1[3] A[4]=$abc$393652$new_new_n7442__ Y=$abc$237346$li3_li3
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[3] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[4] Y=$abc$393652$new_new_n7641__
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[4] A[2]=$abc$393652$new_new_n7641__ A[3]=u_8051_core.oc8051_alu1.des1[4] A[4]=$abc$393652$new_new_n7442__ Y=$abc$237346$li4_li4
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[3] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[5]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[5] Y=$abc$393652$new_new_n7643__
.param INIT_VALUE 0111111111111111111111111111111110000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[5] A[2]=$abc$393652$new_new_n7643__ A[3]=u_8051_core.oc8051_alu1.des1[5] A[4]=$abc$393652$new_new_n7442__ Y=$abc$237346$li5_li5
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[6] A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7445__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[5]=$abc$393652$new_new_n7442__ Y=$abc$237346$li6_li6
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT3 A[0]=$abc$393652$new_new_n7445__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] Y=$abc$393652$new_new_n7646__
.param INIT_VALUE 01111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7449__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l[7] A[2]=$abc$393652$new_new_n7646__ A[3]=u_8051_core.oc8051_alu1.des1[7] A[4]=$abc$393652$new_new_n7442__ Y=$abc$237346$li7_li7
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT2 A[0]=$abc$393652$new_new_n6960__ A[1]=$iopadmap$reset_out_n Y=$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856
.param INIT_VALUE 1000
.subckt LUT3 A[0]=u_wb_crossbar.master_busy[1] A[1]=$iopadmap$reset_out_n A[2]=$abc$393652$new_new_n5171__ Y=$abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_clkgen.pll_count[10] A[1]=u_clkgen.pll_count[9] A[2]=$abc$393652$new_new_n5351__ A[3]=$abc$216299$lo08 A[4]=$abc$216299$lo11 Y=$abc$393652$new_new_n7650__
.param INIT_VALUE 00010000000000001110111111111111
.subckt LUT3 A[0]=$iopadmap$fastsim_mode A[1]=$abc$393652$new_new_n7650__ A[2]=u_clkgen.configure_st Y=$abc$216299$li11_li11
.param INIT_VALUE 10100011
.subckt LUT5 A[0]=u_clkgen.pll_count[9] A[1]=$abc$393652$new_new_n5351__ A[2]=$abc$216299$lo08 A[3]=u_clkgen.configure_st A[4]=u_clkgen.pll_count[10] Y=$abc$216299$li10_li10
.param INIT_VALUE 00000000101111110000000001000000
.subckt LUT4 A[0]=$abc$393652$new_new_n5351__ A[1]=$abc$216299$lo08 A[2]=u_clkgen.configure_st A[3]=u_clkgen.pll_count[9] Y=$abc$216299$li09_li09
.param INIT_VALUE 0000011100001000
.subckt LUT4 A[0]=$iopadmap$fastsim_mode A[1]=$abc$393652$new_new_n5351__ A[2]=$abc$216299$lo08 A[3]=u_clkgen.configure_st Y=$abc$216299$li08_li08
.param INIT_VALUE 1010101000111100
.subckt LUT5 A[0]=$iopadmap$fastsim_mode A[1]=$abc$393652$new_new_n5350__ A[2]=$abc$216299$lo06 A[3]=$abc$216299$lo07 A[4]=u_clkgen.configure_st Y=$abc$216299$li07_li07
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT3 A[0]=u_clkgen.configure_st A[1]=$abc$393652$new_new_n5350__ A[2]=$abc$216299$lo06 Y=$abc$216299$li06_li06
.param INIT_VALUE 00010100
.subckt LUT6 A[0]=u_clkgen.pll_count[0] A[1]=u_clkgen.pll_count[1] A[2]=u_clkgen.pll_count[3] A[3]=u_clkgen.pll_count[4] A[4]=$abc$216299$lo02 A[5]=u_clkgen.pll_count[5] Y=$abc$393652$new_new_n7657__
.param INIT_VALUE 0000000000000001000000000000000011111111111111101111111111111111
.subckt LUT2 A[0]=u_clkgen.configure_st A[1]=$abc$393652$new_new_n7657__ Y=$abc$216299$li05_li05
.param INIT_VALUE 0001
.subckt LUT6 A[0]=u_clkgen.pll_count[0] A[1]=u_clkgen.pll_count[1] A[2]=u_clkgen.pll_count[3] A[3]=$abc$216299$lo02 A[4]=u_clkgen.configure_st A[5]=u_clkgen.pll_count[4] Y=$abc$216299$li04_li04
.param INIT_VALUE 0000000000000000111111101111111100000000000000000000000100000000
.subckt LUT5 A[0]=u_clkgen.pll_count[0] A[1]=u_clkgen.pll_count[1] A[2]=$abc$216299$lo02 A[3]=u_clkgen.configure_st A[4]=u_clkgen.pll_count[3] Y=$abc$216299$li03_li03
.param INIT_VALUE 00000000111011110000000000010000
.subckt LUT5 A[0]=$iopadmap$fastsim_mode A[1]=u_clkgen.pll_count[0] A[2]=u_clkgen.pll_count[1] A[3]=$abc$216299$lo02 A[4]=u_clkgen.configure_st Y=$abc$216299$li02_li02
.param INIT_VALUE 10101010101010101111110000000011
.subckt LUT3 A[0]=u_clkgen.configure_st A[1]=u_clkgen.pll_count[0] A[2]=u_clkgen.pll_count[1] Y=$abc$216299$li01_li01
.param INIT_VALUE 01000001
.subckt LUT2 A[0]=u_clkgen.configure_st A[1]=u_clkgen.pll_count[0] Y=$abc$216299$li00_li00
.param INIT_VALUE 0001
.subckt LUT4 A[0]=$iopadmap$mastermode A[1]=u_clkgen.wait_pll_st A[2]=u_clkgen.pll_done A[3]=u_clkgen.slave_run_st Y=$abc$237400$li1_li1
.param INIT_VALUE 1111111101000000
.subckt LUT3 A[0]=u_clkgen.pll_done A[1]=u_clkgen.wait_pll_st A[2]=u_clkgen.configure_st Y=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803
.param INIT_VALUE 11110100
.subckt LUT4 A[0]=u_clkgen.pll_done A[1]=u_clkgen.wait_pll_st A[2]=$iopadmap$mastermode A[3]=u_clkgen.run_st Y=$abc$237400$li4_li4
.param INIT_VALUE 1111111110000000
.subckt LUT2 A[0]=u_clkgen.slave_run_st A[1]=u_clkgen.run_st Y=$abc$237400$li5_li5
.param INIT_VALUE 1110
.subckt LUT5 A[0]=$iopadmap$wb_xram_adr[9] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out A[3]=$iopadmap$wb_xram_adr[6] A[4]=$abc$393652$new_new_n7583__ Y=$abc$393652$new_new_n7668__
.param INIT_VALUE 10010000000010010000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out A[1]=$iopadmap$wb_xram_adr[13] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out A[4]=$iopadmap$wb_xram_adr[7] A[5]=$abc$393652$new_new_n7668__ Y=$abc$393652$new_new_n7669__
.param INIT_VALUE 0100000100000000000000000100000100000000000000000000000000000000
.subckt LUT6 A[0]=$iopadmap$wb_xram_adr[14] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out A[2]=$iopadmap$wb_xram_adr[8] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out A[4]=$iopadmap$wb_xram_adr[11] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out Y=$abc$393652$new_new_n7670__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 A[0]=$iopadmap$wb_xram_adr[12] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out A[2]=$iopadmap$wb_xram_adr[10] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7669__ A[5]=$abc$393652$new_new_n7670__ Y=$abc$393652$new_new_n7671__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n5029__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5227__ A[4]=$abc$393652$new_new_n5022__ Y=$abc$393652$new_new_n7672__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n7671__ A[1]=$abc$393652$new_new_n7672__ Y=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426
.param INIT_VALUE 1110
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in A[2]=$abc$393652$new_new_n7672__ Y=$abc$237455$li0_li0
.param INIT_VALUE 11000101
.subckt LUT2 A[0]=$abc$393652$new_new_n7671__ A[1]=$iopadmap$wb_xram_wr Y=$abc$393652$new_new_n7675__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7675__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[1] A[4]=$abc$393652$new_new_n7672__ Y=$abc$237455$li1_li1
.param INIT_VALUE 10101010101010100011110011000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7675__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[2] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[1] A[5]=$abc$393652$new_new_n7672__ Y=$abc$237455$li2_li2
.param INIT_VALUE 1010101010101010101010101010101000111111110000001111110000000011
.subckt LUT5 A[0]=$abc$393652$new_new_n7675__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[0] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[2] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[3] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr[1] Y=$abc$393652$new_new_n7678__
.param INIT_VALUE 01111111100000001111111000000001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_in A[1]=$abc$393652$new_new_n7678__ A[2]=$abc$393652$new_new_n7672__ Y=$abc$237455$li3_li3
.param INIT_VALUE 10101100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358
.param INIT_VALUE 1111111110110000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[2] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rxd[6] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$237502$li0_li0
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[3] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rxd[7] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$237502$li1_li1
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382
.param INIT_VALUE 1101110011001111
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[2] A[2]=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325 Y=$abc$237548$li0_li0
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[3] A[2]=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325 Y=$abc$237548$li1_li1
.param INIT_VALUE 11001010
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[2]=$abc$393652$new_new_n5343__ A[3]=$abc$393652$new_new_n5342__ Y=$abc$393652$new_new_n7686__
.param INIT_VALUE 0001000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[15] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=$abc$393652$new_new_n7686__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel Y=$abc$393652$new_new_n7687__
.param INIT_VALUE 11101111000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5348__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out A[2]=$abc$393652$new_new_n7074__ A[3]=$abc$393652$new_new_n7687__ A[4]=$abc$393652$new_new_n5261__ Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf
.param INIT_VALUE 11111111000011110111011100000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.wait_data A[1]=u_8051_core.oc8051_decoder1.wr_sfr[1] A[2]=u_8051_core.oc8051_decoder1.wr_sfr[0] A[3]=$abc$393652$new_new_n7540__ A[4]=$abc$393652$new_new_n5434__ A[5]=$abc$393652$new_new_n5542__ Y=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122
.param INIT_VALUE 1111111101000000010000000100000001000000010000000100000001000000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[7] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[15]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[6] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[14]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[5] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[13]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[4] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[12]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[3] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[11]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[2] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[10]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[1] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[9]
.param INIT_VALUE 00010000
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[3] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi[0] Y=$abc$216875$auto$rtlil.cc:2491:Mux$146191[8]
.param INIT_VALUE 00010000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[6] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[4] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tr1 A[3]=u_8051_core.oc8051_sfr1.pres_ow A[4]=$abc$393652$new_new_n7006__ A[5]=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941 Y=$abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930
.param INIT_VALUE 1111111111111111111111111111111111111111111111110001000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n7007__ A[1]=$abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930 Y=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$393652$new_new_n7009__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[5] Y=$abc$393652$new_new_n7700__
.param INIT_VALUE 1000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[4] A[1]=$abc$393652$new_new_n7700__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[5] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[6] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[7] Y=$abc$393652$new_new_n7701__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[0] A[1]=$abc$393652$new_new_n7701__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] A[3]=u_8051_core.oc8051_alu1.des1[0] A[4]=$abc$393652$new_new_n7006__ Y=$abc$237759$li0_li0
.param INIT_VALUE 11111111000000001000111110001111
.subckt LUT6 A[0]=$abc$393652$new_new_n7701__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[1] A[2]=u_8051_core.oc8051_alu1.des1[1] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[1] A[5]=$abc$393652$new_new_n7006__ Y=$abc$237759$li1_li1
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[2] Y=$abc$393652$new_new_n7704__
.param INIT_VALUE 01111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7701__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[2] A[2]=$abc$393652$new_new_n7704__ A[3]=u_8051_core.oc8051_alu1.des1[2] A[4]=$abc$393652$new_new_n7006__ Y=$abc$237759$li2_li2
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[3] Y=$abc$393652$new_new_n7706__
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7701__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[3] A[2]=$abc$393652$new_new_n7706__ A[3]=u_8051_core.oc8051_alu1.des1[3] A[4]=$abc$393652$new_new_n7006__ Y=$abc$237759$li3_li3
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[1] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[2] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[3] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[4] Y=$abc$393652$new_new_n7708__
.param INIT_VALUE 01111111111111111000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7701__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[4] A[2]=$abc$393652$new_new_n7708__ A[3]=u_8051_core.oc8051_alu1.des1[4] A[4]=$abc$393652$new_new_n7006__ Y=$abc$237759$li4_li4
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT2 A[0]=$abc$393652$new_new_n7441__ A[1]=$abc$393652$new_new_n5355__ Y=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854
.param INIT_VALUE 1000
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[0] A[1]=u_8051_core.oc8051_alu1.des1[0] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li0_li0
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[1] A[1]=u_8051_core.oc8051_alu1.des1[1] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li1_li1
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[2] A[1]=u_8051_core.oc8051_alu1.des1[2] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li2_li2
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[3] A[1]=u_8051_core.oc8051_alu1.des1[3] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li3_li3
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[4] A[1]=u_8051_core.oc8051_alu1.des1[4] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li4_li4
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[5] A[1]=u_8051_core.oc8051_alu1.des1[5] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li5_li5
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[6] A[1]=u_8051_core.oc8051_alu1.des1[6] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li6_li6
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tl2[7] A[1]=u_8051_core.oc8051_alu1.des1[7] A[2]=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854 Y=$abc$237808$li7_li7
.param INIT_VALUE 11001010
.subckt LUT4 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n7242__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 0100000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] A[3]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv A[4]=$abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358 Y=$abc$207647$li29_li29
.param INIT_VALUE 00011100000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.bcnt[1] A[1]=u_eth_dut.u_eth_parser.bcnt[3] A[2]=$abc$393652$new_new_n6588__ A[3]=u_eth_dut.u_eth_parser.bcnt[2] A[4]=$abc$393652$new_new_n4857__ A[5]=u_wb_gmac_rx.mem_rd Y=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741
.param INIT_VALUE 1111111111111111010000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_eth_parser.bcnt[1] A[1]=$abc$393652$new_new_n6588__ A[2]=u_eth_dut.u_eth_parser.bcnt[2] A[3]=u_eth_dut.u_eth_parser.bcnt[3] A[4]=u_eth_dut.u_eth_parser.bcnt[0] Y=$abc$393652$new_new_n7722__
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT2 A[0]=u_eth_dut.app_rxfifo_rdata_o[7] A[1]=u_eth_dut.app_rxfifo_rdata_o[6] Y=$abc$393652$new_new_n7723__
.param INIT_VALUE 0001
.subckt LUT5 A[0]=u_eth_dut.app_rxfifo_rdata_o[5] A[1]=u_eth_dut.app_rxfifo_rdata_o[4] A[2]=u_eth_dut.app_rxfifo_rdata_o[0] A[3]=$abc$393652$new_new_n4857__ A[4]=$abc$393652$new_new_n7723__ Y=$abc$393652$new_new_n7724__
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.arpf A[1]=u_eth_dut.app_rxfifo_rdata_o[3] A[2]=u_eth_dut.app_rxfifo_rdata_o[2] A[3]=u_eth_dut.app_rxfifo_rdata_o[1] A[4]=$abc$393652$new_new_n7722__ A[5]=$abc$393652$new_new_n7724__ Y=$abc$237978$li0_li0
.param INIT_VALUE 0010000000000000000000000000110000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_eth_parser.ipv4f A[1]=u_eth_dut.app_rxfifo_rdata_o[2] A[2]=u_eth_dut.app_rxfifo_rdata_o[1] A[3]=u_eth_dut.app_rxfifo_rdata_o[3] A[4]=$abc$393652$new_new_n7722__ A[5]=$abc$393652$new_new_n7724__ Y=$abc$237978$li1_li1
.param INIT_VALUE 0000000000000010000000110000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5027__ A[1]=$abc$393652$new_new_n5029__ A[2]=$abc$393652$new_new_n5026__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5022__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li12_li12
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li11_li11
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li10_li10
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[11] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li09_li09
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[10] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li08_li08
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[9] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li07_li07
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int[8] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_wb_gmac_rx.state[3] Y=$abc$216689$li06_li06
.param INIT_VALUE 11001010
.subckt LUT4 A[0]=u_eth_dut.u_mac_txfifo.full_q A[1]=$abc$393652$new_new_n4839__ A[2]=u_wb_gmac_tx.mem_wr A[3]=$abc$393652$new_new_n4840__ Y=$abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189
.param INIT_VALUE 1100101000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4841__ A[1]=$abc$204592$auto$rtlil.cc:2574:NotGate$201598 A[2]=$abc$393652$new_new_n6235__ A[3]=u_wb_gmac_tx.state[2] Y=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633
.param INIT_VALUE 0000101000000011
.subckt LUT3 A[0]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[3] A[1]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[4] A[2]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[5] Y=$abc$393652$new_new_n7737__
.param INIT_VALUE 10010110
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[1]=$abc$393652$new_new_n7737__ A[2]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[0] A[3]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[1] A[4]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[2] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] Y=$abc$393652$new_new_n7738__
.param INIT_VALUE 0010111011101010111000100010110010111000100000111000101110111010
.subckt LUT5 A[0]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[0] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[2]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[1] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[4]=$abc$393652$new_new_n7738__ Y=$abc$393652$new_new_n7739__
.param INIT_VALUE 11011110111011011111001100111111
.subckt LUT5 A[0]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[1] A[1]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[0] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$393652$new_new_n7740__
.param INIT_VALUE 00001111000111010101010111010001
.subckt LUT5 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[2] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=$abc$393652$new_new_n7737__ A[4]=$abc$393652$new_new_n7740__ Y=$abc$393652$new_new_n7741__
.param INIT_VALUE 00111111000011000101111100000101
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[5] A[1]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[4] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[3]=$abc$393652$new_new_n7741__ A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[5]=u_eth_dut.u_mac_rxfifo.grey_wr_ptr[5] Y=$abc$393652$new_new_n7742__
.param INIT_VALUE 1011001101110101111010101011001111011100111010100111010111011100
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.full_q A[1]=$abc$393652$new_new_n7739__ A[2]=u_eth_dut.u_mac_rxfifo.sync_rd_ptr_1[0] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[4]=$abc$393652$new_new_n7742__ A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207
.param INIT_VALUE 0000000000000000000000110011000000000000000000001010101010101010
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt[0] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371
.param INIT_VALUE 1100111011111100
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[4] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$238234$li0_li0
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[5] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$238234$li1_li1
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] A[1]=$abc$217792$auto$rtlil.cc:2384:Not$22059 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] Y=$abc$238275$li0_li0
.param INIT_VALUE 01001111
.subckt LUT4 A[0]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[1] A[3]=$abc$217792$auto$rtlil.cc:2384:Not$22059 Y=$abc$238275$li1_li1
.param INIT_VALUE 0010100011000011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[1] A[1]=$abc$393652$new_new_n5338__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rcv_vld A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[2] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out Y=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257
.param INIT_VALUE 1111111111111111010000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] A[1]=u_8051_core.oc8051_alu1.oc8051_div1.cycle[1] Y=$abc$238367$li1_li1
.param INIT_VALUE 0110
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] A[1]=$abc$393652$new_new_n6979__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[3]=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906 Y=$abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891
.param INIT_VALUE 1111111000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7517__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[5] A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n6981__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] A[5]=$abc$393652$new_new_n6979__ Y=$abc$238407$li0_li0
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT3 A[0]=$abc$393652$new_new_n6981__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6] Y=$abc$393652$new_new_n7753__
.param INIT_VALUE 01111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7517__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[6] A[2]=$abc$393652$new_new_n7753__ A[3]=u_8051_core.oc8051_alu1.des1[6] A[4]=$abc$393652$new_new_n6979__ Y=$abc$238407$li1_li1
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT4 A[0]=$abc$393652$new_new_n6981__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[7] Y=$abc$393652$new_new_n7755__
.param INIT_VALUE 0111111110000000
.subckt LUT5 A[0]=$abc$393652$new_new_n7517__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[7] A[2]=$abc$393652$new_new_n7755__ A[3]=u_8051_core.oc8051_alu1.des1[7] A[4]=$abc$393652$new_new_n6979__ Y=$abc$238407$li2_li2
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc_buf[7] A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[10] A[4]=$abc$393652$new_new_n7399__ A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[11] Y=$abc$393652$new_new_n7757__
.param INIT_VALUE 1000000000000000000000000000000011111111111111111111111111111110
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n7757__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[11] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[12] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][12]
.param INIT_VALUE 1011111001000001
.subckt LUT5 A[0]=$abc$393652$new_new_n7399__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[7] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[10] Y=$abc$393652$new_new_n7759__
.param INIT_VALUE 01111111111111111111111111111110
.subckt LUT3 A[0]=$abc$393652$new_new_n7759__ A[1]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[11] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][11]
.param INIT_VALUE 11100001
.subckt LUT4 A[0]=$abc$393652$new_new_n7410__ A[1]=$abc$393652$new_new_n7403__ A[2]=u_8051_core.oc8051_memory_interface1.pc[11] A[3]=u_8051_core.oc8051_memory_interface1.pc[10] Y=$abc$393652$new_new_n7761__
.param INIT_VALUE 1101001010110100
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des2[3] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[3] A[2]=$abc$393652$new_new_n7761__ A[3]=$abc$393652$new_new_n7159__ A[4]=$abc$393652$new_new_n7162__ Y=$abc$393652$new_new_n7762__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT5 A[0]=$abc$393652$new_new_n7762__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[10] A[2]=$abc$393652$new_new_n5966__ A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[11] A[4]=$abc$393652$new_new_n5857__ Y=$abc$238447$li0_li0
.param INIT_VALUE 10101010101010100011111111000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7410__ A[1]=u_8051_core.oc8051_memory_interface1.pc[10] A[2]=u_8051_core.oc8051_memory_interface1.pc[11] A[3]=$abc$393652$new_new_n7403__ Y=$abc$393652$new_new_n7764__
.param INIT_VALUE 1111111001111111
.subckt LUT6 A[0]=$abc$393652$new_new_n5973__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[12] A[2]=$abc$393652$new_new_n7764__ A[3]=u_8051_core.oc8051_memory_interface1.pc[12] A[4]=$abc$393652$new_new_n7162__ A[5]=$abc$393652$new_new_n5857__ Y=$abc$393652$new_new_n7765__
.param INIT_VALUE 0000111111110000111111111111111110011001100110011001100110011001
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des2[4] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[4] A[2]=$abc$393652$new_new_n7765__ A[3]=$abc$393652$new_new_n7162__ A[4]=$abc$393652$new_new_n7159__ A[5]=$abc$393652$new_new_n5857__ Y=$abc$238447$li1_li1
.param INIT_VALUE 0000111111001111000011111010111100001111000011110000111100001111
.subckt LUT4 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n7242__ A[3]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 0001000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[6] A[3]=$iopadmap$phy_tx_en A[4]=$abc$393652$new_new_n5211__ A[5]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[7] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][7]
.param INIT_VALUE 1111000010111000111111111011101100001111100010110000000010001000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out A[1]=$iopadmap$phy_tx_en A[2]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] A[3]=$abc$393652$new_new_n5211__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[6] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][6]
.param INIT_VALUE 00100000111011111110111100100000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[4] A[3]=$iopadmap$phy_tx_en A[4]=$abc$393652$new_new_n5210__ A[5]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[5] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][5]
.param INIT_VALUE 1111000010111000111111111011101100001111100010110000000010001000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out A[1]=$iopadmap$phy_tx_en A[2]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] A[3]=$abc$393652$new_new_n5210__ A[4]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[4] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][4]
.param INIT_VALUE 00100000111011111110111100100000
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[0] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[2] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[1] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[3] Y=$abc$393652$new_new_n7772__
.param INIT_VALUE 0000000111111110
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7772__ A[2]=$iopadmap$phy_tx_en A[3]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][3]
.param INIT_VALUE 0011101000110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] A[2]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[0] A[3]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[1] A[4]=$iopadmap$phy_tx_en A[5]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[2] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][2]
.param INIT_VALUE 1111111111110000101110111011100000000000000011111000100010001011
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] A[2]=$iopadmap$phy_tx_en A[3]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[1] A[4]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[0] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][1]
.param INIT_VALUE 11111011000010000000100011111011
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.dfl_cntr[0] A[2]=$iopadmap$phy_tx_en A[3]=u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[4] Y=$abc$210796$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$0\dfl_cntr[7:0][0]
.param INIT_VALUE 0011101000110011
.subckt LUT6 A[0]=$abc$393652$new_new_n5121__ A[1]=$abc$393652$new_new_n5122__ A[2]=$abc$393652$new_new_n5123__ A[3]=$abc$393652$new_new_n5125__ A[4]=$abc$393652$new_new_n5124__ A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$393652$new_new_n7777__
.param INIT_VALUE 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[2] A[1]=$iopadmap$ext_reg_be[2] A[2]=$abc$393652$new_new_n5120__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=$abc$393652$new_new_n7777__ Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[16] A[1]=$iopadmap$ext_reg_wdata[16] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[17] A[1]=$iopadmap$ext_reg_wdata[17] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[18] A[1]=$iopadmap$ext_reg_wdata[18] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[19] A[1]=$iopadmap$ext_reg_wdata[19] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[20] A[1]=$iopadmap$ext_reg_wdata[20] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[21] A[1]=$iopadmap$ext_reg_wdata[21] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[22] A[1]=$iopadmap$ext_reg_wdata[22] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[23] A[1]=$iopadmap$ext_reg_wdata[23] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[0] A[1]=$iopadmap$ext_reg_be[0] A[2]=$abc$393652$new_new_n4869__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=$abc$393652$new_new_n7777__ Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[0] A[1]=$iopadmap$ext_reg_wdata[0] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[1] A[1]=$iopadmap$ext_reg_wdata[1] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[2] A[1]=$iopadmap$ext_reg_wdata[2] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[3] A[1]=$iopadmap$ext_reg_wdata[3] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[4] A[1]=$iopadmap$ext_reg_wdata[4] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[5] A[1]=$iopadmap$ext_reg_wdata[5] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[6] A[1]=$iopadmap$ext_reg_wdata[6] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[7] A[1]=$iopadmap$ext_reg_wdata[7] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[1] A[1]=$iopadmap$ext_reg_be[1] A[2]=$abc$393652$new_new_n5023__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=$abc$393652$new_new_n7777__ Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[8] A[1]=$iopadmap$ext_reg_wdata[8] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[9] A[1]=$iopadmap$ext_reg_wdata[9] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[10] A[1]=$iopadmap$ext_reg_wdata[10] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[11] A[1]=$iopadmap$ext_reg_wdata[11] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[12] A[1]=$iopadmap$ext_reg_wdata[12] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[13] A[1]=$iopadmap$ext_reg_wdata[13] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[14] A[1]=$iopadmap$ext_reg_wdata[14] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[15] A[1]=$iopadmap$ext_reg_wdata[15] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_in
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n6335__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] Y=$abc$393652$new_new_n7805__
.param INIT_VALUE 11111111111111000001001111110011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[3] A[2]=u_eth_dut.u_mac_core.u_mii_intf.rxd[2] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] A[5]=u_eth_dut.u_mac_core.u_mii_intf.rxd[0] Y=$abc$393652$new_new_n7806__
.param INIT_VALUE 1011101000000000000000001011101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n6336__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.rxd[1] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out A[3]=$abc$393652$new_new_n7806__ A[4]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv Y=$abc$393652$new_new_n7807__
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_mii_intf.rxd[7] A[1]=$abc$393652$new_new_n6333__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[3]=$abc$393652$new_new_n7805__ A[4]=$abc$393652$new_new_n7807__ Y=$abc$238733$li0_li0
.param INIT_VALUE 01001111111111110000000011111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6337__ A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] Y=$abc$238733$li1_li1
.param INIT_VALUE 0000000000000000000000001111111100001111000011111000100000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out A[1]=$abc$393652$new_new_n6337__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[0] A[3]=u_eth_dut.u_mac_core.u_mii_intf.rx_dv A[4]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[1] A[5]=u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st[2] Y=$abc$238733$li2_li2
.param INIT_VALUE 0000000000000000111111110000000000000000000000000100000001000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5939__ A[1]=$abc$393652$new_new_n5857__ A[2]=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200 Y=$abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207
.param INIT_VALUE 11010000
.subckt LUT5 A[0]=$abc$393652$new_new_n7757__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[11] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[12] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[13] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[14] Y=$abc$393652$new_new_n7812__
.param INIT_VALUE 01111111111111111111111111111110
.subckt LUT3 A[0]=$abc$393652$new_new_n7812__ A[1]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[15] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][15]
.param INIT_VALUE 11100001
.subckt LUT6 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=$abc$393652$new_new_n7757__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[11] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[12] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[13] A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[14] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][14]
.param INIT_VALUE 1011111111111111111111111111111001000000000000000000000000000001
.subckt LUT4 A[0]=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][12] A[1]=$abc$393652$new_new_n7757__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[13] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[12] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][13]
.param INIT_VALUE 1011010011010010
.subckt LUT4 A[0]=$abc$393652$new_new_n7764__ A[1]=u_8051_core.oc8051_memory_interface1.pc[10] A[2]=u_8051_core.oc8051_memory_interface1.pc[12] A[3]=u_8051_core.oc8051_memory_interface1.pc[13] Y=$abc$393652$new_new_n7816__
.param INIT_VALUE 0100000110111110
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des2[5] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[5] A[2]=$abc$393652$new_new_n7816__ A[3]=$abc$393652$new_new_n7162__ A[4]=$abc$393652$new_new_n7159__ Y=$abc$393652$new_new_n7817__
.param INIT_VALUE 00001100110011000000111110101010
.subckt LUT6 A[0]=$abc$393652$new_new_n5959__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[8] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[9] A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[10] A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[11] A[5]=u_8051_core.oc8051_memory_interface1.pc_buf[12] Y=$abc$393652$new_new_n7818__
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7817__ A[1]=$abc$393652$new_new_n7818__ A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[13] A[3]=$abc$393652$new_new_n5857__ Y=$abc$238769$li0_li0
.param INIT_VALUE 1010101000111100
.subckt LUT4 A[0]=$abc$393652$new_new_n7764__ A[1]=$abc$393652$new_new_n7410__ A[2]=u_8051_core.oc8051_memory_interface1.pc[12] A[3]=u_8051_core.oc8051_memory_interface1.pc[13] Y=$abc$393652$new_new_n7820__
.param INIT_VALUE 0100000000000001
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.des2[6] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[6] A[2]=$abc$393652$new_new_n7159__ A[3]=$abc$393652$new_new_n7820__ A[4]=u_8051_core.oc8051_memory_interface1.pc[14] A[5]=$abc$393652$new_new_n7162__ Y=$abc$393652$new_new_n7821__
.param INIT_VALUE 1111111100000000000000001111111100110101001101010011010100110101
.subckt LUT5 A[0]=$abc$393652$new_new_n7821__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[13] A[2]=$abc$393652$new_new_n7818__ A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[14] A[4]=$abc$393652$new_new_n5857__ Y=$abc$238769$li1_li1
.param INIT_VALUE 01010101010101010011111111000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7820__ A[1]=$abc$393652$new_new_n7170__ A[2]=u_8051_core.oc8051_memory_interface1.pc[14] A[3]=u_8051_core.oc8051_memory_interface1.pc[15] Y=$abc$393652$new_new_n7823__
.param INIT_VALUE 0111110110000010
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.des2[7] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[7] A[2]=$abc$393652$new_new_n7823__ A[3]=$abc$393652$new_new_n7159__ A[4]=$abc$393652$new_new_n7162__ Y=$abc$393652$new_new_n7824__
.param INIT_VALUE 11110000111100001100110010101010
.subckt LUT6 A[0]=$abc$393652$new_new_n7824__ A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[13] A[2]=u_8051_core.oc8051_memory_interface1.pc_buf[14] A[3]=$abc$393652$new_new_n7818__ A[4]=u_8051_core.oc8051_memory_interface1.pc_buf[15] A[5]=$abc$393652$new_new_n5857__ Y=$abc$238769$li2_li2
.param INIT_VALUE 1010101010101010101010101010101000111111111111111100000000000000
.subckt LUT3 A[0]=u_eth_dut.u_eth_parser.mac_da_bc A[1]=u_eth_dut.u_eth_parser.mac_da_mc A[2]=u_eth_dut.u_eth_parser.mac_da_match Y=$abc$238807$li12_li12
.param INIT_VALUE 11110100
.subckt LUT3 A[0]=u_eth_dut.u_eth_parser.mac_da_bc A[1]=u_eth_dut.u_eth_parser.mac_da_mc A[2]=u_eth_dut.u_eth_parser.mac_da_match Y=$abc$238807$li13_li13
.param INIT_VALUE 11110001
.subckt LUT3 A[0]=u_eth_dut.u_eth_parser.mac_sa_bc A[1]=u_eth_dut.u_eth_parser.mac_sa_mc A[2]=u_eth_dut.u_eth_parser.mac_sa_match Y=$abc$238807$li14_li14
.param INIT_VALUE 11110100
.subckt LUT3 A[0]=u_eth_dut.u_eth_parser.mac_sa_bc A[1]=u_eth_dut.u_eth_parser.mac_sa_mc A[2]=u_eth_dut.u_eth_parser.mac_sa_match Y=$abc$238807$li15_li15
.param INIT_VALUE 11110001
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[3] A[1]=$iopadmap$ext_reg_be[3] A[2]=$abc$393652$new_new_n5930__ A[3]=u_wb_crossbar.slave_mx_id[4][1] A[4]=u_wb_crossbar.slave_mx_id[4][0] A[5]=$abc$393652$new_new_n5025__ Y=$abc$393652$new_new_n7830__
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5027__ A[1]=$abc$393652$new_new_n5029__ A[2]=$abc$393652$new_new_n7830__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5022__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[14] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li12_li12
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[13] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li11_li11
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[12] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li10_li10
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[11] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li09_li09
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[10] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li08_li08
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[9] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li07_li07
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_wb_gmac_tx.mem_addr[8] A[2]=u_wb_gmac_tx.state[2] Y=$abc$216584$li06_li06
.param INIT_VALUE 11001010
.subckt LUT2 A[0]=u_uart_core.u_rxfifo.sync_rd_ptr_1[4] A[1]=u_uart_core.u_rxfifo.sync_rd_ptr_1[3] Y=$abc$393652$new_new_n7839__
.param INIT_VALUE 1001
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.sync_rd_ptr_1[0] A[1]=u_uart_core.u_rxfifo.sync_rd_ptr_1[1] A[2]=u_uart_core.u_rxfifo.sync_rd_ptr_1[2] A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=$abc$393652$new_new_n7839__ A[5]=u_uart_core.u_rxfifo.wr_ptr[3] Y=$abc$393652$new_new_n7840__
.param INIT_VALUE 0011001010101010101101011100001101011011001111000010001110101010
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.wr_ptr[0] A[1]=u_uart_core.u_rxfifo.sync_rd_ptr_1[1] A[2]=$abc$393652$new_new_n7840__ A[3]=u_uart_core.u_rxfifo.wr_ptr[1] A[4]=u_uart_core.u_rxfifo.wr_ptr[2] A[5]=u_uart_core.u_rxfifo.sync_rd_ptr_1[0] Y=$abc$393652$new_new_n7841__
.param INIT_VALUE 1111111111111001111111110111111011101101111111110011111111111111
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[1] A[1]=u_uart_core.u_rxfifo.wr_ptr[0] A[2]=u_uart_core.u_rxfifo.sync_rd_ptr_1[0] A[3]=u_uart_core.u_rxfifo.sync_rd_ptr_1[1] A[4]=u_uart_core.u_rxfifo.wr_ptr[2] Y=$abc$393652$new_new_n7842__
.param INIT_VALUE 11101111101010001010100011101111
.subckt LUT6 A[0]=$abc$393652$new_new_n7839__ A[1]=$abc$393652$new_new_n7842__ A[2]=u_uart_core.u_rxfifo.wr_ptr[2] A[3]=u_uart_core.u_rxfifo.wr_ptr[3] A[4]=u_uart_core.u_rxfifo.sync_rd_ptr_1[2] A[5]=u_uart_core.u_rxfifo.grey_wr_ptr[4] Y=$abc$393652$new_new_n7843__
.param INIT_VALUE 1111111010000000111010101010100000000001011111110001010101010111
.subckt LUT5 A[0]=$abc$393652$new_new_n7841__ A[1]=u_uart_core.u_rxfifo.full_q A[2]=u_uart_core.u_rxfsm.fifo_wr A[3]=$abc$393652$new_new_n7843__ A[4]=u_uart_core.u_rxfifo.sync_rd_ptr_1[4] Y=$abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942
.param INIT_VALUE 01011100000000000000000001011100
.subckt LUT3 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6165__ Y=$abc$393652$new_new_n7845__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out A[2]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[4]=$abc$393652$new_new_n7845__ A[5]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 Y=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090
.param INIT_VALUE 1010000000000000000000000000000011000100010001000100010001000100
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[5] A[1]=u_wb_crossbar.slave_mx_id[2][0] A[2]=$abc$393652$new_new_n5121__ A[3]=$abc$393652$new_new_n5122__ A[4]=$abc$393652$new_new_n5125__ Y=$abc$393652$new_new_n7847__
.param INIT_VALUE 00000000000001110000000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_memory_interface1.dadr_ot[5] A[1]=u_wb_crossbar.slave_mx_id[2][0] A[2]=$abc$393652$new_new_n5121__ A[3]=$abc$393652$new_new_n5122__ Y=$abc$393652$new_new_n7848__
.param INIT_VALUE 0000011100000000
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[7] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[7]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[6] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[6]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[5] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[5]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[4] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[4]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[3] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[3]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[2] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[2]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[1] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[1]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[0] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[0]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[31] A[1]=$iopadmap$ext_reg_wdata[31] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=u_spi_core.u_cfg.u_spi_ctrl_req.cpu_req
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_rx.wbo_din[31] A[1]=u_wb_gmac_rx.wbo_be[3] A[2]=$iopadmap$ext_reg_wdata[31] A[3]=$iopadmap$ext_reg_be[3] A[4]=u_wb_crossbar.slave_mx_id[2][1] Y=$abc$393652$new_new_n7858__
.param INIT_VALUE 00001111111111110111011101110111
.subckt LUT5 A[0]=$abc$393652$new_new_n5930__ A[1]=u_8051_core.oc8051_memory_interface1.ddat_o[7] A[2]=$abc$393652$new_new_n7858__ A[3]=u_wb_crossbar.slave_mx_id[2][0] A[4]=$abc$393652$new_new_n7777__ Y=$abc$239006$flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$0\data_out[0:0]
.param INIT_VALUE 10001000000011110000000000000000
.subckt LUT6 A[0]=$abc$204592$lo31 A[1]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.clk_cnt[1] A[3]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out A[4]=u_spi_core.u_spi_ctrl.clk_cnt[3] A[5]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out Y=$abc$393652$new_new_n7860__
.param INIT_VALUE 0110000000000110000000000000000000000000000000000110000000000110
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.clk_cnt[2] A[1]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.clk_cnt[5] A[3]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out A[4]=$abc$393652$new_new_n7860__ A[5]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out Y=$abc$393652$new_new_n7861__
.param INIT_VALUE 1001000000001001000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=u_spi_core.u_spi_ctrl.clk_cnt[4] A[1]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out A[2]=$abc$204592$auto$rtlil.cc:2574:NotGate$201632 A[3]=$abc$393652$new_new_n7861__ Y=$abc$204592$li38_li38
.param INIT_VALUE 1001000000000000
.subckt LUT2 A[0]=$abc$204592$auto$rtlil.cc:2574:NotGate$201632 A[1]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out Y=$abc$204592$li37_li37
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$204592$lo31 A[1]=u_spi_core.u_spi_ctrl.clk_cnt[1] A[2]=u_spi_core.u_spi_ctrl.clk_cnt[2] A[3]=u_spi_core.u_spi_ctrl.clk_cnt[3] A[4]=u_spi_core.u_spi_ctrl.clk_cnt[4] A[5]=u_spi_core.u_spi_ctrl.clk_cnt[5] Y=$abc$393652$new_new_n7864__
.param INIT_VALUE 0100000000000000000000000000000010111111111111111111111111111111
.subckt LUT2 A[0]=$abc$204592$li38_li38 A[1]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out Y=$abc$393652$new_new_n7865__
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$393652$new_new_n7864__ A[1]=$abc$393652$new_new_n7865__ Y=$abc$204592$li36_li36
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$204592$lo31 A[1]=u_spi_core.u_spi_ctrl.clk_cnt[1] A[2]=u_spi_core.u_spi_ctrl.clk_cnt[2] A[3]=u_spi_core.u_spi_ctrl.clk_cnt[3] A[4]=u_spi_core.u_spi_ctrl.clk_cnt[4] A[5]=$abc$393652$new_new_n7865__ Y=$abc$204592$li35_li35
.param INIT_VALUE 1011111111111111010000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$204592$lo31 A[1]=u_spi_core.u_spi_ctrl.clk_cnt[1] A[2]=u_spi_core.u_spi_ctrl.clk_cnt[2] A[3]=u_spi_core.u_spi_ctrl.clk_cnt[3] A[4]=$abc$393652$new_new_n7865__ Y=$abc$204592$li34_li34
.param INIT_VALUE 10111111010000000000000000000000
.subckt LUT4 A[0]=$abc$204592$lo31 A[1]=u_spi_core.u_spi_ctrl.clk_cnt[1] A[2]=u_spi_core.u_spi_ctrl.clk_cnt[2] A[3]=$abc$393652$new_new_n7865__ Y=$abc$204592$li33_li33
.param INIT_VALUE 1011010000000000
.subckt LUT3 A[0]=$abc$204592$lo31 A[1]=u_spi_core.u_spi_ctrl.clk_cnt[1] A[2]=$abc$393652$new_new_n7865__ Y=$abc$204592$li32_li32
.param INIT_VALUE 10010000
.subckt LUT2 A[0]=$abc$204592$lo31 A[1]=$abc$393652$new_new_n7865__ Y=$abc$204592$li31_li31
.param INIT_VALUE 0100
.subckt LUT5 A[0]=$abc$210796$lo27 A[1]=$abc$393652$new_new_n5213__ A[2]=$abc$393652$new_new_n5202__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[4] A[4]=$abc$393652$new_new_n5203__ Y=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334
.param INIT_VALUE 10101111111011000000000000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[1] Y=$abc$239040$li1_li1
.param INIT_VALUE 0110
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[0] A[1]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[2] Y=$abc$239040$li2_li2
.param INIT_VALUE 01111000
.subckt LUT3 A[0]=$abc$393652$new_new_n5204__ A[1]=$abc$393652$new_new_n5201__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[3] Y=$abc$239040$li3_li3
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n5201__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[3] A[2]=$abc$393652$new_new_n5204__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[4] Y=$abc$239040$li4_li4
.param INIT_VALUE 0000011100001000
.subckt LUT2 A[0]=$abc$393652$new_new_n6976__ A[1]=$abc$393652$new_new_n5141__ Y=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y
.param INIT_VALUE 1000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 A[3]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] Y=$abc$393652$new_new_n7878__
.param INIT_VALUE 0000000010111111
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[0] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[0] A[3]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] Y=$abc$393652$new_new_n7879__
.param INIT_VALUE 0111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5303__ A[1]=$abc$393652$new_new_n5151__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[5]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[3] Y=$abc$393652$new_new_n7880__
.param INIT_VALUE 0000001100110011001100110011001101010000010101010101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7878__ A[1]=$abc$393652$new_new_n7879__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[3] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[3] A[4]=$abc$393652$new_new_n7880__ A[5]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 Y=$abc$393652$new_new_n7881__
.param INIT_VALUE 1010110011101110111011101110111011101110111011101110111011101110
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][1] A[1]=$abc$393652$new_new_n7881__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] Y=$abc$239127$li0_li0
.param INIT_VALUE 10101100
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][1] A[1]=$abc$393652$new_new_n7881__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] Y=$abc$239127$li1_li1
.param INIT_VALUE 11001010
.subckt LUT4 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n7242__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 0000000100000000
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[2]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out A[3]=$abc$393652$new_new_n7845__ A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 Y=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107
.param INIT_VALUE 0010001000000000000000000000000001110000010100000101000001010000
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[23] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[23]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[22] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[22]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[21] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[21]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[20] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[20]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[19] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[19]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[18] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[18]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[17] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[17]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[16] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[16]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[3]=$abc$393652$new_new_n5151__ A[4]=$abc$393652$new_new_n7879__ Y=$abc$393652$new_new_n7894__
.param INIT_VALUE 10000000111111110000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[2]=$abc$393652$new_new_n5303__ A[3]=$abc$393652$new_new_n7894__ A[4]=$abc$393652$new_new_n5307__ A[5]=$abc$393652$new_new_n7878__ Y=$abc$239292$li1_li1
.param INIT_VALUE 1111111110001111111111110000000011111111000000001111111100000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5306__ A[1]=$abc$393652$new_new_n5305__ A[2]=$abc$393652$new_new_n5152__ A[3]=$abc$393652$new_new_n5153__ A[4]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] A[5]=$abc$393652$new_new_n5307__ Y=$abc$239292$li2_li2
.param INIT_VALUE 0000111100000000010011110100010000001111000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5306__ A[1]=$abc$393652$new_new_n5307__ A[2]=$abc$393652$new_new_n5152__ A[3]=$abc$393652$new_new_n5153__ A[4]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] Y=$abc$239292$li3_li3
.param INIT_VALUE 11110000000000001000100010001000
.subckt LUT4 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n5029__ A[2]=$abc$393652$new_new_n7242__ A[3]=$abc$393652$new_new_n5022__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 0001000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5227__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.sync_rd_ptr_1[0] A[1]=u_uart_core.u_txfifo.rd_ptr[0] A[2]=$abc$393652$new_new_n7839__ A[3]=u_uart_core.u_rxfifo.sync_rd_ptr_1[2] A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n7900__
.param INIT_VALUE 1111111110110100111101001111101101001011111111111011111101001111
.subckt LUT4 A[0]=$abc$393652$new_new_n7839__ A[1]=u_uart_core.u_txfifo.rd_ptr[0] A[2]=u_uart_core.u_rxfifo.sync_rd_ptr_1[1] A[3]=u_uart_core.u_rxfifo.sync_rd_ptr_1[2] Y=$abc$393652$new_new_n7901__
.param INIT_VALUE 1001011001101001
.subckt LUT5 A[0]=$abc$393652$new_new_n7901__ A[1]=u_uart_core.u_txfifo.rd_ptr[1] A[2]=$abc$236072$li4_li4 A[3]=u_uart_core.u_rxfifo.sync_rd_ptr_1[4] A[4]=u_uart_core.u_rxfifo.sync_rd_ptr_1[0] Y=$abc$393652$new_new_n7902__
.param INIT_VALUE 00010000000000011000000000001000
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.sync_rd_ptr_1[4] A[1]=u_uart_core.u_txfifo.rd_ptr[4] A[2]=u_uart_core.u_rxfifo.sync_rd_ptr_1[2] A[3]=u_uart_core.u_rxfifo.sync_rd_ptr_1[3] A[4]=u_uart_core.u_txfifo.rd_ptr[3] A[5]=u_uart_core.u_txfifo.rd_ptr[2] Y=$abc$393652$new_new_n7903__
.param INIT_VALUE 1111111011110111011111111110111111101111011111111111011111111110
.subckt LUT6 A[0]=$abc$393652$new_new_n7903__ A[1]=u_uart_core.u_txfifo.rd_ptr[0] A[2]=u_uart_core.u_rxfifo.sync_rd_ptr_1[0] A[3]=u_uart_core.u_txfifo.rd_ptr[1] A[4]=u_uart_core.u_rxfifo.sync_rd_ptr_1[1] A[5]=u_uart_core.u_txfifo.rd_ptr[2] Y=$abc$393652$new_new_n7904__
.param INIT_VALUE 0000000001000001000101000000000000010100000000000000000001000001
.subckt LUT5 A[0]=$abc$393652$new_new_n7904__ A[1]=$abc$217869$flatten\u_uart_core.\u_txfsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3134_Y A[2]=$abc$393652$new_new_n7900__ A[3]=$abc$393652$new_new_n7902__ A[4]=u_uart_core.tx_fifo_rd Y=$abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904
.param INIT_VALUE 00001111000000000001000100010001
.subckt LUT5 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5130__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT4 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[5] A[1]=$abc$393652$new_new_n7006__ A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[4] A[3]=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965 Y=$abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952
.param INIT_VALUE 1111111000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n7701__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5] A[2]=u_8051_core.oc8051_alu1.des1[5] A[3]=$abc$393652$new_new_n7009__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[5] A[5]=$abc$393652$new_new_n7006__ Y=$abc$239491$li0_li0
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT6 A[0]=$abc$393652$new_new_n7701__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[6] A[2]=u_8051_core.oc8051_alu1.des1[6] A[3]=$abc$393652$new_new_n7700__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[6] A[5]=$abc$393652$new_new_n7006__ Y=$abc$239491$li1_li1
.param INIT_VALUE 1111000011110000111100001111000010001000111111111111111110001000
.subckt LUT3 A[0]=$abc$393652$new_new_n7700__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[6] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl1[7] Y=$abc$393652$new_new_n7910__
.param INIT_VALUE 01111000
.subckt LUT5 A[0]=$abc$393652$new_new_n7701__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[7] A[2]=$abc$393652$new_new_n7910__ A[3]=u_8051_core.oc8051_alu1.des1[7] A[4]=$abc$393652$new_new_n7006__ Y=$abc$239491$li2_li2
.param INIT_VALUE 11111111000000001111100011111000
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[2]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[3]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out A[4]=$abc$393652$new_new_n7845__ A[5]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 Y=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122
.param INIT_VALUE 0000001000000010000000000000000001010111000000000101010100000000
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[31] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[31]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7847__ A[2]=$abc$393652$new_new_n7848__ A[3]=u_spi_core.u_spi_ctrl.cfg_dataout[30] Y=u_spi_core.u_cfg.reg_out[30]
.param INIT_VALUE 1111100010001000
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7847__ A[2]=$abc$393652$new_new_n7848__ A[3]=u_spi_core.u_spi_ctrl.cfg_dataout[29] Y=u_spi_core.u_cfg.reg_out[29]
.param INIT_VALUE 1111100010001000
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7847__ A[2]=$abc$393652$new_new_n7848__ A[3]=u_spi_core.u_spi_ctrl.cfg_dataout[28] Y=u_spi_core.u_cfg.reg_out[28]
.param INIT_VALUE 1111100010001000
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7847__ A[2]=$abc$393652$new_new_n7848__ A[3]=u_spi_core.u_spi_ctrl.cfg_dataout[27] Y=u_spi_core.u_cfg.reg_out[27]
.param INIT_VALUE 1111100010001000
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7847__ A[2]=$abc$393652$new_new_n7848__ A[3]=u_spi_core.u_spi_ctrl.cfg_dataout[26] Y=u_spi_core.u_cfg.reg_out[26]
.param INIT_VALUE 1111100010001000
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7847__ A[2]=$abc$393652$new_new_n7848__ A[3]=u_spi_core.u_spi_ctrl.cfg_dataout[25] Y=u_spi_core.u_cfg.reg_out[25]
.param INIT_VALUE 1111100010001000
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out A[1]=$abc$393652$new_new_n7847__ A[2]=$abc$393652$new_new_n7848__ A[3]=u_spi_core.u_spi_ctrl.cfg_dataout[24] Y=u_spi_core.u_cfg.reg_out[24]
.param INIT_VALUE 1111100010001000
.subckt LUT6 A[0]=$abc$393652$new_new_n5341__ A[1]=$abc$393652$new_new_n5340__ A[2]=$abc$393652$new_new_n5337__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out A[5]=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:246$1113_Y Y=$abc$393652$new_new_n7921__
.param INIT_VALUE 1111101100000000000000000000000000001100111111111111111111111111
.subckt LUT5 A[0]=$abc$393652$new_new_n5344__ A[1]=$abc$393652$new_new_n7053__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=$abc$393652$new_new_n7921__ A[4]=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:246$1113_Y Y=$abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230
.param INIT_VALUE 11111111111111101111110011111111
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][0] A[1]=u_uart_core.u_rxfifo.mem[6][0] A[2]=u_uart_core.u_rxfifo.mem[5][0] A[3]=u_uart_core.u_rxfifo.mem[7][0] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7923__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][0] A[1]=u_uart_core.u_rxfifo.mem[14][0] A[2]=u_uart_core.u_rxfifo.mem[13][0] A[3]=u_uart_core.u_rxfifo.mem[15][0] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7924__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][0] A[1]=u_uart_core.u_rxfifo.mem[10][0] A[2]=u_uart_core.u_rxfifo.mem[9][0] A[3]=u_uart_core.u_rxfifo.mem[11][0] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7925__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][0] A[1]=u_uart_core.u_rxfifo.mem[2][0] A[2]=u_uart_core.u_rxfifo.mem[1][0] A[3]=u_uart_core.u_rxfifo.mem[3][0] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7926__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7926__ A[1]=$abc$393652$new_new_n7925__ A[2]=$abc$393652$new_new_n7924__ A[3]=$abc$393652$new_new_n7923__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[0]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][1] A[1]=u_uart_core.u_rxfifo.mem[6][1] A[2]=u_uart_core.u_rxfifo.mem[5][1] A[3]=u_uart_core.u_rxfifo.mem[7][1] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7928__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][1] A[1]=u_uart_core.u_rxfifo.mem[14][1] A[2]=u_uart_core.u_rxfifo.mem[13][1] A[3]=u_uart_core.u_rxfifo.mem[15][1] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7929__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][1] A[1]=u_uart_core.u_rxfifo.mem[10][1] A[2]=u_uart_core.u_rxfifo.mem[9][1] A[3]=u_uart_core.u_rxfifo.mem[11][1] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7930__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][1] A[1]=u_uart_core.u_rxfifo.mem[2][1] A[2]=u_uart_core.u_rxfifo.mem[1][1] A[3]=u_uart_core.u_rxfifo.mem[3][1] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7931__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7931__ A[1]=$abc$393652$new_new_n7930__ A[2]=$abc$393652$new_new_n7929__ A[3]=$abc$393652$new_new_n7928__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[1]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][2] A[1]=u_uart_core.u_rxfifo.mem[6][2] A[2]=u_uart_core.u_rxfifo.mem[5][2] A[3]=u_uart_core.u_rxfifo.mem[7][2] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7933__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][2] A[1]=u_uart_core.u_rxfifo.mem[14][2] A[2]=u_uart_core.u_rxfifo.mem[13][2] A[3]=u_uart_core.u_rxfifo.mem[15][2] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7934__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][2] A[1]=u_uart_core.u_rxfifo.mem[10][2] A[2]=u_uart_core.u_rxfifo.mem[9][2] A[3]=u_uart_core.u_rxfifo.mem[11][2] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7935__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][2] A[1]=u_uart_core.u_rxfifo.mem[2][2] A[2]=u_uart_core.u_rxfifo.mem[1][2] A[3]=u_uart_core.u_rxfifo.mem[3][2] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7936__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7936__ A[1]=$abc$393652$new_new_n7935__ A[2]=$abc$393652$new_new_n7934__ A[3]=$abc$393652$new_new_n7933__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[2]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][3] A[1]=u_uart_core.u_rxfifo.mem[6][3] A[2]=u_uart_core.u_rxfifo.mem[5][3] A[3]=u_uart_core.u_rxfifo.mem[7][3] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7938__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][3] A[1]=u_uart_core.u_rxfifo.mem[14][3] A[2]=u_uart_core.u_rxfifo.mem[13][3] A[3]=u_uart_core.u_rxfifo.mem[15][3] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7939__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][3] A[1]=u_uart_core.u_rxfifo.mem[10][3] A[2]=u_uart_core.u_rxfifo.mem[9][3] A[3]=u_uart_core.u_rxfifo.mem[11][3] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7940__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][3] A[1]=u_uart_core.u_rxfifo.mem[2][3] A[2]=u_uart_core.u_rxfifo.mem[1][3] A[3]=u_uart_core.u_rxfifo.mem[3][3] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7941__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7941__ A[1]=$abc$393652$new_new_n7940__ A[2]=$abc$393652$new_new_n7939__ A[3]=$abc$393652$new_new_n7938__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[3]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][4] A[1]=u_uart_core.u_rxfifo.mem[6][4] A[2]=u_uart_core.u_rxfifo.mem[5][4] A[3]=u_uart_core.u_rxfifo.mem[7][4] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7943__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][4] A[1]=u_uart_core.u_rxfifo.mem[14][4] A[2]=u_uart_core.u_rxfifo.mem[13][4] A[3]=u_uart_core.u_rxfifo.mem[15][4] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7944__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][4] A[1]=u_uart_core.u_rxfifo.mem[10][4] A[2]=u_uart_core.u_rxfifo.mem[9][4] A[3]=u_uart_core.u_rxfifo.mem[11][4] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7945__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][4] A[1]=u_uart_core.u_rxfifo.mem[2][4] A[2]=u_uart_core.u_rxfifo.mem[1][4] A[3]=u_uart_core.u_rxfifo.mem[3][4] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7946__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7946__ A[1]=$abc$393652$new_new_n7945__ A[2]=$abc$393652$new_new_n7944__ A[3]=$abc$393652$new_new_n7943__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[4]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][5] A[1]=u_uart_core.u_rxfifo.mem[6][5] A[2]=u_uart_core.u_rxfifo.mem[5][5] A[3]=u_uart_core.u_rxfifo.mem[7][5] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7948__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][5] A[1]=u_uart_core.u_rxfifo.mem[14][5] A[2]=u_uart_core.u_rxfifo.mem[13][5] A[3]=u_uart_core.u_rxfifo.mem[15][5] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7949__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][5] A[1]=u_uart_core.u_rxfifo.mem[10][5] A[2]=u_uart_core.u_rxfifo.mem[9][5] A[3]=u_uart_core.u_rxfifo.mem[11][5] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7950__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][5] A[1]=u_uart_core.u_rxfifo.mem[2][5] A[2]=u_uart_core.u_rxfifo.mem[1][5] A[3]=u_uart_core.u_rxfifo.mem[3][5] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7951__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7951__ A[1]=$abc$393652$new_new_n7950__ A[2]=$abc$393652$new_new_n7949__ A[3]=$abc$393652$new_new_n7948__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[5]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][6] A[1]=u_uart_core.u_rxfifo.mem[6][6] A[2]=u_uart_core.u_rxfifo.mem[5][6] A[3]=u_uart_core.u_rxfifo.mem[7][6] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7953__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][6] A[1]=u_uart_core.u_rxfifo.mem[14][6] A[2]=u_uart_core.u_rxfifo.mem[13][6] A[3]=u_uart_core.u_rxfifo.mem[15][6] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7954__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][6] A[1]=u_uart_core.u_rxfifo.mem[10][6] A[2]=u_uart_core.u_rxfifo.mem[9][6] A[3]=u_uart_core.u_rxfifo.mem[11][6] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7955__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][6] A[1]=u_uart_core.u_rxfifo.mem[2][6] A[2]=u_uart_core.u_rxfifo.mem[1][6] A[3]=u_uart_core.u_rxfifo.mem[3][6] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7956__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7956__ A[1]=$abc$393652$new_new_n7955__ A[2]=$abc$393652$new_new_n7954__ A[3]=$abc$393652$new_new_n7953__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[6]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[4][7] A[1]=u_uart_core.u_rxfifo.mem[6][7] A[2]=u_uart_core.u_rxfifo.mem[5][7] A[3]=u_uart_core.u_rxfifo.mem[7][7] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7958__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[12][7] A[1]=u_uart_core.u_rxfifo.mem[13][7] A[2]=u_uart_core.u_rxfifo.mem[15][7] A[3]=u_uart_core.u_rxfifo.mem[14][7] A[4]=u_uart_core.u_rxfifo.rd_ptr[1] A[5]=u_uart_core.u_rxfifo.rd_ptr[0] Y=$abc$393652$new_new_n7959__
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[8][7] A[1]=u_uart_core.u_rxfifo.mem[10][7] A[2]=u_uart_core.u_rxfifo.mem[9][7] A[3]=u_uart_core.u_rxfifo.mem[11][7] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7960__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_rxfifo.mem[0][7] A[1]=u_uart_core.u_rxfifo.mem[2][7] A[2]=u_uart_core.u_rxfifo.mem[1][7] A[3]=u_uart_core.u_rxfifo.mem[3][7] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] A[5]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$new_new_n7961__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n7961__ A[1]=$abc$393652$new_new_n7960__ A[2]=$abc$393652$new_new_n7959__ A[3]=$abc$393652$new_new_n7958__ A[4]=u_uart_core.u_rxfifo.rd_ptr[2] A[5]=u_uart_core.u_rxfifo.rd_ptr[3] Y=u_uart_core.app_rxfifo_rddata[7]
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_be[3] A[1]=$iopadmap$ext_reg_be[3] A[2]=$abc$393652$new_new_n5930__ A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=$abc$393652$new_new_n5126__ Y=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[24] A[1]=$iopadmap$ext_reg_wdata[24] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[0] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$239681$li0_li0
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[25] A[1]=$iopadmap$ext_reg_wdata[25] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[1] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$239681$li1_li1
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[26] A[1]=$iopadmap$ext_reg_wdata[26] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[2] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$239681$li2_li2
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[27] A[1]=$iopadmap$ext_reg_wdata[27] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$239681$li3_li3
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[28] A[1]=$iopadmap$ext_reg_wdata[28] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$239681$li4_li4
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[29] A[1]=$iopadmap$ext_reg_wdata[29] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[5] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$239681$li5_li5
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[30] A[1]=$iopadmap$ext_reg_wdata[30] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[6] A[3]=u_wb_crossbar.slave_mx_id[2][1] A[4]=u_wb_crossbar.slave_mx_id[2][0] A[5]=u_wb_crossbar.slave_busy[2] Y=$abc$239681$li6_li6
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT5 A[0]=u_wb_gmac_rx.mem_rd A[1]=$abc$204592$auto$rtlil.cc:2574:NotGate$201442 A[2]=u_eth_dut.g_rx_block_rxrd A[3]=$abc$216236$lo0 A[4]=u_wb_gmac_rx.state[4] Y=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764
.param INIT_VALUE 10001010100010000000001100000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n7830__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5130__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT2 A[0]=u_wb_gmac_rx.mem_rd A[1]=u_wb_gmac_rx.state[6] Y=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755
.param INIT_VALUE 1000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5026__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT6 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[1]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[2]=u_spi_core.u_cfg.u_spi_ctrl_req.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n7845__ A[5]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 Y=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071
.param INIT_VALUE 0010001000000000000000000000000001110000010100000101000001010000
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[15] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[15]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[14] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[14]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[13] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[13]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[12] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[12]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[11] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[11]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[10] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[10]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[9] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[9]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.cfg_dataout[8] A[3]=$abc$393652$new_new_n7848__ A[4]=$abc$393652$new_new_n7847__ Y=u_spi_core.u_cfg.reg_out[8]
.param INIT_VALUE 11111100110011001111000010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[3]=$abc$393652$new_new_n5319__ A[4]=$abc$393652$new_new_n5258__ A[5]=$abc$393652$new_new_n5261__ Y=$abc$393652$new_new_n7985__
.param INIT_VALUE 0001111000000000000000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n7985__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301
.param INIT_VALUE 1110
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[0] Y=$abc$239969$li0_li0
.param INIT_VALUE 0001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[1] Y=$abc$239969$li1_li1
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[1] A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter[2] Y=$abc$239969$li2_li2
.param INIT_VALUE 0000011100001000
.subckt LUT6 A[0]=u_8051_core.oc8051_indi_addr1.wr_addr[7] A[1]=$abc$393652$new_new_n4972__ A[2]=u_8051_core.oc8051_indi_addr1.wr_bit_r A[3]=u_8051_core.oc8051_sfr1.wait_data A[4]=$abc$393652$new_new_n4958__ A[5]=u_8051_core.oc8051_decoder1.wr Y=$abc$393652$new_new_n7990__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n4965__ A[2]=$abc$393652$new_new_n7990__ Y=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[0] A[1]=$iopadmap$wb_xram_rdata[0] A[2]=u_wb_gmac_tx.tWrData[0] A[3]=u_wb_crossbar.master_mx_id[1][0] A[4]=u_wb_crossbar.master_busy[1] A[5]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n7992__
.param INIT_VALUE 0000111100001111000011110000111100110011010101011111111111111111
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[8] A[1]=$abc$393652$new_new_n7992__ A[2]=u_wb_gmac_tx.tWrData[16] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li0_li0
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT4 A[0]=$abc$393652$new_new_n7217__ A[1]=u_wb_crossbar.master_busy[1] A[2]=u_wb_gmac_tx.tWrData[1] A[3]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n7994__
.param INIT_VALUE 0000111101110111
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[9] A[1]=$abc$393652$new_new_n7994__ A[2]=u_wb_gmac_tx.tWrData[17] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li1_li1
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT4 A[0]=$abc$393652$new_new_n7219__ A[1]=u_wb_crossbar.master_busy[1] A[2]=u_wb_gmac_tx.tWrData[2] A[3]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n7996__
.param INIT_VALUE 0000111101110111
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[10] A[1]=$abc$393652$new_new_n7996__ A[2]=u_wb_gmac_tx.tWrData[18] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li2_li2
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT3 A[0]=u_wb_gmac_tx.tWrData[3] A[1]=$abc$393652$new_new_n7221__ A[2]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n7998__
.param INIT_VALUE 01010011
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[11] A[1]=$abc$393652$new_new_n7998__ A[2]=u_wb_gmac_tx.tWrData[19] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li3_li3
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT4 A[0]=$abc$393652$new_new_n7223__ A[1]=u_wb_crossbar.master_busy[1] A[2]=u_wb_gmac_tx.tWrData[4] A[3]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n8000__
.param INIT_VALUE 0000111101110111
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[12] A[1]=$abc$393652$new_new_n8000__ A[2]=u_wb_gmac_tx.tWrData[20] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li4_li4
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[5] A[1]=$iopadmap$wb_xram_rdata[5] A[2]=u_wb_gmac_tx.tWrData[5] A[3]=u_wb_crossbar.master_mx_id[1][0] A[4]=u_wb_crossbar.master_busy[1] A[5]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n8002__
.param INIT_VALUE 0000111100001111000011110000111100110011010101011111111111111111
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[13] A[1]=$abc$393652$new_new_n8002__ A[2]=u_wb_gmac_tx.tWrData[21] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li5_li5
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT3 A[0]=u_wb_gmac_tx.tWrData[6] A[1]=$abc$393652$new_new_n7228__ A[2]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n8004__
.param INIT_VALUE 01010011
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[14] A[1]=$abc$393652$new_new_n8004__ A[2]=u_wb_gmac_tx.tWrData[22] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li6_li6
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT6 A[0]=$iopadmap$wb_xrom_rdata[7] A[1]=$iopadmap$wb_xram_rdata[7] A[2]=u_wb_gmac_tx.tWrData[7] A[3]=u_wb_crossbar.master_mx_id[1][0] A[4]=u_wb_crossbar.master_busy[1] A[5]=u_wb_gmac_tx.state[1] Y=$abc$393652$new_new_n8006__
.param INIT_VALUE 0000111100001111000011110000111100110011010101011111111111111111
.subckt LUT5 A[0]=u_wb_gmac_tx.tWrData[15] A[1]=$abc$393652$new_new_n8006__ A[2]=u_wb_gmac_tx.tWrData[23] A[3]=u_wb_gmac_tx.state[5] A[4]=u_wb_gmac_tx.state[3] Y=$abc$240040$li7_li7
.param INIT_VALUE 11110000111100001010101000110011
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out A[2]=$abc$393652$new_new_n6165__ A[3]=u_spi_core.u_spi_ctrl.spiif_cs[2] A[4]=u_spi_core.u_spi_ctrl.spiif_cs[3] Y=$abc$240073$auto$opt_dff.cc:220:make_patterns_logic$21043
.param INIT_VALUE 00010000000100001111111100000000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$393652$new_new_n8009__
.param INIT_VALUE 1111111111001100111111111100110011111111101010100000000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out A[2]=u_spi_core.u_spi_if.so_reg[6] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n8009__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li7_li7
.param INIT_VALUE 1100110011111111101010100000000011110000111100001111000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$393652$new_new_n8011__
.param INIT_VALUE 1111111111001100111111111100110011111111101010100000000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_spi_core.u_spi_if.so_reg[5] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n8011__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li6_li6
.param INIT_VALUE 1100110011111111101010100000000011110000111100001111000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$393652$new_new_n8013__
.param INIT_VALUE 1111111111001100111111111100110011111111101010100000000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out A[2]=u_spi_core.u_spi_if.so_reg[4] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n8013__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li5_li5
.param INIT_VALUE 1100110011111111101010100000000011110000111100001111000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$393652$new_new_n8015__
.param INIT_VALUE 1111111111001100111111111100110011111111101010100000000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_spi_core.u_spi_if.so_reg[3] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n8015__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li4_li4
.param INIT_VALUE 1100110011111111101010100000000011110000111100001111000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$393652$new_new_n8017__
.param INIT_VALUE 1111111111001100111111111100110011111111101010100000000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_spi_core.u_spi_if.so_reg[2] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n8017__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li3_li3
.param INIT_VALUE 1100110011111111101010100000000011110000111100001111000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$393652$new_new_n8019__
.param INIT_VALUE 1111111111001100111111111100110011111111101010100000000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_spi_core.u_spi_if.so_reg[1] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n8019__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li2_li2
.param INIT_VALUE 1100110011111111101010100000000011110000111100001111000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[5]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$393652$new_new_n8021__
.param INIT_VALUE 1111111111001100111111111100110011111111101010100000000011110000
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out A[2]=u_spi_core.u_spi_if.so_reg[0] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=$abc$393652$new_new_n8021__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li1_li1
.param INIT_VALUE 1100110011111111101010100000000011110000111100001111000011110000
.subckt LUT4 A[0]=u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[0] Y=$abc$393652$new_new_n8023__
.param INIT_VALUE 0000010111110011
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[3]=u_spi_core.u_spi_ctrl.byte_cnt[2] A[4]=$abc$393652$new_new_n8023__ A[5]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$li0_li0
.param INIT_VALUE 1100110010100000110011001100111100000000000000000000000000000000
.subckt LUT2 A[0]=u_spi_core.u_spi_ctrl.sck_ne A[1]=u_spi_core.u_spi_ctrl.shift_enb Y=u_spi_core.shift_out
.param INIT_VALUE 1000
.subckt LUT2 A[0]=u_spi_core.shift_out A[1]=u_spi_core.u_spi_ctrl.load_byte Y=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964
.param INIT_VALUE 1110
.subckt LUT5 A[0]=$abc$393652$new_new_n5305__ A[1]=$abc$393652$new_new_n5153__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[3]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] A[4]=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082 Y=$abc$240098$auto$opt_dff.cc:220:make_patterns_logic$223595
.param INIT_VALUE 00111111010111110000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5151__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[5]=$abc$393652$new_new_n7879__ Y=$abc$393652$new_new_n8028__
.param INIT_VALUE 0011111111111111110101010101010100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5303__ A[1]=$abc$393652$new_new_n7878__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][0] A[3]=$abc$393652$new_new_n5304__ A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[5]=$abc$393652$new_new_n8028__ Y=$abc$240098$li0_li0
.param INIT_VALUE 0000000000000000000000000000000011110000001100000011001110111011
.subckt LUT3 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[1]=$abc$393652$new_new_n5303__ A[2]=$abc$393652$new_new_n5305__ Y=$abc$393652$new_new_n8030__
.param INIT_VALUE 10110000
.subckt LUT6 A[0]=$abc$393652$new_new_n5151__ A[1]=$abc$393652$new_new_n5153__ A[2]=$abc$393652$new_new_n8030__ A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][2] A[4]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] A[5]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] Y=$abc$240098$li1_li1
.param INIT_VALUE 0011001100000000000011110000000001000100010001001111000011110000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5227__ A[4]=$abc$393652$new_new_n5027__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n5130__ A[4]=$abc$393652$new_new_n5027__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5028__ A[2]=$abc$393652$new_new_n5029__ A[3]=$abc$393652$new_new_n7830__ A[4]=$abc$393652$new_new_n5027__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n4868__ A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out Y=$abc$240240$li3_li3
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$393652$new_new_n4868__ A[1]=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out Y=$abc$240240$li4_li4
.param INIT_VALUE 0100
.subckt LUT4 A[0]=$abc$232464$li0_li0 A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[0] A[2]=$abc$232464$li1_li1 A[3]=u_8051_core.oc8051_memory_interface1.pc_buf[1] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][1]
.param INIT_VALUE 1000011101111000
.subckt LUT2 A[0]=$abc$232464$li0_li0 A[1]=u_8051_core.oc8051_memory_interface1.pc_buf[0] Y=$abc$202179$flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0][0]
.param INIT_VALUE 0110
.subckt LUT6 A[0]=u_8051_core.oc8051_alu_src_sel1.op3[0] A[1]=u_8051_core.oc8051_alu_src_sel1.op2[0] A[2]=$abc$393652$new_new_n5836__ A[3]=u_8051_core.oc8051_memory_interface1.pc[0] A[4]=$abc$393652$new_new_n5481__ A[5]=$abc$393652$new_new_n5834__ Y=$abc$240271$li0_li0
.param INIT_VALUE 0011110011001100110011001100110001011111101010101100101011001010
.subckt LUT6 A[0]=$abc$393652$new_new_n5481__ A[1]=u_8051_core.oc8051_alu_src_sel1.op3[1] A[2]=$abc$393652$new_new_n7147__ A[3]=$abc$393652$new_new_n5834__ A[4]=u_8051_core.oc8051_alu_src_sel1.op2[1] A[5]=$abc$393652$new_new_n5836__ Y=$abc$240271$li1_li1
.param INIT_VALUE 0101111101111101101000000010100011111111110011000000000011001100
.subckt LUT2 A[0]=$abc$393652$new_new_n6629__ A[1]=$abc$393652$new_new_n5213__ Y=$abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328
.param INIT_VALUE 1110
.subckt LUT2 A[0]=$abc$393652$new_new_n5213__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx Y=$abc$240296$li0_li0
.param INIT_VALUE 0001
.subckt LUT3 A[0]=$abc$393652$new_new_n5213__ A[1]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx A[2]=u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[1] Y=$abc$240296$li1_li1
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=$abc$393652$new_new_n4866__ A[1]=$abc$393652$new_new_n4867__ A[2]=$abc$393652$new_new_n4872__ A[3]=u_wb_crossbar.slave_busy[3] Y=u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 0001000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[3] A[1]=$iopadmap$ext_reg_wdata[3] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[3] A[3]=u_wb_crossbar.slave_mx_id[3][1] A[4]=u_wb_crossbar.slave_mx_id[3][0] A[5]=u_wb_crossbar.slave_busy[3] Y=$abc$240320$li3_li3
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_rx.wbo_din[4] A[1]=$iopadmap$ext_reg_wdata[4] A[2]=u_8051_core.oc8051_memory_interface1.ddat_o[4] A[3]=u_wb_crossbar.slave_mx_id[3][1] A[4]=u_wb_crossbar.slave_mx_id[3][0] A[5]=u_wb_crossbar.slave_busy[3] Y=$abc$240320$li4_li4
.param INIT_VALUE 1111000011110000110011001010101000000000000000000000000000000000
.subckt LUT4 A[0]=u_uart_core.u_txfsm.txstate[3] A[1]=$abc$393652$new_new_n5293__ A[2]=$abc$210450$auto$rtlil.cc:2574:NotGate$201874 A[3]=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874 Y=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881
.param INIT_VALUE 1111111110000000
.subckt LUT2 A[0]=u_uart_core.u_txfsm.cnt[0] A[1]=u_uart_core.u_txfsm.txstate[3] Y=$abc$240350$li0_li0
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_uart_core.u_txfsm.cnt[0] A[1]=u_uart_core.u_txfsm.cnt[1] A[2]=u_uart_core.u_txfsm.txstate[3] Y=$abc$240350$li1_li1
.param INIT_VALUE 01100000
.subckt LUT4 A[0]=u_uart_core.u_txfsm.cnt[0] A[1]=u_uart_core.u_txfsm.cnt[1] A[2]=u_uart_core.u_txfsm.cnt[2] A[3]=u_uart_core.u_txfsm.txstate[3] Y=$abc$240350$li2_li2
.param INIT_VALUE 0111100000000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5287__ A[1]=$abc$393652$new_new_n4958__ A[2]=$abc$393652$new_new_n5289__ Y=$abc$222970$auto$opt_dff.cc:220:make_patterns_logic$22037
.param INIT_VALUE 11111000
.subckt LUT3 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des1[0] A[2]=$abc$393652$new_new_n5289__ Y=$abc$240375$li0_li0
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n5142__ A[2]=$abc$393652$new_new_n7990__ Y=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.dack_i A[1]=u_8051_core.oc8051_decoder1.mem_act[3] A[2]=u_8051_core.oc8051_decoder1.mem_act[5] A[3]=u_8051_core.oc8051_decoder1.mem_act[4] A[4]=u_8051_core.oc8051_decoder1.mem_act[1] Y=$abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158
.param INIT_VALUE 11111111111111111111111111111110
.subckt LUT3 A[0]=u_8051_core.oc8051_decoder1.mem_act[4] A[1]=u_8051_core.oc8051_decoder1.mem_act[5] A[2]=u_8051_core.oc8051_memory_interface1.dack_i Y=$abc$240436$li1_li1
.param INIT_VALUE 00001110
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][0] A[1]=u_uart_core.u_txfifo.mem[6][0] A[2]=u_uart_core.u_txfifo.mem[5][0] A[3]=u_uart_core.u_txfifo.mem[7][0] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8056__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][0] A[1]=u_uart_core.u_txfifo.mem[14][0] A[2]=u_uart_core.u_txfifo.mem[13][0] A[3]=u_uart_core.u_txfifo.mem[15][0] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8057__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][0] A[1]=u_uart_core.u_txfifo.mem[10][0] A[2]=u_uart_core.u_txfifo.mem[9][0] A[3]=u_uart_core.u_txfifo.mem[11][0] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8058__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][0] A[1]=u_uart_core.u_txfifo.mem[2][0] A[2]=u_uart_core.u_txfifo.mem[1][0] A[3]=u_uart_core.u_txfifo.mem[3][0] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8059__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8059__ A[1]=$abc$393652$new_new_n8058__ A[2]=$abc$393652$new_new_n8057__ A[3]=$abc$393652$new_new_n8056__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li0_li0
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][1] A[1]=u_uart_core.u_txfifo.mem[6][1] A[2]=u_uart_core.u_txfifo.mem[5][1] A[3]=u_uart_core.u_txfifo.mem[7][1] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8061__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][1] A[1]=u_uart_core.u_txfifo.mem[14][1] A[2]=u_uart_core.u_txfifo.mem[13][1] A[3]=u_uart_core.u_txfifo.mem[15][1] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8062__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][1] A[1]=u_uart_core.u_txfifo.mem[10][1] A[2]=u_uart_core.u_txfifo.mem[9][1] A[3]=u_uart_core.u_txfifo.mem[11][1] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8063__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][1] A[1]=u_uart_core.u_txfifo.mem[2][1] A[2]=u_uart_core.u_txfifo.mem[1][1] A[3]=u_uart_core.u_txfifo.mem[3][1] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8064__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8064__ A[1]=$abc$393652$new_new_n8063__ A[2]=$abc$393652$new_new_n8062__ A[3]=$abc$393652$new_new_n8061__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li1_li1
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][2] A[1]=u_uart_core.u_txfifo.mem[6][2] A[2]=u_uart_core.u_txfifo.mem[5][2] A[3]=u_uart_core.u_txfifo.mem[7][2] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8066__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][2] A[1]=u_uart_core.u_txfifo.mem[14][2] A[2]=u_uart_core.u_txfifo.mem[13][2] A[3]=u_uart_core.u_txfifo.mem[15][2] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8067__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][2] A[1]=u_uart_core.u_txfifo.mem[10][2] A[2]=u_uart_core.u_txfifo.mem[9][2] A[3]=u_uart_core.u_txfifo.mem[11][2] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8068__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][2] A[1]=u_uart_core.u_txfifo.mem[2][2] A[2]=u_uart_core.u_txfifo.mem[1][2] A[3]=u_uart_core.u_txfifo.mem[3][2] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8069__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8069__ A[1]=$abc$393652$new_new_n8068__ A[2]=$abc$393652$new_new_n8067__ A[3]=$abc$393652$new_new_n8066__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li2_li2
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][3] A[1]=u_uart_core.u_txfifo.mem[6][3] A[2]=u_uart_core.u_txfifo.mem[5][3] A[3]=u_uart_core.u_txfifo.mem[7][3] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8071__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][3] A[1]=u_uart_core.u_txfifo.mem[14][3] A[2]=u_uart_core.u_txfifo.mem[13][3] A[3]=u_uart_core.u_txfifo.mem[15][3] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8072__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][3] A[1]=u_uart_core.u_txfifo.mem[10][3] A[2]=u_uart_core.u_txfifo.mem[9][3] A[3]=u_uart_core.u_txfifo.mem[11][3] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8073__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][3] A[1]=u_uart_core.u_txfifo.mem[2][3] A[2]=u_uart_core.u_txfifo.mem[1][3] A[3]=u_uart_core.u_txfifo.mem[3][3] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8074__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8074__ A[1]=$abc$393652$new_new_n8073__ A[2]=$abc$393652$new_new_n8072__ A[3]=$abc$393652$new_new_n8071__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li3_li3
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][4] A[1]=u_uart_core.u_txfifo.mem[6][4] A[2]=u_uart_core.u_txfifo.mem[5][4] A[3]=u_uart_core.u_txfifo.mem[7][4] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8076__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][4] A[1]=u_uart_core.u_txfifo.mem[14][4] A[2]=u_uart_core.u_txfifo.mem[13][4] A[3]=u_uart_core.u_txfifo.mem[15][4] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8077__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][4] A[1]=u_uart_core.u_txfifo.mem[10][4] A[2]=u_uart_core.u_txfifo.mem[9][4] A[3]=u_uart_core.u_txfifo.mem[11][4] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8078__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][4] A[1]=u_uart_core.u_txfifo.mem[2][4] A[2]=u_uart_core.u_txfifo.mem[1][4] A[3]=u_uart_core.u_txfifo.mem[3][4] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8079__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8079__ A[1]=$abc$393652$new_new_n8078__ A[2]=$abc$393652$new_new_n8077__ A[3]=$abc$393652$new_new_n8076__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li4_li4
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][5] A[1]=u_uart_core.u_txfifo.mem[6][5] A[2]=u_uart_core.u_txfifo.mem[5][5] A[3]=u_uart_core.u_txfifo.mem[7][5] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8081__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][5] A[1]=u_uart_core.u_txfifo.mem[14][5] A[2]=u_uart_core.u_txfifo.mem[13][5] A[3]=u_uart_core.u_txfifo.mem[15][5] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8082__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][5] A[1]=u_uart_core.u_txfifo.mem[10][5] A[2]=u_uart_core.u_txfifo.mem[9][5] A[3]=u_uart_core.u_txfifo.mem[11][5] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8083__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][5] A[1]=u_uart_core.u_txfifo.mem[2][5] A[2]=u_uart_core.u_txfifo.mem[1][5] A[3]=u_uart_core.u_txfifo.mem[3][5] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8084__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8084__ A[1]=$abc$393652$new_new_n8083__ A[2]=$abc$393652$new_new_n8082__ A[3]=$abc$393652$new_new_n8081__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li5_li5
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][6] A[1]=u_uart_core.u_txfifo.mem[6][6] A[2]=u_uart_core.u_txfifo.mem[5][6] A[3]=u_uart_core.u_txfifo.mem[7][6] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8086__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][6] A[1]=u_uart_core.u_txfifo.mem[14][6] A[2]=u_uart_core.u_txfifo.mem[13][6] A[3]=u_uart_core.u_txfifo.mem[15][6] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8087__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][6] A[1]=u_uart_core.u_txfifo.mem[10][6] A[2]=u_uart_core.u_txfifo.mem[9][6] A[3]=u_uart_core.u_txfifo.mem[11][6] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8088__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][6] A[1]=u_uart_core.u_txfifo.mem[2][6] A[2]=u_uart_core.u_txfifo.mem[1][6] A[3]=u_uart_core.u_txfifo.mem[3][6] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8089__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8089__ A[1]=$abc$393652$new_new_n8088__ A[2]=$abc$393652$new_new_n8087__ A[3]=$abc$393652$new_new_n8086__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li6_li6
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[4][7] A[1]=u_uart_core.u_txfifo.mem[6][7] A[2]=u_uart_core.u_txfifo.mem[5][7] A[3]=u_uart_core.u_txfifo.mem[7][7] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8091__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[12][7] A[1]=u_uart_core.u_txfifo.mem[13][7] A[2]=u_uart_core.u_txfifo.mem[15][7] A[3]=u_uart_core.u_txfifo.mem[14][7] A[4]=u_uart_core.u_txfifo.rd_ptr[1] A[5]=u_uart_core.u_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8092__
.param INIT_VALUE 0000111100001111001100110011001100000000111111110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[8][7] A[1]=u_uart_core.u_txfifo.mem[10][7] A[2]=u_uart_core.u_txfifo.mem[9][7] A[3]=u_uart_core.u_txfifo.mem[11][7] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8093__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_uart_core.u_txfifo.mem[0][7] A[1]=u_uart_core.u_txfifo.mem[2][7] A[2]=u_uart_core.u_txfifo.mem[1][7] A[3]=u_uart_core.u_txfifo.mem[3][7] A[4]=u_uart_core.u_txfifo.rd_ptr[0] A[5]=u_uart_core.u_txfifo.rd_ptr[1] Y=$abc$393652$new_new_n8094__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8094__ A[1]=$abc$393652$new_new_n8093__ A[2]=$abc$393652$new_new_n8092__ A[3]=$abc$393652$new_new_n8091__ A[4]=u_uart_core.u_txfifo.rd_ptr[2] A[5]=u_uart_core.u_txfifo.rd_ptr[3] Y=$abc$240496$li7_li7
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT3 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n5142__ A[2]=$abc$393652$new_new_n7990__ Y=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226
.param INIT_VALUE 10000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5305__ A[1]=$abc$393652$new_new_n5153__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[3]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] A[4]=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082 Y=$abc$240765$auto$opt_dff.cc:220:make_patterns_logic$223787
.param INIT_VALUE 11110011111101010000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.ip[1] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.ie[1] A[3]=$abc$393652$new_new_n5151__ A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[5]=$abc$393652$new_new_n7879__ Y=$abc$393652$new_new_n8103__
.param INIT_VALUE 0111111100000000011111110111111111111111111111110000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5303__ A[1]=$abc$393652$new_new_n7878__ A[2]=$abc$393652$new_new_n5304__ A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][0] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[5]=$abc$393652$new_new_n8103__ Y=$abc$240765$li0_li0
.param INIT_VALUE 0011101100111011000000000000000000000000000000001111001100000000
.subckt LUT3 A[0]=$abc$393652$new_new_n5303__ A[1]=$abc$393652$new_new_n5305__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] Y=$abc$393652$new_new_n8105__
.param INIT_VALUE 10111100
.subckt LUT6 A[0]=$abc$393652$new_new_n5151__ A[1]=$abc$393652$new_new_n8105__ A[2]=$abc$393652$new_new_n5153__ A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][2] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[5]=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] Y=$abc$240765$li1_li1
.param INIT_VALUE 0101000001010000000011110000000000110011001100110011001100000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[3] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_wb_gmac_tx.mem_wr A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_wb_gmac_tx.mem_wr A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[2]=u_wb_gmac_tx.mem_wr A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[2] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_wb_gmac_tx.mem_wr A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479
.param INIT_VALUE 1000000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5026__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[4] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[5] A[4]=$abc$393652$new_new_n7017__ Y=$abc$393652$new_new_n8122__
.param INIT_VALUE 10110000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n8122__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th1[7] A[2]=$abc$393652$new_new_n7701__ A[3]=$abc$393652$new_new_n7006__ A[4]=$abc$393652$new_new_n7007__ Y=$abc$241375$li0_li0
.param INIT_VALUE 00000000000000000000000011111000
.subckt LUT3 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n4965__ A[2]=$abc$393652$new_new_n7990__ Y=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_rxfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_rxfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt A[3]=u_eth_dut.u_mac_rxfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_rxfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_rxfifo.wr_ptr[2] Y=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_wb_gmac_tx.mem_wr A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[2]=u_wb_gmac_tx.mem_wr A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[2] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_wb_gmac_tx.mem_wr A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.wr_ptr[2] A[1]=u_eth_dut.u_mac_txfifo.wr_ptr[1] A[2]=u_eth_dut.u_mac_txfifo.wr_ptr[3] A[3]=u_eth_dut.u_mac_txfifo.wr_ptr[4] A[4]=u_eth_dut.u_mac_txfifo.wr_ptr[0] A[5]=u_wb_gmac_tx.mem_wr Y=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfsm.rxstate[3] A[1]=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 A[2]=$abc$393652$new_new_n5001__ A[3]=u_uart_core.u_rxfsm.rxstate[2] A[4]=$abc$393652$new_new_n6253__ Y=$abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923
.param INIT_VALUE 11110000101110110000000000000000
.subckt LUT3 A[0]=u_uart_core.u_rxfsm.rxstate[3] A[1]=u_uart_core.u_rxfsm.rxstate[2] A[2]=u_uart_core.u_rxfsm.cnt[0] Y=$abc$241940$li0_li0
.param INIT_VALUE 00001110
.subckt LUT4 A[0]=u_uart_core.u_rxfsm.rxstate[2] A[1]=u_uart_core.u_rxfsm.rxstate[3] A[2]=u_uart_core.u_rxfsm.cnt[0] A[3]=u_uart_core.u_rxfsm.cnt[1] Y=$abc$241940$li1_li1
.param INIT_VALUE 0000111011100000
.subckt LUT5 A[0]=u_uart_core.u_rxfsm.rxstate[2] A[1]=u_uart_core.u_rxfsm.rxstate[3] A[2]=u_uart_core.u_rxfsm.cnt[0] A[3]=u_uart_core.u_rxfsm.cnt[1] A[4]=u_uart_core.u_rxfsm.cnt[2] Y=$abc$241940$li2_li2
.param INIT_VALUE 00001110111011101110000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n6167__ A[1]=u_spi_core.u_spi_ctrl.byte_cnt[0] Y=$abc$241963$li0_li0
.param INIT_VALUE 0001
.subckt LUT3 A[0]=$abc$393652$new_new_n6167__ A[1]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[2]=u_spi_core.u_spi_ctrl.byte_cnt[0] Y=$abc$241963$li1_li1
.param INIT_VALUE 00010100
.subckt LUT4 A[0]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[1]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[2]=$abc$393652$new_new_n6167__ A[3]=u_spi_core.u_spi_ctrl.byte_cnt[2] Y=$abc$241963$li2_li2
.param INIT_VALUE 0000011100001000
.subckt LUT2 A[0]=u_wb_gmac_rx.state[7] A[1]=u_wb_gmac_rx.state[5] Y=$abc$242012$li0_li0
.param INIT_VALUE 0001
.subckt LUT5 A[0]=$abc$212549$auto$rtlil.cc:2425:Or$147597 A[1]=$abc$393652$new_new_n4846__ A[2]=$abc$393652$new_new_n6219__ A[3]=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735 A[4]=$abc$242012$li0_li0 Y=$abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782
.param INIT_VALUE 10111011000000001111000001000000
.subckt LUT3 A[0]=u_wb_crossbar.master_busy[0] A[1]=u_wb_gmac_rx.wbo_cyc A[2]=$abc$393652$new_new_n5168__ Y=$abc$204592$flatten\u_wb_crossbar.$0\master_busy[4:0][0]
.param INIT_VALUE 11111000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[7] A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[5] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tl0[6] A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[5]=$abc$393652$new_new_n6981__ Y=$abc$393652$new_new_n8148__
.param INIT_VALUE 1000000010000000100000001111111100000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n6992__ A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[7] A[2]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] A[3]=$abc$393652$new_new_n6979__ A[4]=$abc$393652$new_new_n6977__ A[5]=$abc$393652$new_new_n8148__ Y=$abc$242033$li0_li0
.param INIT_VALUE 0000000000000000000000001111100000000000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[3] A[2]=u_uart_core.u_rxfsm.fifo_wr A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[3] A[1]=u_uart_core.u_rxfifo.wr_ptr[1] A[2]=u_uart_core.u_rxfsm.fifo_wr A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfifo.wr_ptr[2] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[3] A[1]=u_uart_core.u_rxfifo.wr_ptr[2] A[2]=u_uart_core.u_rxfsm.fifo_wr A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[1] A[1]=u_uart_core.u_rxfifo.wr_ptr[2] A[2]=u_uart_core.u_rxfifo.wr_ptr[3] A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfsm.fifo_wr Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[1] A[2]=u_uart_core.u_rxfifo.wr_ptr[3] A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfsm.fifo_wr Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfifo.wr_ptr[3] A[2]=u_uart_core.u_rxfifo.wr_ptr[1] A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfsm.fifo_wr Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.wr_ptr[2] A[1]=u_uart_core.u_rxfsm.fifo_wr A[2]=u_uart_core.u_rxfifo.wr_ptr[3] A[3]=u_uart_core.u_rxfifo.wr_ptr[0] A[4]=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.pres_ow A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tr1 A[2]=$abc$393652$new_new_n6977__ A[3]=$abc$393652$new_new_n6979__ A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[5]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] Y=$abc$222404$auto$opt_dff.cc:220:make_patterns_logic$21865
.param INIT_VALUE 1111111111111000111111111111111111111111111111111111111111111111
.subckt LUT6 A[0]=$abc$393652$new_new_n6977__ A[1]=$abc$393652$new_new_n6979__ A[2]=$abc$393652$new_new_n6992__ A[3]=u_8051_core.oc8051_sfr1.oc8051_tc1.th0[7] A[4]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[0] A[5]=u_8051_core.oc8051_sfr1.oc8051_tc1.tmod[1] Y=$abc$242335$li0_li0
.param INIT_VALUE 0001000000000000000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5028__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n7830__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5022__ A[1]=$abc$393652$new_new_n5130__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5029__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5278__ A[1]=$abc$393652$new_new_n5269__ A[2]=$abc$393652$new_new_n5199__ A[3]=$abc$393652$new_new_n5197__ A[4]=u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[1] A[5]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx Y=$abc$393652$new_new_n8161__
.param INIT_VALUE 0011001100110011010101010101010100000000111111110000111100001111
.subckt LUT2 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n8161__ Y=$abc$242459$li0_li0
.param INIT_VALUE 0100
.subckt LUT6 A[0]=$abc$393652$new_new_n5281__ A[1]=$abc$393652$new_new_n5221__ A[2]=$abc$393652$new_new_n5219__ A[3]=$abc$393652$new_new_n5273__ A[4]=u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[1] A[5]=u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx Y=$abc$393652$new_new_n8163__
.param INIT_VALUE 0000000011111111010101010101010100001111000011110011001100110011
.subckt LUT2 A[0]=$abc$393652$new_new_n5213__ A[1]=$abc$393652$new_new_n8163__ Y=$abc$242459$li1_li1
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881 A[1]=$abc$393652$new_new_n5293__ Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20888
.param INIT_VALUE 1011
.subckt LUT3 A[0]=u_wb_crossbar.master_busy[0] A[1]=$iopadmap$reset_out_n A[2]=$abc$393652$new_new_n5168__ Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20871
.param INIT_VALUE 01000000
.subckt LUT3 A[0]=$abc$393652$new_new_n4846__ A[1]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[2]=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749 Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20720
.param INIT_VALUE 11100000
.subckt LUT2 A[0]=u_eth_dut.u_eth_parser.pkt_done A[1]=u_eth_dut.app_rx_desc_ack Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21785
.param INIT_VALUE 1110
.subckt LUT2 A[0]=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 A[1]=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21778
.param INIT_VALUE 1110
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.imem_wait A[1]=u_8051_core.oc8051_memory_interface1.istb_t A[2]=u_8051_core.oc8051_decoder1.mem_act[2] A[3]=u_wb_crossbar.master_busy[4] A[4]=$iopadmap$wb_xrom_ack Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22152
.param INIT_VALUE 11111011111100001111000011110000
.subckt LUT5 A[0]=u_8051_core.oc8051_memory_interface1.pc_wr_r2 A[1]=u_wb_crossbar.master_busy[4] A[2]=$iopadmap$wb_xrom_ack A[3]=$abc$393652$new_new_n5364__ A[4]=u_8051_core.intr Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22188
.param INIT_VALUE 11111111111111110100000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[1]=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082 Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22071
.param INIT_VALUE 0100
.subckt LUT2 A[0]=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21812
.param INIT_VALUE 1110
.subckt LUT3 A[0]=$abc$393652$new_new_n5285__ A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.int_proc A[2]=u_8051_core.oc8051_memory_interface1.int_ack Y=$abc$393652$new_new_n8174__
.param INIT_VALUE 01000000
.subckt LUT6 A[0]=$abc$393652$new_new_n5284__ A[1]=$abc$393652$new_new_n8174__ A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[1] A[3]=$abc$393652$new_new_n5287__ A[4]=$abc$393652$new_new_n5542__ A[5]=$abc$393652$new_new_n5289__ Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22049
.param INIT_VALUE 1111111111111111111111111111111111111111010000000100000001000000
.subckt LUT5 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][2] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][2] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[3]=$abc$393652$new_new_n8174__ A[4]=$abc$393652$new_new_n5284__ Y=$abc$393652$new_new_n8176__
.param INIT_VALUE 00110101000000000000000000000000
.subckt LUT2 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tf0_buff A[1]=u_8051_core.oc8051_sfr1.oc8051_tc1.tf0 Y=$abc$393652$new_new_n8177__
.param INIT_VALUE 0100
.subckt LUT5 A[0]=$abc$393652$new_new_n5546__ A[1]=$abc$393652$new_new_n5287__ A[2]=$abc$393652$new_new_n5289__ A[3]=$abc$393652$new_new_n8176__ A[4]=$abc$393652$new_new_n8177__ Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22043
.param INIT_VALUE 11111111111111111111111111111000
.subckt LUT2 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.tf1_buff A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.tf1 Y=$abc$393652$new_new_n8179__
.param INIT_VALUE 0100
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][0] A[1]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1][2] A[2]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][0] A[3]=u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0][2] A[4]=u_8051_core.oc8051_sfr1.oc8051_int1.int_dept[0] A[5]=$abc$393652$new_new_n5285__ Y=$abc$393652$new_new_n8180__
.param INIT_VALUE 0000111100000000010001000100010000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5549__ A[1]=$abc$393652$new_new_n5287__ A[2]=$abc$393652$new_new_n5289__ A[3]=$abc$393652$new_new_n8179__ A[4]=$abc$393652$new_new_n8180__ Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22040
.param INIT_VALUE 11111111111111111111111111111000
.subckt LUT3 A[0]=$abc$393652$new_new_n5287__ A[1]=$abc$393652$new_new_n5355__ A[2]=$abc$393652$new_new_n5289__ Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22030
.param INIT_VALUE 11111000
.subckt LUT3 A[0]=$abc$393652$new_new_n5287__ A[1]=$abc$393652$new_new_n5544__ A[2]=$abc$393652$new_new_n5289__ Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22023
.param INIT_VALUE 11111000
.subckt LUT3 A[0]=$auto$alumacc.cc:485:replace_alu$22651.BB[2] A[1]=$auto$alumacc.cc:485:replace_alu$22651.BB[1] A[2]=$abc$393652$new_new_n7441__ Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21826
.param INIT_VALUE 10111111
.subckt LUT2 A[0]=u_wb_gmac_rx.state[7] A[1]=$abc$204592$auto$rtlil.cc:2574:NotGate$201442 Y=$abc$393652$auto$rtlil.cc:2491:Mux$147601
.param INIT_VALUE 0100
.subckt LUT3 A[0]=u_eth_dut.app_rx_desc_req A[1]=$abc$393652$auto$rtlil.cc:2491:Mux$147601 A[2]=u_wb_gmac_rx.state[3] Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20742
.param INIT_VALUE 10100011
.subckt LUT4 A[0]=$abc$223354$auto$opt_dff.cc:220:make_patterns_logic$20985 A[1]=u_spi_core.u_spi_ctrl.sck_ne A[2]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[3]=u_spi_core.u_spi_ctrl.spiif_cs[3] Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20994
.param INIT_VALUE 1100110011001010
.subckt LUT3 A[0]=$abc$204592$li37_li37 A[1]=$abc$204592$li38_li38 A[2]=u_spi_core.u_spi_ctrl.sck_out_en Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20975
.param INIT_VALUE 11100000
.subckt LUT3 A[0]=u_spi_core.u_spi_ctrl.spiif_cs[3] A[1]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[2]=u_spi_core.u_spi_ctrl.sck_ne Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21052
.param INIT_VALUE 11100000
.subckt LUT5 A[0]=$abc$393652$new_new_n6167__ A[1]=$abc$393652$new_new_n6165__ A[2]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 A[3]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[4]=$iopadmap$reset_out_n Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21017
.param INIT_VALUE 10001000000011110000000000000000
.subckt LUT3 A[0]=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 A[1]=u_spi_core.u_spi_ctrl.spiif_cs[3] A[2]=$abc$240073$auto$opt_dff.cc:220:make_patterns_logic$21043 Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21005
.param INIT_VALUE 11110001
.subckt LUT4 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg A[1]=$abc$210796$auto$rtlil.cc:2574:NotGate$201300 A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[3] A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs
.param INIT_VALUE 0001000000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg4.d_sync_out Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\send_bad_fcs[0:0]
.param INIT_VALUE 1110
.subckt LUT2 A[0]=$abc$393652$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\send_bad_fcs[0:0] A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_bad_fcs Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21709
.param INIT_VALUE 1110
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs A[1]=$abc$210796$lo16 Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21712
.param INIT_VALUE 1011
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld A[1]=$abc$236004$li0_li0 Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21718
.param INIT_VALUE 1011
.subckt LUT6 A[0]=$abc$393652$new_new_n5029__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5027__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5026__ A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in Y=$abc$393652$new_new_n8197__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT2 A[0]=$abc$393652$new_new_n8197__ A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21536
.param INIT_VALUE 1110
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[2]=$abc$393652$new_new_n5244__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21291
.param INIT_VALUE 11111111111111110001000000000000
.subckt LUT6 A[0]=$abc$207647$auto$rtlil.cc:2574:NotGate$201012 A[1]=$abc$207647$auto$rtlil.cc:2574:NotGate$201018 A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201020 A[3]=$abc$209610$lo23 A[4]=$abc$209610$lo22 A[5]=$abc$209610$lo18 Y=$abc$393652$new_new_n8200__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$207647$auto$rtlil.cc:2574:NotGate$201028 A[1]=$abc$209610$lo28 A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201032 A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201034 A[4]=$abc$209610$lo24 A[5]=$abc$209610$lo29 Y=$abc$393652$new_new_n8201__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$207647$auto$rtlil.cc:2574:NotGate$201014 A[1]=$abc$209610$lo19 A[2]=$abc$209610$lo25 A[3]=$abc$207647$auto$rtlil.cc:2574:NotGate$201026 A[4]=$abc$393652$new_new_n8200__ A[5]=$abc$393652$new_new_n8201__ Y=$abc$393652$new_new_n8202__
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$209610$lo13 A[1]=$abc$209610$lo10 A[2]=$abc$209610$lo12 A[3]=$abc$209610$lo09 A[4]=$abc$209610$lo14 A[5]=$abc$209610$lo15 Y=$abc$393652$new_new_n8203__
.param INIT_VALUE 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$207647$auto$rtlil.cc:2574:NotGate$201006 A[1]=$abc$209610$lo02 A[2]=$abc$209610$lo03 A[3]=$abc$393652$new_new_n8203__ Y=$abc$393652$new_new_n8204__
.param INIT_VALUE 0100000000000000
.subckt LUT6 A[0]=$abc$207647$auto$rtlil.cc:2574:NotGate$201002 A[1]=$abc$209610$lo05 A[2]=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 A[3]=$abc$209610$lo04 A[4]=$abc$209610$lo08 A[5]=$abc$209610$lo11 Y=$abc$393652$new_new_n8205__
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 A[1]=$abc$393652$new_new_n8204__ A[2]=$abc$393652$new_new_n8205__ A[3]=$abc$393652$new_new_n8202__ A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[5]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21298
.param INIT_VALUE 1111111111111111111111111111111110111111111111110000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.U_dble_reg1.d_sync_out A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21260
.param INIT_VALUE 11111000
.subckt LUT5 A[0]=$abc$393652$new_new_n5248__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[1] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[0] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] Y=$abc$393652$new_new_n8208__
.param INIT_VALUE 11101111111111101011111101010001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] A[1]=$abc$393652$new_new_n5342__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] Y=$abc$393652$new_new_n8209__
.param INIT_VALUE 00001101
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[2]=$abc$393652$new_new_n8209__ Y=$abc$393652$new_new_n8210__
.param INIT_VALUE 00010000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] A[2]=$abc$393652$new_new_n8210__ A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[10] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] Y=$abc$393652$new_new_n8211__
.param INIT_VALUE 11111111000100000000000011101111
.subckt LUT5 A[0]=$abc$393652$new_new_n8209__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[6] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[7] Y=$abc$393652$new_new_n8212__
.param INIT_VALUE 10110110110111111101111110110110
.subckt LUT6 A[0]=$abc$393652$new_new_n8212__ A[1]=$abc$393652$new_new_n8210__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[8] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[9] Y=$abc$393652$new_new_n8213__
.param INIT_VALUE 0001000001000001000001000000000000000100000000000001000001000001
.subckt LUT6 A[0]=$abc$393652$new_new_n5248__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[3] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[2] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] Y=$abc$393652$new_new_n8214__
.param INIT_VALUE 0001010111101111111110111111111011111011111111101110111100010101
.subckt LUT6 A[0]=$abc$393652$new_new_n5248__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[5] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[4] A[3]=$abc$393652$new_new_n5342__ A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] Y=$abc$393652$new_new_n8215__
.param INIT_VALUE 1110111101010001101111111111111011111110111011110101000110111111
.subckt LUT5 A[0]=$abc$393652$new_new_n8214__ A[1]=$abc$393652$new_new_n8215__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[13] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[15] Y=$abc$393652$new_new_n8216__
.param INIT_VALUE 00000000000000000000000000000001
.subckt LUT6 A[0]=$abc$393652$new_new_n8208__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] A[3]=$abc$393652$new_new_n8211__ A[4]=$abc$393652$new_new_n8213__ A[5]=$abc$393652$new_new_n8216__ Y=$abc$393652$new_new_n8217__
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[1] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[0] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[5] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[3] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[4] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[2] Y=$abc$393652$new_new_n8218__
.param INIT_VALUE 0000000100001111000011110000111100001111000011110000111100001111
.subckt LUT6 A[0]=$abc$393652$new_new_n8218__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[6] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[7] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[8] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[9] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg[10] Y=$abc$393652$new_new_n8219__
.param INIT_VALUE 1111111111111111010000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n8219__ A[1]=$abc$393652$new_new_n8217__ A[2]=$abc$393652$new_new_n5247__ A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[4]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21270
.param INIT_VALUE 11111111111111110001000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n7686__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=$abc$234087$li8_li8 A[3]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21273
.param INIT_VALUE 1111111101110000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[1]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_frame_err A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21276
.param INIT_VALUE 11111000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[13] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] Y=$abc$393652$new_new_n8223__
.param INIT_VALUE 1000000011101100110010001111111010001000111011101100110011111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] Y=$abc$393652$new_new_n8224__
.param INIT_VALUE 1000000011101100110010001111111010001000111011101100110011111111
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[12] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[13] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[14] Y=$abc$393652$new_new_n8225__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out A[1]=$abc$393652$new_new_n8224__ A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out A[4]=$abc$393652$new_new_n8225__ Y=$abc$393652$new_new_n8226__
.param INIT_VALUE 00000000011100010000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out Y=$abc$393652$new_new_n8227__
.param INIT_VALUE 11010100
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] A[5]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out Y=$abc$393652$new_new_n8228__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT3 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[2]=$abc$393652$new_new_n8228__ Y=$abc$393652$new_new_n8229__
.param INIT_VALUE 10010000
.subckt LUT6 A[0]=$abc$393652$new_new_n8227__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[5]=$abc$393652$new_new_n8229__ Y=$abc$393652$new_new_n8230__
.param INIT_VALUE 0100110111001111000011000100110100000000000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[5] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[6] A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[4] Y=$abc$393652$new_new_n8231__
.param INIT_VALUE 1010001000100000111110111011101010100010101000101111101111111011
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[8] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[9] A[4]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[11] Y=$abc$393652$new_new_n8232__
.param INIT_VALUE 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[10] A[3]=$abc$393652$new_new_n8232__ A[4]=$abc$393652$new_new_n8225__ Y=$abc$393652$new_new_n8233__
.param INIT_VALUE 01000001000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[0] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[2] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out A[4]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[1] Y=$abc$393652$new_new_n8234__
.param INIT_VALUE 01000001000000000000000001000001
.subckt LUT5 A[0]=$abc$393652$new_new_n8233__ A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[3] A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out A[3]=$abc$393652$new_new_n8229__ A[4]=$abc$393652$new_new_n8234__ Y=$abc$393652$new_new_n8235__
.param INIT_VALUE 00101000101010101010101010101010
.subckt LUT5 A[0]=$abc$393652$new_new_n8230__ A[1]=$abc$393652$new_new_n8231__ A[2]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count[7] A[4]=$abc$393652$new_new_n8235__ Y=$abc$393652$new_new_n8236__
.param INIT_VALUE 10111111101010110000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out A[1]=$abc$393652$new_new_n8223__ A[2]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_end_rcv A[3]=$abc$393652$new_new_n8226__ A[4]=$abc$393652$new_new_n8236__ A[5]=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21284
.param INIT_VALUE 1111111111111111111111111111111111110000111100001111000000010000
.subckt LUT2 A[0]=$abc$239006$flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$0\data_out[0:0] A[1]=u_spi_core.hware_op_done Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21157
.param INIT_VALUE 1110
.subckt LUT3 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out A[2]=u_spi_core.u_spi_ctrl.byte_cnt[1] Y=$abc$393652$new_new_n8239__
.param INIT_VALUE 11001010
.subckt LUT5 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[0] Y=$abc$393652$new_new_n8240__
.param INIT_VALUE 11111111001100110000111101010101
.subckt LUT6 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out A[1]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out A[2]=u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out A[3]=u_spi_core.u_spi_ctrl.byte_cnt[1] A[4]=u_spi_core.u_spi_ctrl.byte_cnt[2] A[5]=u_spi_core.u_spi_ctrl.spiif_cs[1] Y=$abc$393652$new_new_n8241__
.param INIT_VALUE 1100110011001100110011000000000000001111000011110000111101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8239__ A[1]=$abc$393652$new_new_n8240__ A[2]=u_spi_core.u_spi_ctrl.byte_cnt[0] A[3]=$abc$393652$new_new_n8241__ A[4]=u_spi_core.u_spi_ctrl.byte_cnt[2] A[5]=u_spi_core.u_spi_ctrl.spiif_cs[1] Y=$abc$393652$techmap$techmap391546\turbo8051:u_spi_core.u_spi_ctrl.cs_int_n_154963.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148$389635_Y
.param INIT_VALUE 0000000011111111000011001100110011111111000000001111010100000101
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[1] A[2]=u_uart_core.u_rxfifo.rd_ptr[2] A[3]=u_uart_core.u_rxfifo.rd_ptr[3] A[4]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Y=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT4 A[0]=u_uart_core.u_rxfifo.rd_ptr[2] A[1]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[2]=$abc$233977$li6_li6 A[3]=u_uart_core.u_rxfifo.rd_ptr[3] Y=$abc$393652$techmap$techmap389998$abc$242620$auto$blifparse.cc:362:parse_blif$242627.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 0100000000000000
.subckt LUT4 A[0]=$abc$223354$li0_li0 A[1]=$abc$393652$new_new_n5315__ A[2]=u_spi_core.u_spi_ctrl.spiif_cs[1] A[3]=u_spi_core.u_spi_ctrl.spiif_cs[3] Y=$abc$393652$techmap$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148$389635_Y
.param INIT_VALUE 0011001100111010
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[2] A[2]=u_uart_core.u_rxfifo.rd_ptr[1] A[3]=u_uart_core.u_rxfifo.rd_ptr[3] A[4]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Y=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT6 A[0]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[11] A[1]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[7] A[2]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[4] A[3]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[5] A[4]=$abc$393652$new_new_n5260__ A[5]=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[6] Y=$abc$228992$li56_li56
.param INIT_VALUE 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[1] A[1]=u_uart_core.u_rxfifo.rd_ptr[0] A[2]=u_uart_core.u_rxfifo.rd_ptr[2] A[3]=u_uart_core.u_rxfifo.rd_ptr[3] A[4]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Y=$abc$393652$techmap$techmap389981$abc$242550$auto$blifparse.cc:362:parse_blif$242558.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT4 A[0]=$abc$233977$li2_li2 A[1]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[2]=u_uart_core.u_rxfifo.rd_ptr[3] A[3]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 1000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[3] A[2]=u_uart_core.u_rxfifo.rd_ptr[2] A[3]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[4]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[3] A[1]=u_uart_core.u_rxfifo.rd_ptr[1] A[2]=u_uart_core.u_rxfifo.rd_ptr[2] A[3]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] Y=$abc$393652$techmap$techmap390702$abc$242479$auto$blifparse.cc:362:parse_blif$242487.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[2] A[2]=u_uart_core.u_rxfifo.rd_ptr[3] A[3]=u_uart_core.u_rxfifo.rd_ptr[1] A[4]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Y=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00000000000000010000000000000000
.subckt LUT3 A[0]=$abc$233977$li7_li7 A[1]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[2]=u_uart_core.u_rxfifo.rd_ptr[3] Y=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 01000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[3] A[1]=u_uart_core.u_rxfifo.rd_ptr[0] A[2]=u_uart_core.u_rxfifo.rd_ptr[2] A[3]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[4]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$techmap$techmap390686$abc$242389$auto$blifparse.cc:362:parse_blif$242397.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[2] A[1]=u_uart_core.u_rxfifo.rd_ptr[3] A[2]=u_uart_core.u_rxfifo.rd_ptr[1] A[3]=u_uart_core.u_rxfifo.rd_ptr[0] A[4]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Y=$abc$393652$techmap$techmap389990$abc$242585$auto$blifparse.cc:362:parse_blif$242593.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[2] A[2]=u_uart_core.u_rxfifo.rd_ptr[3] A[3]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[4]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=u_uart_core.u_rxfifo.rd_ptr[3] A[2]=u_uart_core.u_rxfifo.rd_ptr[1] A[3]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[4]=u_uart_core.u_rxfifo.rd_ptr[2] Y=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT4 A[0]=u_uart_core.u_rxfifo.rd_ptr[2] A[1]=u_uart_core.u_rxfifo.rd_ptr[3] A[2]=$abc$233977$li6_li6 A[3]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Y=$abc$393652$techmap$techmap390622$abc$242089$auto$blifparse.cc:362:parse_blif$242097.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 0001000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[2] A[1]=u_uart_core.u_rxfifo.rd_ptr[1] A[2]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[3]=u_uart_core.u_rxfifo.rd_ptr[3] A[4]=u_uart_core.u_rxfifo.rd_ptr[0] Y=$abc$393652$techmap$techmap389821$abc$239638$auto$blifparse.cc:362:parse_blif$239639.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_uart_core.u_rxfifo.rd_ptr[0] A[1]=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] A[2]=u_uart_core.u_rxfifo.rd_ptr[2] A[3]=u_uart_core.u_rxfifo.rd_ptr[3] A[4]=u_uart_core.u_rxfifo.rd_ptr[1] Y=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs A[1]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:280$1560_Y
.param INIT_VALUE 1110
.subckt LUT2 A[0]=u_uart_core.u_txfsm.txstate[3] A[1]=$abc$393652$new_new_n5293__ Y=$abc$393652$flatten\u_uart_core.\u_txfsm.$0\fifo_rd[0:0]
.param INIT_VALUE 0100
.subckt LUT2 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out A[1]=$abc$393652$techmap391546\turbo8051:u_spi_core.u_spi_ctrl.cs_int_n_154963.q Y=$iopadmap$spi_cs_n[1]
.param INIT_VALUE 0111
.subckt LUT2 A[0]=u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out A[1]=$abc$393652$techmap391546\turbo8051:u_spi_core.u_spi_ctrl.cs_int_n_154963.q Y=$iopadmap$spi_cs_n[0]
.param INIT_VALUE 1011
.subckt LUT5 A[0]=u_eth_dut.app_rxfifo_rdata_o[3] A[1]=$abc$393652$new_new_n7724__ A[2]=u_eth_dut.app_rxfifo_rdata_o[2] A[3]=u_eth_dut.app_rxfifo_rdata_o[1] A[4]=u_eth_dut.u_eth_parser.ipv4f Y=$abc$393652$flatten\u_eth_dut.\u_eth_parser.$procmux$18515_Y
.param INIT_VALUE 01000000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.app_rxfifo_rdata_o[5] A[1]=u_eth_dut.app_rxfifo_rdata_o[3] A[2]=u_eth_dut.app_rxfifo_rdata_o[4] A[3]=$abc$393652$new_new_n7723__ A[4]=u_eth_dut.app_rxfifo_rdata_o[0] Y=$abc$393652$new_new_n8266__
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT5 A[0]=u_eth_dut.app_rxfifo_rdata_o[2] A[1]=u_eth_dut.app_rxfifo_rdata_o[1] A[2]=$abc$393652$new_new_n4857__ A[3]=$abc$393652$new_new_n8266__ A[4]=u_eth_dut.u_eth_parser.ipv4f Y=$abc$393652$flatten\u_eth_dut.\u_eth_parser.$procmux$18510_Y
.param INIT_VALUE 00000001000000000000000000000000
.subckt LUT3 A[0]=u_eth_dut.u_eth_parser.udpf A[1]=u_eth_dut.u_eth_parser.arpf A[2]=u_eth_dut.u_eth_parser.tcpf Y=$abc$220471$auto$wreduce.cc:455:run$22337[0]
.param INIT_VALUE 00001110
.subckt LUT2 A[0]=u_eth_dut.u_eth_parser.tcpf A[1]=u_eth_dut.u_eth_parser.udpf Y=$abc$220471$auto$wreduce.cc:455:run$22337[1]
.param INIT_VALUE 1110
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[20][8] A[1]=u_eth_dut.u_mac_txfifo.mem[21][8] A[2]=u_eth_dut.u_mac_txfifo.mem[22][8] A[3]=u_eth_dut.u_mac_txfifo.mem[23][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8270__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[28][8] A[1]=u_eth_dut.u_mac_txfifo.mem[29][8] A[2]=u_eth_dut.u_mac_txfifo.mem[30][8] A[3]=u_eth_dut.u_mac_txfifo.mem[31][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8271__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[24][8] A[1]=u_eth_dut.u_mac_txfifo.mem[25][8] A[2]=u_eth_dut.u_mac_txfifo.mem[26][8] A[3]=u_eth_dut.u_mac_txfifo.mem[27][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8272__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[16][8] A[1]=u_eth_dut.u_mac_txfifo.mem[17][8] A[2]=u_eth_dut.u_mac_txfifo.mem[18][8] A[3]=u_eth_dut.u_mac_txfifo.mem[19][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8273__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8273__ A[1]=$abc$393652$new_new_n8272__ A[2]=$abc$393652$new_new_n8271__ A[3]=$abc$393652$new_new_n8270__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n8274__
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[4][8] A[1]=u_eth_dut.u_mac_txfifo.mem[5][8] A[2]=u_eth_dut.u_mac_txfifo.mem[6][8] A[3]=u_eth_dut.u_mac_txfifo.mem[7][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8275__
.param INIT_VALUE 1111111100000000110011001100110011110000111100001010101010101010
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[12][8] A[1]=u_eth_dut.u_mac_txfifo.mem[13][8] A[2]=u_eth_dut.u_mac_txfifo.mem[14][8] A[3]=u_eth_dut.u_mac_txfifo.mem[15][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8276__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[8][8] A[1]=u_eth_dut.u_mac_txfifo.mem[9][8] A[2]=u_eth_dut.u_mac_txfifo.mem[10][8] A[3]=u_eth_dut.u_mac_txfifo.mem[11][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8277__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=u_eth_dut.u_mac_txfifo.mem[0][8] A[1]=u_eth_dut.u_mac_txfifo.mem[1][8] A[2]=u_eth_dut.u_mac_txfifo.mem[2][8] A[3]=u_eth_dut.u_mac_txfifo.mem[3][8] A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[1] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=$abc$393652$new_new_n8278__
.param INIT_VALUE 0000000011111111001100110011001100001111000011110101010101010101
.subckt LUT6 A[0]=$abc$393652$new_new_n8278__ A[1]=$abc$393652$new_new_n8277__ A[2]=$abc$393652$new_new_n8276__ A[3]=$abc$393652$new_new_n8275__ A[4]=u_eth_dut.u_mac_txfifo.rd_ptr[2] A[5]=u_eth_dut.u_mac_txfifo.rd_ptr[3] Y=$abc$393652$new_new_n8279__
.param INIT_VALUE 0000111100001111001100110011001111111111000000000101010101010101
.subckt LUT4 A[0]=$abc$393652$new_new_n8279__ A[1]=$abc$393652$new_new_n8274__ A[2]=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld A[3]=u_eth_dut.u_mac_txfifo.rd_ptr[4] Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\tx_end_frame_reg[0:0]
.param INIT_VALUE 0000110000001010
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.rclk A[1]=u_8051_core.oc8051_sfr1.oc8051_tc21.tclk A[2]=u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 A[3]=u_8051_core.oc8051_sfr1.pres_ow A[4]=u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 A[5]=$abc$393652$new_new_n7448__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8252_Y
.param INIT_VALUE 0000000100000000000000000000000000000000000000000000000000000000
.subckt LUT4 A[0]=$abc$393652$new_new_n4968__ A[1]=$abc$393652$new_new_n7440__ A[2]=$abc$393652$new_new_n4976__ A[3]=u_8051_core.oc8051_indi_addr1.wr_bit_r Y=$abc$393652$new_new_n8282__
.param INIT_VALUE 1000000000000000
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7503__ A[3]=u_8051_core.oc8051_alu1.des1[6] A[4]=$abc$393652$new_new_n7042__ A[5]=$abc$393652$new_new_n8282__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0$lookahead\t2con$2732[7:0]$2737[6]
.param INIT_VALUE 1100110000001100101010100000101011111111000011111111111100001111
.subckt LUT6 A[0]=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 A[1]=u_8051_core.oc8051_alu1.desCy A[2]=$abc$393652$new_new_n7503__ A[3]=u_8051_core.oc8051_alu1.des1[7] A[4]=$abc$393652$new_new_n7044__ A[5]=$abc$393652$new_new_n8282__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0$lookahead\t2con$2732[7:0]$2737[7]
.param INIT_VALUE 1100110000001100101010100000101011111111000011111111111100001111
.subckt LUT5 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=$abc$393652$new_new_n5287__ A[2]=$abc$393652$new_new_n5542__ A[3]=u_8051_core.oc8051_alu1.des1[3] A[4]=$abc$393652$new_new_n5289__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_ie1[0:0]
.param INIT_VALUE 11111111100000001000000010000000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des1[5] A[2]=$abc$393652$new_new_n8177__ A[3]=$abc$393652$new_new_n5287__ A[4]=$abc$393652$new_new_n5546__ A[5]=$abc$393652$new_new_n5289__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_tf0[0:0]
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT6 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des1[7] A[2]=$abc$393652$new_new_n8179__ A[3]=$abc$393652$new_new_n5287__ A[4]=$abc$393652$new_new_n5549__ A[5]=$abc$393652$new_new_n5289__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_tf1[0:0]
.param INIT_VALUE 1100110011001100110011001100110010101010111100001111000011110000
.subckt LUT3 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des1[4] A[2]=$abc$393652$new_new_n5289__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0][2]
.param INIT_VALUE 11001010
.subckt LUT3 A[0]=u_8051_core.oc8051_alu1.desCy A[1]=u_8051_core.oc8051_alu1.des1[2] A[2]=$abc$393652$new_new_n5289__ Y=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0][1]
.param INIT_VALUE 11001010
.subckt LUT2 A[0]=u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we A[1]=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_in Y=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21445
.param INIT_VALUE 1000
.subckt LUT4 A[0]=$abc$393652$new_new_n5029__ A[1]=$abc$393652$new_new_n5022__ A[2]=$abc$393652$new_new_n5028__ A[3]=$abc$393652$new_new_n7242__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 0100000000000000
.subckt LUT5 A[0]=$abc$393652$new_new_n5027__ A[1]=$abc$393652$new_new_n5029__ A[2]=$abc$393652$new_new_n5227__ A[3]=$abc$393652$new_new_n5028__ A[4]=$abc$393652$new_new_n5022__ Y=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we
.param INIT_VALUE 00010000000000000000000000000000
.subckt LUT1 A=u_spi_core.u_spi_ctrl.spiif_cs[5] Y=$abc$204592$auto$rtlil.cc:2491:Mux$147129
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$lo48 Y=u_uart_core.u_frm_err.in_data_3s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$lo51 Y=u_uart_core.u_par_err.in_data_3s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$lo65 Y=u_uart_core.u_rxfifo_err.in_data_3s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$auto$rtlil.cc:2574:NotGate$201598 Y=u_wb_gmac_tx.state[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$auto$rtlil.cc:2574:NotGate$201404 Y=u_spi_core.u_spi_ctrl.spiif_cs[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfifo.rd_ptr[0] Y=u_uart_core.u_rxfifo.rd_ptr_inc[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfifo.rd_ptr[1] Y=$auto$alumacc.cc:485:replace_alu$22881.BB[1]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_rxfifo.wr_ptr[0] Y=u_eth_dut.u_mac_rxfifo.wr_ptr_inc[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_rxfifo.wr_ptr[1] Y=$abc$207647$auto$rtlil.cc:2432:Eq$147840
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210450$auto$rtlil.cc:2574:NotGate$201590 Y=u_uart_core.u_rxfsm.rxstate[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$216236$lo0 Y=u_eth_dut.u_mac_rxfifo.empty_q
.param INIT_VALUE 01
.subckt LUT1 A=u_wb_gmac_rx.mem_rd Y=$abc$216236$auto$rtlil.cc:2574:NotGate$201438
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_txfifo.wr_ptr[0] Y=u_eth_dut.u_mac_txfifo.wr_ptr_inc[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_txfifo.wr_ptr[1] Y=$abc$215657$auto$rtlil.cc:2432:Eq$148241
.param INIT_VALUE 01
.subckt LUT1 A=$abc$217869$flatten\u_uart_core.\u_txfsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3134_Y Y=u_uart_core.u_txfifo.empty_q
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_eth_parser.bcnt[0] Y=$auto$alumacc.cc:485:replace_alu$22714.X[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfifo.wr_ptr[0] Y=u_uart_core.u_rxfifo.wr_ptr_inc[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfifo.wr_ptr[1] Y=$abc$217309$auto$rtlil.cc:2432:Eq$148562
.param INIT_VALUE 01
.subckt LUT1 A=u_8051_core.oc8051_alu1.oc8051_mul1.cycle[0] Y=$abc$223045$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=$abc$223115$lo0 Y=$iopadmap$so
.param INIT_VALUE 01
.subckt LUT1 A=u_wb_gmac_rx.wbo_taddr[0] Y=$auto$alumacc.cc:485:replace_alu$22636.BB[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_wb_gmac_tx.desc_ptr[0] Y=$abc$223291$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=u_wb_gmac_rx.desc_ptr[0] Y=$abc$223307$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1058$1232_Y Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.dt_xfr_invalid
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfsm.offset[3] Y=$abc$223415$li3_li3
.param INIT_VALUE 01
.subckt LUT1 A=$abc$202179$lo088 Y=u_8051_core.oc8051_decoder1.src_sel2[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_8051_core.oc8051_memory_interface1.sp_w[0] Y=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$202179$lo139 Y=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$202179$lo140 Y=u_8051_core.oc8051_sfr1.oc8051_sp1.sp[2]
.param INIT_VALUE 01
.subckt LUT1 A=u_8051_core.oc8051_sfr1.prescaler[0] Y=$abc$224612$li140_li140
.param INIT_VALUE 01
.subckt LUT1 A=u_8051_core.oc8051_sfr1.wait_data Y=$abc$202179$flatten\u_8051_core.\oc8051_decoder1.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:148$1729_Y
.param INIT_VALUE 01
.subckt LUT1 A=$abc$202179$auto$rtlil.cc:2574:NotGate$199100 Y=u_8051_core.oc8051_decoder1.state[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$202179$auto$rtlil.cc:2574:NotGate$199096 Y=u_8051_core.oc8051_decoder1.state[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo7 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[7]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo6 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[6]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo5 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[5]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo4 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[4]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo3 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[3]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo2 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[2]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo1 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218341$lo0 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo0 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo0 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo0 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo1 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo1 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo1 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo2 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[2]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo2 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[2]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo2 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[2]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo3 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[3]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo3 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[3]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo3 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[3]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo4 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[4]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo4 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[4]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo4 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[4]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo5 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[5]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo5 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[5]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo5 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[5]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo6 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[6]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo6 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[6]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo6 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[6]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218544$lo7 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out[7]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218813$lo7 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out[7]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$218262$lo7 Y=u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out[7]
.param INIT_VALUE 01
.subckt LUT1 A=$iopadmap$si Y=$abc$226843$li114_li114
.param INIT_VALUE 01
.subckt LUT1 A=$iopadmap$ext_reg_tid[1] Y=$auto$alumacc.cc:485:replace_alu$22600.BB[1]
.param INIT_VALUE 01
.subckt LUT1 A=$iopadmap$ext_reg_tid[0] Y=$auto$alumacc.cc:485:replace_alu$22600.BB[0]
.param INIT_VALUE 01
.subckt LUT1 A=$iopadmap$ext_reg_tid[3] Y=$auto$alumacc.cc:485:replace_alu$22600.BB[3]
.param INIT_VALUE 01
.subckt LUT1 A=u_wb_crossbar.wbd_taddr_master[13] Y=$auto$alumacc.cc:485:replace_alu$22597.BB[1]
.param INIT_VALUE 01
.subckt LUT1 A=$auto$alumacc.cc:485:replace_alu$22597.BB[0] Y=u_wb_crossbar.wbd_taddr_master[12]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$lo31 Y=u_spi_core.u_spi_ctrl.clk_cnt[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$li47_li47 Y=u_uart_core.u_frm_err.in_data_s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$li48_li48 Y=u_uart_core.u_frm_err.in_data_2s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$li50_li50 Y=u_uart_core.u_par_err.in_data_s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$li51_li51 Y=u_uart_core.u_par_err.in_data_2s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7] Y=u_uart_core.u_rxfifo.empty_q
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$li64_li64 Y=u_uart_core.u_rxfifo_err.in_data_s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$li65_li65 Y=u_uart_core.u_rxfifo_err.in_data_2s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$204592$auto$rtlil.cc:2574:NotGate$201442 Y=u_wb_gmac_rx.state[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.par_error Y=$abc$226843$li049_li049
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.frm_error Y=$abc$226843$li046_li046
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.rx_fifo_full_err Y=$abc$226843$li063_li063
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfsm.offset[0] Y=$abc$226843$li104_li104
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210450$li24_li24 Y=u_uart_core.u_si_sync.in_data_s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210450$li25_li25 Y=u_uart_core.u_si_sync.in_data_2s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210450$auto$rtlil.cc:2384:Not$20909 Y=u_uart_core.u_si_sync.in_data_3s
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210450$auto$rtlil.cc:2574:NotGate$201874 Y=u_uart_core.u_txfsm.txstate[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfsm.cnt[0] Y=$auto$alumacc.cc:485:replace_alu$22395.BB[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[0] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[1] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[1]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[2] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[2]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[3] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[3]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[4] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[4]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[5] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[5]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[6] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[6]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[7] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[7]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[8] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[8]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[9] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[9]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[10] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[10]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[11] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[11]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[12] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[12]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[13] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[13]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[14] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[14]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[15] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[15]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[16] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[16]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[17] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[17]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[18] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[18]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[19] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[19]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[20] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[20]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[21] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[21]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[22] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[22]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[23] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[23]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[24] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[24]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[25] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[25]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[26] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[26]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[27] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[27]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[28] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[28]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[29] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[29]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[30] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[30]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[31] Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc[31]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201000 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201002 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo02 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[2]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo03 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[3]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo04 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[4]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo05 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[5]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201006 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[6]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201008 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[7]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo08 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[8]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo09 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[9]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo10 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[10]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo11 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[11]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo12 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[12]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo13 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[13]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo14 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[14]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo15 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[15]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201012 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[16]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201014 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[17]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo18 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[18]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo19 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[19]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201018 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[20]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201020 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[21]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo22 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[22]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo23 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[23]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo24 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[24]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo25 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[25]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201026 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[26]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201028 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[27]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo28 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[28]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$209610$lo29 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[29]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201032 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[30]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$auto$rtlil.cc:2574:NotGate$201034 Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc[31]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.u_mii_intf.mi2rx_strt_rcv Y=$abc$209610$new_n548_
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_rxfifo.rd_ptr[0] Y=u_eth_dut.u_mac_rxfifo.rd_ptr_inc[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_rxfifo.rd_ptr[1] Y=$auto$alumacc.cc:485:replace_alu$22799.BB[1]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210796$lo16 Y=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_fifo_undrn
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210796$lo27 Y=u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$236004$li0_li0 Y=u_eth_dut.tx_fifo_rd
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_txfifo.rd_ptr[1] Y=$auto$alumacc.cc:485:replace_alu$22837.BB[1]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_txfifo.rd_ptr[0] Y=u_eth_dut.u_mac_txfifo.rd_ptr_inc[0]
.param INIT_VALUE 01
.subckt LUT1 A=$iopadmap$ext_reg_tid[2] Y=$auto$alumacc.cc:485:replace_alu$22600.BB[2]
.param INIT_VALUE 01
.subckt LUT1 A=u_wb_crossbar.wbd_taddr_master[14] Y=$auto$alumacc.cc:485:replace_alu$22597.BB[2]
.param INIT_VALUE 01
.subckt LUT1 A=u_8051_core.oc8051_memory_interface1.dack_i Y=$abc$216875$auto$rtlil.cc:2384:Not$22164
.param INIT_VALUE 01
.subckt LUT1 A=$iopadmap$clkout Y=$abc$233878$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=$abc$210796$auto$rtlil.cc:2574:NotGate$201300 Y=u_eth_dut.u_mac_txfifo.empty_q
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_txfifo.rd_ptr[0] Y=u_uart_core.u_txfifo.rd_ptr_inc[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$221058$lo6 Y=u_clkgen.risc_reset
.param INIT_VALUE 01
.subckt LUT1 A=$abc$216299$lo11 Y=u_clkgen.pll_count[11]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$216299$lo08 Y=u_clkgen.pll_count[8]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$216299$lo07 Y=u_clkgen.pll_count[7]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$216299$lo06 Y=u_clkgen.pll_count[6]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$221058$lo0 Y=u_clkgen.clkgen_ps[0]
.param INIT_VALUE 01
.subckt LUT1 A=$abc$216299$lo02 Y=u_clkgen.pll_count[2]
.param INIT_VALUE 01
.subckt LUT1 A=u_wb_gmac_tx.wbo_be[3] Y=$auto$alumacc.cc:485:replace_alu$22645.BB[0]
.param INIT_VALUE 01
.subckt LUT1 A=u_8051_core.oc8051_alu1.oc8051_div1.cycle[0] Y=$abc$238367$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val[0] Y=$abc$239040$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.tx_fifo_rd Y=$abc$217869$auto$rtlil.cc:2574:NotGate$201886
.param INIT_VALUE 01
.subckt LUT1 A=$abc$207647$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:246$1113_Y Y=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.commit_write_done
.param INIT_VALUE 01
.subckt LUT1 A=u_spi_core.u_spi_ctrl.spiif_cs[2] Y=$abc$240073$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfsm.cnt[1] Y=$auto$alumacc.cc:485:replace_alu$22395.BB[1]
.param INIT_VALUE 01
.subckt LUT1 A=u_uart_core.u_rxfsm.cnt[2] Y=$auto$alumacc.cc:485:replace_alu$22395.BB[2]
.param INIT_VALUE 01
.subckt LUT1 A=u_8051_core.oc8051_ram_top1.rd_en Y=$abc$242514$li0_li0
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.gen_eop Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\enable_channel[0:0]
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:61$2977_Y
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:67$2982_Y
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:61$2977_Y
.param INIT_VALUE 01
.subckt LUT1 A=u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag Y=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:67$2982_Y
.param INIT_VALUE 01
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.C[32] P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[0] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[1] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[0] P=$auto$alumacc.cc:485:replace_alu$22597.BB[0]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[10] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[11] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[10] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[11] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[12] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[11] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[12] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[13] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[12] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[13] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[14] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[13] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[14] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[15] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[14] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[15] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[16] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[15] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[16] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[17] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[16] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[17] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[18] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[17] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[18] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[19] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[18] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[19] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[20] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[19] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[1] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[2] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[1] P=$auto$alumacc.cc:485:replace_alu$22597.BB[1]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[20] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[21] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[20] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[21] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[22] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[21] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[22] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[23] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[22] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[23] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[24] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[23] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[24] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[25] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[24] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[25] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[26] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[25] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[26] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[27] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[26] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[27] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[28] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[27] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[28] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[29] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[28] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[29] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[29] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[2] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[3] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[2] P=$auto$alumacc.cc:485:replace_alu$22597.BB[2]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[3] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[4] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[3] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[4] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[5] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[4] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[5] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[6] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[5] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[6] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[7] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[6] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[7] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[8] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[7] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[8] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[9] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[8] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22597.C[9] COUT=$auto$alumacc.cc:485:replace_alu$22597.C[10] G=$false O=$auto$alumacc.cc:485:replace_alu$22597.Y[9] P=$true
.subckt CARRY COUT=$auto$alumacc.cc:485:replace_alu$22597.C[0] G=$true P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.C[32] P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[0] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[1] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[0] P=$auto$alumacc.cc:485:replace_alu$22600.BB[0]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[10] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[11] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[10] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[11] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[12] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[11] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[12] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[13] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[12] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[13] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[14] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[13] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[14] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[15] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[14] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[15] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[16] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[15] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[16] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[17] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[16] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[17] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[18] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[17] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[18] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[19] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[18] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[19] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[20] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[19] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[1] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[2] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[1] P=$auto$alumacc.cc:485:replace_alu$22600.BB[1]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[20] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[21] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[20] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[21] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[22] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[21] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[22] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[23] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[22] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[23] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[24] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[23] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[24] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[25] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[24] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[25] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[26] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[25] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[26] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[27] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[26] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[27] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[28] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[27] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[28] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[29] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[28] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[29] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[29] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[2] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[3] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[2] P=$auto$alumacc.cc:485:replace_alu$22600.BB[2]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[3] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[4] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[3] P=$auto$alumacc.cc:485:replace_alu$22600.BB[3]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[4] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[5] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[4] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[5] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[6] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[5] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[6] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[7] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[6] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[7] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[8] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[7] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[8] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[9] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[8] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22600.C[9] COUT=$auto$alumacc.cc:485:replace_alu$22600.C[10] G=$false O=$auto$alumacc.cc:485:replace_alu$22600.Y[9] P=$true
.subckt CARRY COUT=$auto$alumacc.cc:485:replace_alu$22600.C[0] G=$true P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.C[32] P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[0] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[1] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[0] P=$auto$alumacc.cc:485:replace_alu$22636.BB[0]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[10] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[11] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[10] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[11] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[12] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[11] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[12] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[13] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[12] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[13] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[14] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[13] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[14] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[15] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[14] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[15] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[16] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[15] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[16] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[17] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[16] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[17] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[18] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[17] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[18] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[19] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[18] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[19] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[20] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[19] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[1] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[2] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[1] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[20] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[21] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[20] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[21] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[22] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[21] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[22] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[23] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[22] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[23] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[24] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[23] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[24] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[25] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[24] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[25] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[26] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[25] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[26] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[27] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[26] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[27] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[28] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[27] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[28] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[29] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[28] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[29] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[29] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[2] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[3] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[2] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[3] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[4] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[3] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[4] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[5] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[4] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[5] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[6] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[5] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[6] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[7] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[6] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[7] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[8] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[7] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[8] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[9] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[8] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22636.C[9] COUT=$auto$alumacc.cc:485:replace_alu$22636.C[10] G=$false O=$auto$alumacc.cc:485:replace_alu$22636.Y[9] P=$true
.subckt CARRY COUT=$auto$alumacc.cc:485:replace_alu$22636.C[0] G=$true P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.C[32] P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[0] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[1] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[0] P=$auto$alumacc.cc:485:replace_alu$22645.BB[0]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[10] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[11] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[10] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[11] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[12] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[11] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[12] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[13] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[12] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[13] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[14] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[13] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[14] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[15] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[14] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[15] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[16] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[15] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[16] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[17] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[16] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[17] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[18] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[17] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[18] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[19] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[18] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[19] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[20] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[19] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[1] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[2] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[1] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[20] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[21] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[20] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[21] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[22] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[21] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[22] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[23] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[22] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[23] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[24] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[23] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[24] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[25] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[24] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[25] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[26] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[25] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[26] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[27] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[26] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[27] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[28] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[27] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[28] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[29] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[28] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[29] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[29] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[2] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[3] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[2] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[3] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[4] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[3] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[4] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[5] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[4] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[5] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[6] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[5] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[6] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[7] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[6] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[7] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[8] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[7] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[8] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[9] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[8] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22645.C[9] COUT=$auto$alumacc.cc:485:replace_alu$22645.C[10] G=$false O=$auto$alumacc.cc:485:replace_alu$22645.Y[9] P=$true
.subckt CARRY COUT=$auto$alumacc.cc:485:replace_alu$22645.C[0] G=$true P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.C[32] P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[0] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[1] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[0] P=$auto$alumacc.cc:485:replace_alu$22651.BB[0]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[10] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[11] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[10] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[11] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[12] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[11] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[12] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[13] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[12] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[13] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[14] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[13] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[14] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[15] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[14] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[15] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[16] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[15] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[16] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[17] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[16] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[17] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[18] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[17] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[18] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[19] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[18] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[19] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[20] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[19] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[1] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[2] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[1] P=$auto$alumacc.cc:485:replace_alu$22651.BB[1]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[20] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[21] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[20] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[21] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[22] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[21] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[22] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[23] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[22] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[23] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[24] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[23] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[24] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[25] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[24] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[25] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[26] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[25] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[26] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[27] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[26] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[27] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[28] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[27] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[28] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[29] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[28] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[29] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[29] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[2] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[3] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[2] P=$auto$alumacc.cc:485:replace_alu$22651.BB[2]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[3] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[4] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[3] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[4] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[5] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[4] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[5] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[6] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[5] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[6] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[7] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[6] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[7] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[8] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[7] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[8] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[9] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[8] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22651.C[9] COUT=$auto$alumacc.cc:485:replace_alu$22651.C[10] G=$false O=$auto$alumacc.cc:485:replace_alu$22651.Y[9] P=$true
.subckt CARRY COUT=$auto$alumacc.cc:485:replace_alu$22651.C[0] G=$true P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.C[32] P=$false
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[0] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[1] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[0] P=$auto$alumacc.cc:485:replace_alu$22395.BB[0]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[10] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[11] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[10] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[11] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[12] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[11] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[12] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[13] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[12] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[13] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[14] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[13] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[14] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[15] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[14] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[15] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[16] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[15] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[16] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[17] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[16] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[17] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[18] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[17] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[18] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[19] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[18] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[19] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[20] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[19] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[1] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[2] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[1] P=$auto$alumacc.cc:485:replace_alu$22395.BB[1]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[20] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[21] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[20] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[21] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[22] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[21] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[22] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[23] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[22] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[23] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[24] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[23] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[24] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[25] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[24] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[25] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[26] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[25] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[26] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[27] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[26] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[27] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[28] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[27] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[28] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[29] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[28] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[29] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[30] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[29] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[2] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[3] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[2] P=$auto$alumacc.cc:485:replace_alu$22395.BB[2]
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[3] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[4] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[3] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[4] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[5] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[4] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[5] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[6] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[5] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[6] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[7] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[6] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[7] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[8] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[7] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[8] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[9] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[8] P=$true
.subckt CARRY CIN=$auto$alumacc.cc:485:replace_alu$22909.C[9] COUT=$auto$alumacc.cc:485:replace_alu$22909.C[10] G=$false O=$auto$alumacc.cc:485:replace_alu$22909.Y[9] P=$true
.subckt CARRY COUT=$auto$alumacc.cc:485:replace_alu$22909.C[0] G=$true P=$false
.subckt CLK_BUF I=$auto$clkbufmap.cc:262:execute$397312 O=$iopadmap$clkout
.subckt CLK_BUF I=$auto$clkbufmap.cc:262:execute$397314 O=$auto$clkbufmap.cc:294:execute$397315
.subckt CLK_BUF I=$auto$clkbufmap.cc:262:execute$397317 O=$auto$clkbufmap.cc:294:execute$397318
.subckt CLK_BUF I=$auto$clkbufmap.cc:262:execute$397320 O=$auto$clkbufmap.cc:294:execute$397321
.subckt O_BUF I=$iopadmap$MDC O=MDC
.subckt O_BUF I=$iopadmap$MDIO O=MDIO
.subckt O_BUF I=$iopadmap$clkout O=clkout
.subckt I_BUF EN=$true I=ea_in O=$iopadmap$ea_in
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$ext_reg_ack O=ext_reg_ack
.subckt I_BUF EN=$true I=ext_reg_addr[0] O=$iopadmap$ext_reg_addr[0]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[1] O=$iopadmap$ext_reg_addr[1]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[10] O=$iopadmap$ext_reg_addr[10]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[11] O=$iopadmap$ext_reg_addr[11]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[12] O=$iopadmap$ext_reg_addr[12]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[13] O=$iopadmap$ext_reg_addr[13]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[14] O=$iopadmap$ext_reg_addr[14]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[2] O=$iopadmap$ext_reg_addr[2]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[3] O=$iopadmap$ext_reg_addr[3]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[4] O=$iopadmap$ext_reg_addr[4]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[5] O=$iopadmap$ext_reg_addr[5]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[6] O=$iopadmap$ext_reg_addr[6]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[7] O=$iopadmap$ext_reg_addr[7]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[8] O=$iopadmap$ext_reg_addr[8]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_addr[9] O=$iopadmap$ext_reg_addr[9]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_be[0] O=$iopadmap$ext_reg_be[0]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_be[1] O=$iopadmap$ext_reg_be[1]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_be[2] O=$iopadmap$ext_reg_be[2]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_be[3] O=$iopadmap$ext_reg_be[3]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_cs O=$iopadmap$ext_reg_cs
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$ext_reg_rdata[0] O=ext_reg_rdata[0]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[1] O=ext_reg_rdata[1]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[10] O=ext_reg_rdata[10]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[11] O=ext_reg_rdata[11]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[12] O=ext_reg_rdata[12]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[13] O=ext_reg_rdata[13]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[14] O=ext_reg_rdata[14]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[15] O=ext_reg_rdata[15]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[16] O=ext_reg_rdata[16]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[17] O=ext_reg_rdata[17]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[18] O=ext_reg_rdata[18]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[19] O=ext_reg_rdata[19]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[2] O=ext_reg_rdata[2]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[20] O=ext_reg_rdata[20]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[21] O=ext_reg_rdata[21]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[22] O=ext_reg_rdata[22]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[23] O=ext_reg_rdata[23]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[24] O=ext_reg_rdata[24]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[25] O=ext_reg_rdata[25]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[26] O=ext_reg_rdata[26]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[27] O=ext_reg_rdata[27]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[28] O=ext_reg_rdata[28]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[29] O=ext_reg_rdata[29]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[3] O=ext_reg_rdata[3]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[30] O=ext_reg_rdata[30]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[31] O=ext_reg_rdata[31]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[4] O=ext_reg_rdata[4]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[5] O=ext_reg_rdata[5]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[6] O=ext_reg_rdata[6]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[7] O=ext_reg_rdata[7]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[8] O=ext_reg_rdata[8]
.subckt O_BUF I=$iopadmap$ext_reg_rdata[9] O=ext_reg_rdata[9]
.subckt I_BUF EN=$true I=ext_reg_tid[0] O=$iopadmap$ext_reg_tid[0]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_tid[1] O=$iopadmap$ext_reg_tid[1]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_tid[2] O=$iopadmap$ext_reg_tid[2]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_tid[3] O=$iopadmap$ext_reg_tid[3]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[0] O=$iopadmap$ext_reg_wdata[0]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[1] O=$iopadmap$ext_reg_wdata[1]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[10] O=$iopadmap$ext_reg_wdata[10]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[11] O=$iopadmap$ext_reg_wdata[11]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[12] O=$iopadmap$ext_reg_wdata[12]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[13] O=$iopadmap$ext_reg_wdata[13]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[14] O=$iopadmap$ext_reg_wdata[14]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[15] O=$iopadmap$ext_reg_wdata[15]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[16] O=$iopadmap$ext_reg_wdata[16]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[17] O=$iopadmap$ext_reg_wdata[17]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[18] O=$iopadmap$ext_reg_wdata[18]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[19] O=$iopadmap$ext_reg_wdata[19]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[2] O=$iopadmap$ext_reg_wdata[2]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[20] O=$iopadmap$ext_reg_wdata[20]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[21] O=$iopadmap$ext_reg_wdata[21]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[22] O=$iopadmap$ext_reg_wdata[22]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[23] O=$iopadmap$ext_reg_wdata[23]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[24] O=$iopadmap$ext_reg_wdata[24]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[25] O=$iopadmap$ext_reg_wdata[25]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[26] O=$iopadmap$ext_reg_wdata[26]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[27] O=$iopadmap$ext_reg_wdata[27]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[28] O=$iopadmap$ext_reg_wdata[28]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[29] O=$iopadmap$ext_reg_wdata[29]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[3] O=$iopadmap$ext_reg_wdata[3]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[30] O=$iopadmap$ext_reg_wdata[30]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[31] O=$iopadmap$ext_reg_wdata[31]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[4] O=$iopadmap$ext_reg_wdata[4]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[5] O=$iopadmap$ext_reg_wdata[5]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[6] O=$iopadmap$ext_reg_wdata[6]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[7] O=$iopadmap$ext_reg_wdata[7]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[8] O=$iopadmap$ext_reg_wdata[8]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wdata[9] O=$iopadmap$ext_reg_wdata[9]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=ext_reg_wr O=$iopadmap$ext_reg_wr
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=fastsim_mode O=$iopadmap$fastsim_mode
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=mastermode O=$iopadmap$mastermode
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=phy_rx_clk O=$iopadmap$phy_rx_clk
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$phy_rx_dv O=phy_rx_dv
.subckt O_BUF I=$iopadmap$phy_rxd[0] O=phy_rxd[0]
.subckt O_BUF I=$iopadmap$phy_rxd[1] O=phy_rxd[1]
.subckt O_BUF I=$iopadmap$phy_rxd[2] O=phy_rxd[2]
.subckt O_BUF I=$iopadmap$phy_rxd[3] O=phy_rxd[3]
.subckt O_BUF I=$iopadmap$phy_rxd[4] O=phy_rxd[4]
.subckt O_BUF I=$iopadmap$phy_rxd[5] O=phy_rxd[5]
.subckt O_BUF I=$iopadmap$phy_rxd[6] O=phy_rxd[6]
.subckt O_BUF I=$iopadmap$phy_rxd[7] O=phy_rxd[7]
.subckt I_BUF EN=$true I=phy_tx_clk O=$iopadmap$phy_tx_clk
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$phy_tx_en O=phy_tx_en
.subckt O_BUF I=$iopadmap$phy_txd[0] O=phy_txd[0]
.subckt O_BUF I=$iopadmap$phy_txd[1] O=phy_txd[1]
.subckt O_BUF I=$iopadmap$phy_txd[2] O=phy_txd[2]
.subckt O_BUF I=$iopadmap$phy_txd[3] O=phy_txd[3]
.subckt O_BUF I=$iopadmap$phy_txd[4] O=phy_txd[4]
.subckt O_BUF I=$iopadmap$phy_txd[5] O=phy_txd[5]
.subckt O_BUF I=$iopadmap$phy_txd[6] O=phy_txd[6]
.subckt O_BUF I=$iopadmap$phy_txd[7] O=phy_txd[7]
.subckt I_BUF EN=$true I=reset_n O=$iopadmap$reset_n
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$reset_out_n O=reset_out_n
.subckt I_BUF EN=$true I=si O=$iopadmap$si
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$so O=so
.subckt O_BUF I=$iopadmap$spi_cs_n[0] O=spi_cs_n[0]
.subckt O_BUF I=$iopadmap$spi_cs_n[1] O=spi_cs_n[1]
.subckt O_BUF I=$iopadmap$spi_cs_n[2] O=spi_cs_n[2]
.subckt O_BUF I=$iopadmap$spi_cs_n[3] O=spi_cs_n[3]
.subckt O_BUF I=$iopadmap$spi_sck O=spi_sck
.subckt I_BUF EN=$true I=spi_si O=$iopadmap$spi_si
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$spi_so O=spi_so
.subckt I_BUF EN=$true I=wb_xram_ack O=$iopadmap$wb_xram_ack
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$wb_xram_adr[0] O=wb_xram_adr[0]
.subckt O_BUF I=$iopadmap$wb_xram_adr[1] O=wb_xram_adr[1]
.subckt O_BUF I=$iopadmap$wb_xram_adr[10] O=wb_xram_adr[10]
.subckt O_BUF I=$iopadmap$wb_xram_adr[11] O=wb_xram_adr[11]
.subckt O_BUF I=$iopadmap$wb_xram_adr[12] O=wb_xram_adr[12]
.subckt O_BUF I=$iopadmap$wb_xram_adr[13] O=wb_xram_adr[13]
.subckt O_BUF I=$iopadmap$wb_xram_adr[14] O=wb_xram_adr[14]
.subckt O_BUF I=$iopadmap$wb_xram_adr[15] O=wb_xram_adr[15]
.subckt O_BUF I=$iopadmap$wb_xram_adr[2] O=wb_xram_adr[2]
.subckt O_BUF I=$iopadmap$wb_xram_adr[3] O=wb_xram_adr[3]
.subckt O_BUF I=$iopadmap$wb_xram_adr[4] O=wb_xram_adr[4]
.subckt O_BUF I=$iopadmap$wb_xram_adr[5] O=wb_xram_adr[5]
.subckt O_BUF I=$iopadmap$wb_xram_adr[6] O=wb_xram_adr[6]
.subckt O_BUF I=$iopadmap$wb_xram_adr[7] O=wb_xram_adr[7]
.subckt O_BUF I=$iopadmap$wb_xram_adr[8] O=wb_xram_adr[8]
.subckt O_BUF I=$iopadmap$wb_xram_adr[9] O=wb_xram_adr[9]
.subckt O_BUF I=$iopadmap$wb_xram_be[0] O=wb_xram_be[0]
.subckt O_BUF I=$iopadmap$wb_xram_be[1] O=wb_xram_be[1]
.subckt O_BUF I=$iopadmap$wb_xram_be[2] O=wb_xram_be[2]
.subckt O_BUF I=$iopadmap$wb_xram_be[3] O=wb_xram_be[3]
.subckt O_BUF I=$iopadmap$wb_xram_cyc O=wb_xram_cyc
.subckt O_BUF I=$iopadmap$wb_xram_err O=wb_xram_err
.subckt I_BUF EN=$true I=wb_xram_rdata[0] O=$iopadmap$wb_xram_rdata[0]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[1] O=$iopadmap$wb_xram_rdata[1]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[10] O=$iopadmap$wb_xram_rdata[10]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[11] O=$iopadmap$wb_xram_rdata[11]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[12] O=$iopadmap$wb_xram_rdata[12]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[13] O=$iopadmap$wb_xram_rdata[13]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[14] O=$iopadmap$wb_xram_rdata[14]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[15] O=$iopadmap$wb_xram_rdata[15]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[16] O=$iopadmap$wb_xram_rdata[16]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[17] O=$iopadmap$wb_xram_rdata[17]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[18] O=$iopadmap$wb_xram_rdata[18]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[19] O=$iopadmap$wb_xram_rdata[19]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[2] O=$iopadmap$wb_xram_rdata[2]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[20] O=$iopadmap$wb_xram_rdata[20]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[21] O=$iopadmap$wb_xram_rdata[21]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[22] O=$iopadmap$wb_xram_rdata[22]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[23] O=$iopadmap$wb_xram_rdata[23]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[24] O=$iopadmap$wb_xram_rdata[24]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[25] O=$iopadmap$wb_xram_rdata[25]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[26] O=$iopadmap$wb_xram_rdata[26]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[27] O=$iopadmap$wb_xram_rdata[27]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[28] O=$iopadmap$wb_xram_rdata[28]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[29] O=$iopadmap$wb_xram_rdata[29]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[3] O=$iopadmap$wb_xram_rdata[3]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[30] O=$iopadmap$wb_xram_rdata[30]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[31] O=$iopadmap$wb_xram_rdata[31]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[4] O=$iopadmap$wb_xram_rdata[4]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[5] O=$iopadmap$wb_xram_rdata[5]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[6] O=$iopadmap$wb_xram_rdata[6]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[7] O=$iopadmap$wb_xram_rdata[7]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[8] O=$iopadmap$wb_xram_rdata[8]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xram_rdata[9] O=$iopadmap$wb_xram_rdata[9]
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$wb_xram_stb O=wb_xram_stb
.subckt O_BUF I=$iopadmap$wb_xram_wdata[0] O=wb_xram_wdata[0]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[1] O=wb_xram_wdata[1]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[10] O=wb_xram_wdata[10]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[11] O=wb_xram_wdata[11]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[12] O=wb_xram_wdata[12]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[13] O=wb_xram_wdata[13]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[14] O=wb_xram_wdata[14]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[15] O=wb_xram_wdata[15]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[16] O=wb_xram_wdata[16]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[17] O=wb_xram_wdata[17]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[18] O=wb_xram_wdata[18]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[19] O=wb_xram_wdata[19]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[2] O=wb_xram_wdata[2]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[20] O=wb_xram_wdata[20]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[21] O=wb_xram_wdata[21]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[22] O=wb_xram_wdata[22]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[23] O=wb_xram_wdata[23]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[24] O=wb_xram_wdata[24]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[25] O=wb_xram_wdata[25]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[26] O=wb_xram_wdata[26]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[27] O=wb_xram_wdata[27]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[28] O=wb_xram_wdata[28]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[29] O=wb_xram_wdata[29]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[3] O=wb_xram_wdata[3]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[30] O=wb_xram_wdata[30]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[31] O=wb_xram_wdata[31]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[4] O=wb_xram_wdata[4]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[5] O=wb_xram_wdata[5]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[6] O=wb_xram_wdata[6]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[7] O=wb_xram_wdata[7]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[8] O=wb_xram_wdata[8]
.subckt O_BUF I=$iopadmap$wb_xram_wdata[9] O=wb_xram_wdata[9]
.subckt O_BUF I=$iopadmap$wb_xram_wr O=wb_xram_wr
.subckt I_BUF EN=$true I=wb_xrom_ack O=$iopadmap$wb_xrom_ack
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$wb_xrom_adr[0] O=wb_xrom_adr[0]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[1] O=wb_xrom_adr[1]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[10] O=wb_xrom_adr[10]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[11] O=wb_xrom_adr[11]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[12] O=wb_xrom_adr[12]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[13] O=wb_xrom_adr[13]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[14] O=wb_xrom_adr[14]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[15] O=wb_xrom_adr[15]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[2] O=wb_xrom_adr[2]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[3] O=wb_xrom_adr[3]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[4] O=wb_xrom_adr[4]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[5] O=wb_xrom_adr[5]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[6] O=wb_xrom_adr[6]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[7] O=wb_xrom_adr[7]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[8] O=wb_xrom_adr[8]
.subckt O_BUF I=$iopadmap$wb_xrom_adr[9] O=wb_xrom_adr[9]
.subckt O_BUF I=$iopadmap$wb_xrom_cyc O=wb_xrom_cyc
.subckt O_BUF I=$iopadmap$wb_xrom_err O=wb_xrom_err
.subckt I_BUF EN=$true I=wb_xrom_rdata[0] O=$iopadmap$wb_xrom_rdata[0]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[1] O=$iopadmap$wb_xrom_rdata[1]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[10] O=$iopadmap$wb_xrom_rdata[10]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[11] O=$iopadmap$wb_xrom_rdata[11]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[12] O=$iopadmap$wb_xrom_rdata[12]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[13] O=$iopadmap$wb_xrom_rdata[13]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[14] O=$iopadmap$wb_xrom_rdata[14]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[15] O=$iopadmap$wb_xrom_rdata[15]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[16] O=$iopadmap$wb_xrom_rdata[16]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[17] O=$iopadmap$wb_xrom_rdata[17]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[18] O=$iopadmap$wb_xrom_rdata[18]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[19] O=$iopadmap$wb_xrom_rdata[19]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[2] O=$iopadmap$wb_xrom_rdata[2]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[20] O=$iopadmap$wb_xrom_rdata[20]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[21] O=$iopadmap$wb_xrom_rdata[21]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[22] O=$iopadmap$wb_xrom_rdata[22]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[23] O=$iopadmap$wb_xrom_rdata[23]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[24] O=$iopadmap$wb_xrom_rdata[24]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[25] O=$iopadmap$wb_xrom_rdata[25]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[26] O=$iopadmap$wb_xrom_rdata[26]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[27] O=$iopadmap$wb_xrom_rdata[27]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[28] O=$iopadmap$wb_xrom_rdata[28]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[29] O=$iopadmap$wb_xrom_rdata[29]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[3] O=$iopadmap$wb_xrom_rdata[3]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[30] O=$iopadmap$wb_xrom_rdata[30]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[31] O=$iopadmap$wb_xrom_rdata[31]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[4] O=$iopadmap$wb_xrom_rdata[4]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[5] O=$iopadmap$wb_xrom_rdata[5]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[6] O=$iopadmap$wb_xrom_rdata[6]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[7] O=$iopadmap$wb_xrom_rdata[7]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[8] O=$iopadmap$wb_xrom_rdata[8]
.param WEAK_KEEPER "NONE"
.subckt I_BUF EN=$true I=wb_xrom_rdata[9] O=$iopadmap$wb_xrom_rdata[9]
.param WEAK_KEEPER "NONE"
.subckt O_BUF I=$iopadmap$wb_xrom_stb O=wb_xrom_stb
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[0] O=wb_xrom_wdata[0]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[1] O=wb_xrom_wdata[1]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[10] O=wb_xrom_wdata[10]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[11] O=wb_xrom_wdata[11]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[12] O=wb_xrom_wdata[12]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[13] O=wb_xrom_wdata[13]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[14] O=wb_xrom_wdata[14]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[15] O=wb_xrom_wdata[15]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[16] O=wb_xrom_wdata[16]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[17] O=wb_xrom_wdata[17]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[18] O=wb_xrom_wdata[18]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[19] O=wb_xrom_wdata[19]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[2] O=wb_xrom_wdata[2]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[20] O=wb_xrom_wdata[20]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[21] O=wb_xrom_wdata[21]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[22] O=wb_xrom_wdata[22]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[23] O=wb_xrom_wdata[23]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[24] O=wb_xrom_wdata[24]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[25] O=wb_xrom_wdata[25]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[26] O=wb_xrom_wdata[26]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[27] O=wb_xrom_wdata[27]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[28] O=wb_xrom_wdata[28]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[29] O=wb_xrom_wdata[29]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[3] O=wb_xrom_wdata[3]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[30] O=wb_xrom_wdata[30]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[31] O=wb_xrom_wdata[31]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[4] O=wb_xrom_wdata[4]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[5] O=wb_xrom_wdata[5]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[6] O=wb_xrom_wdata[6]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[7] O=wb_xrom_wdata[7]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[8] O=wb_xrom_wdata[8]
.subckt O_BUF I=$iopadmap$wb_xrom_wdata[9] O=wb_xrom_wdata[9]
.subckt O_BUF I=$iopadmap$wb_xrom_wr O=wb_xrom_wr
.subckt I_BUF EN=$true I=xtal_clk O=$iopadmap$xtal_clk
.param WEAK_KEEPER "NONE"
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391467\turbo8051:$abc$206330$lo297_223749.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[0][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391694\turbo8051:$abc$206330$lo310_223701.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[10][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391500\turbo8051:$abc$206330$lo321_224057.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[12][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391502\turbo8051:$abc$206330$lo339_223683.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[14][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391528\turbo8051:$abc$206330$lo351_223982.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[15][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391478\turbo8051:$abc$206330$lo365_223882.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[2][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391539\turbo8051:$abc$206330$lo379_223674.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[4][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391481\turbo8051:$abc$206330$lo395_223869.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[6][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[0] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[1] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[2] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[3] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[4] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[5] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[6] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.app_rxfifo_rddata[7] E=$abc$393652$techmap$techmap391540\turbo8051:$abc$206330$lo413_223747.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$389624_Y Q=u_uart_core.u_txfifo.mem[8][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856 Q=u_eth_dut.u_mac_rxfifo.mem[0][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936 Q=u_eth_dut.u_mac_rxfifo.mem[10][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950 Q=u_eth_dut.u_mac_rxfifo.mem[12][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962 Q=u_eth_dut.u_mac_rxfifo.mem[14][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980 Q=u_eth_dut.u_mac_rxfifo.mem[16][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992 Q=u_eth_dut.u_mac_rxfifo.mem[18][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006 Q=u_eth_dut.u_mac_rxfifo.mem[20][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018 Q=u_eth_dut.u_mac_rxfifo.mem[22][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034 Q=u_eth_dut.u_mac_rxfifo.mem[24][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046 Q=u_eth_dut.u_mac_rxfifo.mem[26][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060 Q=u_eth_dut.u_mac_rxfifo.mem[28][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876 Q=u_eth_dut.u_mac_rxfifo.mem[2][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072 Q=u_eth_dut.u_mac_rxfifo.mem[30][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894 Q=u_eth_dut.u_mac_rxfifo.mem[4][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906 Q=u_eth_dut.u_mac_rxfifo.mem[6][8] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[0] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][0] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[1] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][1] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[2] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][2] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[3] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][3] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[4] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][4] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[5] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][5] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[6] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][6] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[7] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][7] R=$true
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt[8] E=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924 Q=u_eth_dut.u_mac_rxfifo.mem[8][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[0] E=u_8051_core.oc8051_decoder1.mem_act[2] Q=u_8051_core.oc8051_memory_interface1.iadr_t[8] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[1] E=u_8051_core.oc8051_decoder1.mem_act[2] Q=u_8051_core.oc8051_memory_interface1.iadr_t[9] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[2] E=u_8051_core.oc8051_decoder1.mem_act[2] Q=u_8051_core.oc8051_memory_interface1.iadr_t[10] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[3] E=u_8051_core.oc8051_decoder1.mem_act[2] Q=u_8051_core.oc8051_memory_interface1.iadr_t[11] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_alu1.des2[4] E=u_8051_core.oc8051_decoder1.mem_act[2] Q=u_8051_core.oc8051_memory_interface1.iadr_t[12] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.oc8051_decoder1.mem_act[2] E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22152 Q=u_8051_core.oc8051_memory_interface1.imem_wait R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=u_8051_core.intr E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22188 Q=u_8051_core.oc8051_memory_interface1.int_ack_t R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$217792$auto$simplemap.cc:251:simplemap_eqne$155472[0] E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22071 Q=u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0][0] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_ie1[0:0] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22049 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0][1] E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22030 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[1] R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0][2] E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$22023 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tr0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_tf0[0:0] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22043 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_tf1[0:0] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$22040 Q=u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0$lookahead\t2con$2732[7:0]$2737[6] E=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0$lookahead\t2con$2732[7:0]$2737[7] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21812 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8252_Y E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21826 Q=u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set R=$abc$221058$lo6
.subckt DFFRE C=$iopadmap$clkout D=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21778 Q=$abc$393652$techmap391608\turbo8051:u_eth_dut.m_g_dpath_ctrl.bStartFlag_156483.q R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415 E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21791 Q=u_eth_dut.g_rx_block_rxrd R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_eth_parser.pkt_done E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21785 Q=u_eth_dut.app_rx_desc_req R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_eth_dut.\u_eth_parser.$procmux$18515_Y E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21731 Q=u_eth_dut.u_eth_parser.tcpf R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_eth_dut.\u_eth_parser.$procmux$18510_Y E=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21731 Q=u_eth_dut.u_eth_parser.udpf R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_bad_fcs E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21712 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\send_bad_fcs[0:0] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21709 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\tx_end_frame_reg[0:0] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21718 Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:280$1560_Y E=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld Q=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_in E=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we Q=u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.rx_sts_frm_length_err_o E=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21557 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o E=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21551 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.rx_sts_crc_err_o E=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21548 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.rx_sts_len_mismatch_o E=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21545 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o E=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21542 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.rx_sts_large_pkt_o E=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21539 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21536 Q=u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21445 E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21445 Q=u_eth_dut.u_mac_core.cf2md_go R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:61$2977_Y E=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld Q=u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:67$2982_Y E=u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req Q=u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$209610$new_n548_ E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21298 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\enable_channel[0:0] E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21260 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$209610$new_n548_ E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21276 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$209610$new_n548_ E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21284 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$209610$new_n548_ E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21270 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$209610$new_n548_ E=$abc$393652$auto$opt_dff.cc:195:make_patterns_logic$21273 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397315 D=$abc$209610$new_n548_ E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21291 Q=u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg R=$iopadmap$reset_out_n
.subckt DFFRE C=$auto$clkbufmap.cc:294:execute$397318 D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:61$2977_Y E=u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld Q=u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:67$2982_Y E=u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req Q=u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257 Q=u_eth_dut.u_mac_txfifo.mem[0][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337 Q=u_eth_dut.u_mac_txfifo.mem[10][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351 Q=u_eth_dut.u_mac_txfifo.mem[12][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363 Q=u_eth_dut.u_mac_txfifo.mem[14][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381 Q=u_eth_dut.u_mac_txfifo.mem[16][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393 Q=u_eth_dut.u_mac_txfifo.mem[18][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407 Q=u_eth_dut.u_mac_txfifo.mem[20][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419 Q=u_eth_dut.u_mac_txfifo.mem[22][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435 Q=u_eth_dut.u_mac_txfifo.mem[24][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447 Q=u_eth_dut.u_mac_txfifo.mem[26][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461 Q=u_eth_dut.u_mac_txfifo.mem[28][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277 Q=u_eth_dut.u_mac_txfifo.mem[2][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473 Q=u_eth_dut.u_mac_txfifo.mem[30][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295 Q=u_eth_dut.u_mac_txfifo.mem[4][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307 Q=u_eth_dut.u_mac_txfifo.mem[6][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[0] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[1] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[2] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[3] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[4] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[5] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[6] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[7] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_tx.mem_din[8] E=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325 Q=u_eth_dut.u_mac_txfifo.mem[8][8] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$techmap$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148$389635_Y E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20994 Q=$abc$393652$techmap391543\turbo8051:u_spi_core.u_spi_ctrl.clr_sck_cnt_154952.q R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$techmap$techmap391546\turbo8051:u_spi_core.u_spi_ctrl.cs_int_n_154963.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:148$389635_Y E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21052 Q=$abc$393652$techmap391546\turbo8051:u_spi_core.u_spi_ctrl.cs_int_n_154963.q R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_ctrl.spiif_cs[1] E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21017 Q=u_spi_core.hware_op_done R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$rtlil.cc:2574:NotGate$201632 E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20975 Q=$iopadmap$spi_sck R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$rtlil.cc:2491:Mux$147125 E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$21005 Q=u_spi_core.u_spi_ctrl.shift_enb R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_spi_core.u_spi_if.so_reg[7] E=u_spi_core.shift_out Q=$iopadmap$spi_so R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_frm_err.in_data_3s E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20960 Q=u_uart_core.u_cfg.u_intr_bit0.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_par_err.in_data_3s E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20957 Q=u_uart_core.u_cfg.u_intr_bit1.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfifo_err.in_data_3s E=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20954 Q=u_uart_core.u_cfg.u_intr_bit2.data_out R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574 Q=u_uart_core.u_rxfifo.mem[0][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652 Q=u_uart_core.u_rxfifo.mem[10][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666 Q=u_uart_core.u_rxfifo.mem[12][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678 Q=u_uart_core.u_rxfifo.mem[14][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684 Q=u_uart_core.u_rxfifo.mem[15][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594 Q=u_uart_core.u_rxfifo.mem[2][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612 Q=u_uart_core.u_rxfifo.mem[4][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624 Q=u_uart_core.u_rxfifo.mem[6][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[0] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[1] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][1] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[2] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][2] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[3] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][3] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[4] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][4] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[5] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][5] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[6] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][6] R=$true
.subckt DFFRE C=$iopadmap$clkout D=u_uart_core.u_rxfsm.fifo_data[7] E=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640 Q=u_uart_core.u_rxfifo.mem[8][7] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$flatten\u_uart_core.\u_txfsm.$0\fifo_rd[0:0] E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20888 Q=u_uart_core.tx_fifo_rd R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=u_wb_gmac_rx.wbo_taddr[0] E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20871 Q=u_wb_crossbar.master_mx_id[0][0] R=$true
.subckt DFFRE C=$iopadmap$clkout D=$abc$393652$auto$rtlil.cc:2491:Mux$147601 E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20742 Q=u_eth_dut.app_rx_desc_ack R=$iopadmap$reset_out_n
.subckt DFFRE C=$iopadmap$clkout D=$abc$204592$auto$rtlil.cc:2491:Mux$147609 E=$abc$393652$auto$opt_dff.cc:220:make_patterns_logic$20720 Q=u_wb_gmac_rx.mem_eop_l R=$iopadmap$reset_out_n
.subckt TDP_RAM18KX2 ADDR_A1[0]=$false ADDR_A1[1]=$false ADDR_A1[2]=$false ADDR_A1[3]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[0] ADDR_A1[4]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[1] ADDR_A1[5]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[2] ADDR_A1[6]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[3] ADDR_A1[7]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[4] ADDR_A1[8]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[5] ADDR_A1[9]=u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[6] ADDR_A1[10]=u_8051_core.oc8051_memory_interface1.rd_addr[7] ADDR_A1[11]=$false ADDR_A1[12]=$false ADDR_A1[13]=$false ADDR_A2[0]=$undef ADDR_A2[1]=$undef ADDR_A2[2]=$undef ADDR_A2[3]=$undef ADDR_A2[4]=$undef ADDR_A2[5]=$undef ADDR_A2[6]=$undef ADDR_A2[7]=$undef ADDR_A2[8]=$undef ADDR_A2[9]=$undef ADDR_A2[10]=$undef ADDR_A2[11]=$undef ADDR_A2[12]=$undef ADDR_A2[13]=$undef ADDR_B1[0]=$false ADDR_B1[1]=$false ADDR_B1[2]=$false ADDR_B1[3]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[0] ADDR_B1[4]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[1] ADDR_B1[5]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[2] ADDR_B1[6]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[3] ADDR_B1[7]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[4] ADDR_B1[8]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[5] ADDR_B1[9]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[6] ADDR_B1[10]=u_8051_core.oc8051_indi_addr1.wr_addr[7] ADDR_B1[11]=$false ADDR_B1[12]=$false ADDR_B1[13]=$false ADDR_B2[0]=$undef ADDR_B2[1]=$undef ADDR_B2[2]=$undef ADDR_B2[3]=$undef ADDR_B2[4]=$undef ADDR_B2[5]=$undef ADDR_B2[6]=$undef ADDR_B2[7]=$undef ADDR_B2[8]=$undef ADDR_B2[9]=$undef ADDR_B2[10]=$undef ADDR_B2[11]=$undef ADDR_B2[12]=$undef ADDR_B2[13]=$undef BE_A1[0]=$false BE_A1[1]=$false BE_A2[0]=$false BE_A2[1]=$false BE_B1[0]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr BE_B1[1]=$false BE_B2[0]=$undef BE_B2[1]=$undef CLK_A1=$iopadmap$clkout CLK_A2=$undef CLK_B1=$iopadmap$clkout CLK_B2=$undef RDATA_A1[0]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[0] RDATA_A1[1]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[1] RDATA_A1[2]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[2] RDATA_A1[3]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[3] RDATA_A1[4]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[4] RDATA_A1[5]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[5] RDATA_A1[6]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[6] RDATA_A1[7]=$abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[7] RDATA_A1[8]=$auto$memory_libmap.cc:1890:emit_port$145527[8] RDATA_A1[9]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[9] RDATA_A1[10]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[10] RDATA_A1[11]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[11] RDATA_A1[12]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[12] RDATA_A1[13]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[13] RDATA_A1[14]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[14] RDATA_A1[15]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[15] RDATA_A2[0]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.C1DATA RDATA_A2[1]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[1] RDATA_A2[2]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[2] RDATA_A2[3]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[3] RDATA_A2[4]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[4] RDATA_A2[5]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[5] RDATA_A2[6]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[6] RDATA_A2[7]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[7] RDATA_A2[8]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[8] RDATA_A2[9]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[9] RDATA_A2[10]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[10] RDATA_A2[11]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[11] RDATA_A2[12]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[12] RDATA_A2[13]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[13] RDATA_A2[14]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[14] RDATA_A2[15]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[15] RDATA_B1[0]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[0] RDATA_B1[1]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[1] RDATA_B1[2]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[2] RDATA_B1[3]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[3] RDATA_B1[4]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[4] RDATA_B1[5]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[5] RDATA_B1[6]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[6] RDATA_B1[7]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[7] RDATA_B1[8]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[8] RDATA_B1[9]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[9] RDATA_B1[10]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[10] RDATA_B1[11]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[11] RDATA_B1[12]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[12] RDATA_B1[13]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[13] RDATA_B1[14]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[14] RDATA_B1[15]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[15] RDATA_B2[0]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[0] RDATA_B2[1]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[1] RDATA_B2[2]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[2] RDATA_B2[3]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[3] RDATA_B2[4]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[4] RDATA_B2[5]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[5] RDATA_B2[6]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[6] RDATA_B2[7]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[7] RDATA_B2[8]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[8] RDATA_B2[9]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[9] RDATA_B2[10]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[10] RDATA_B2[11]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[11] RDATA_B2[12]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[12] RDATA_B2[13]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[13] RDATA_B2[14]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[14] RDATA_B2[15]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[15] REN_A1=$true REN_A2=$undef REN_B1=$false REN_B2=$false RPARITY_A1[0]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[16] RPARITY_A1[1]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[17] RPARITY_A2[0]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[16] RPARITY_A2[1]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[17] RPARITY_B1[0]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[16] RPARITY_B1[1]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B1_RDATA[17] RPARITY_B2[0]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[16] RPARITY_B2[1]=$techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_B2_RDATA[17] WDATA_A1[0]=$undef WDATA_A1[1]=$undef WDATA_A1[2]=$undef WDATA_A1[3]=$undef WDATA_A1[4]=$undef WDATA_A1[5]=$undef WDATA_A1[6]=$undef WDATA_A1[7]=$undef WDATA_A1[8]=$undef WDATA_A1[9]=$undef WDATA_A1[10]=$undef WDATA_A1[11]=$undef WDATA_A1[12]=$undef WDATA_A1[13]=$undef WDATA_A1[14]=$undef WDATA_A1[15]=$undef WDATA_A2[0]=$undef WDATA_A2[1]=$undef WDATA_A2[2]=$undef WDATA_A2[3]=$undef WDATA_A2[4]=$undef WDATA_A2[5]=$undef WDATA_A2[6]=$undef WDATA_A2[7]=$undef WDATA_A2[8]=$undef WDATA_A2[9]=$undef WDATA_A2[10]=$undef WDATA_A2[11]=$undef WDATA_A2[12]=$undef WDATA_A2[13]=$undef WDATA_A2[14]=$undef WDATA_A2[15]=$undef WDATA_B1[0]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[0] WDATA_B1[1]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[1] WDATA_B1[2]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[2] WDATA_B1[3]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[3] WDATA_B1[4]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[4] WDATA_B1[5]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[5] WDATA_B1[6]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[6] WDATA_B1[7]=u_8051_core.oc8051_ram_top1.oc8051_idata.wr_data[7] WDATA_B1[8]=$undef WDATA_B1[9]=$undef WDATA_B1[10]=$undef WDATA_B1[11]=$undef WDATA_B1[12]=$undef WDATA_B1[13]=$undef WDATA_B1[14]=$undef WDATA_B1[15]=$undef WDATA_B2[0]=$undef WDATA_B2[1]=$undef WDATA_B2[2]=$undef WDATA_B2[3]=$undef WDATA_B2[4]=$undef WDATA_B2[5]=$undef WDATA_B2[6]=$undef WDATA_B2[7]=$undef WDATA_B2[8]=$undef WDATA_B2[9]=$undef WDATA_B2[10]=$undef WDATA_B2[11]=$undef WDATA_B2[12]=$undef WDATA_B2[13]=$undef WDATA_B2[14]=$undef WDATA_B2[15]=$undef WEN_A1=$false WEN_A2=$false WEN_B1=u_8051_core.oc8051_ram_top1.oc8051_idata.wr WEN_B2=$undef WPARITY_A1[0]=$undef WPARITY_A1[1]=$undef WPARITY_A2[0]=$undef WPARITY_A2[1]=$undef WPARITY_B1[0]=$undef WPARITY_B1[1]=$undef WPARITY_B2[0]=$undef WPARITY_B2[1]=$undef
.param INIT1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT1_PARITY 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT2_PARITY 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_WIDTH_A1 00000000000000000000000000001001
.param READ_WIDTH_A2 00000000000000000000000000000001
.param READ_WIDTH_B1 00000000000000000000000000001001
.param READ_WIDTH_B2 00000000000000000000000000000001
.param WRITE_WIDTH_A1 00000000000000000000000000001001
.param WRITE_WIDTH_A2 00000000000000000000000000000001
.param WRITE_WIDTH_B1 00000000000000000000000000001001
.param WRITE_WIDTH_B2 00000000000000000000000000000001
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[3]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[4]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[5]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[6]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[7]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[8]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[9]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[10]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[11]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[12]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[13]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[14]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[15]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[16]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[17]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[18]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[19]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[20]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[21]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[22]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[23]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[24]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[25]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[26]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[27]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[28]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[29]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22597.BB[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22597.C[32] $auto$alumacc.cc:485:replace_alu$22597.C[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22597.Y[31] $auto$alumacc.cc:485:replace_alu$22597.Y[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[4]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[5]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[6]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[7]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[8]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[9]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[10]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[11]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[12]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[13]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[14]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[15]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[16]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[17]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[18]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[19]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[20]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[21]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[22]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[23]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[24]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[25]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[26]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[27]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[28]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[29]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22600.BB[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22600.C[32] $auto$alumacc.cc:485:replace_alu$22600.C[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22600.Y[31] $auto$alumacc.cc:485:replace_alu$22600.Y[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[1]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[2]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[3]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[4]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[5]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[6]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[7]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[8]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[9]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[10]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[11]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[12]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[13]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[14]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[15]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[16]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[17]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[18]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[19]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[20]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[21]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[22]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[23]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[24]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[25]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[26]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[27]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[28]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[29]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22636.BB[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22636.C[32] $auto$alumacc.cc:485:replace_alu$22636.C[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22636.Y[31] $auto$alumacc.cc:485:replace_alu$22636.Y[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[1]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[2]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[3]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[4]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[5]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[6]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[7]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[8]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[9]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[10]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[11]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[12]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[13]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[14]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[15]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[16]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[17]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[18]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[19]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[20]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[21]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[22]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[23]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[24]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[25]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[26]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[27]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[28]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[29]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22645.BB[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22645.C[32] $auto$alumacc.cc:485:replace_alu$22645.C[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22645.Y[31] $auto$alumacc.cc:485:replace_alu$22645.Y[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[3]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[4]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[5]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[6]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[7]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[8]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[9]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[10]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[11]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[12]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[13]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[14]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[15]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[16]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[17]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[18]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[19]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[20]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[21]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[22]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[23]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[24]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[25]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[26]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[27]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[28]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[29]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[30]
1 1
.names $true $auto$alumacc.cc:485:replace_alu$22651.BB[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22651.C[32] $auto$alumacc.cc:485:replace_alu$22651.C[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22651.Y[31] $auto$alumacc.cc:485:replace_alu$22651.Y[30]
1 1
.names u_eth_dut.u_eth_parser.bcnt[1] $auto$alumacc.cc:485:replace_alu$22714.X[1]
1 1
.names u_eth_dut.u_eth_parser.bcnt[2] $auto$alumacc.cc:485:replace_alu$22714.X[2]
1 1
.names u_eth_dut.u_eth_parser.bcnt[3] $auto$alumacc.cc:485:replace_alu$22714.X[3]
1 1
.names u_eth_dut.u_eth_parser.bcnt[4] $auto$alumacc.cc:485:replace_alu$22714.X[4]
1 1
.names u_eth_dut.u_eth_parser.bcnt[5] $auto$alumacc.cc:485:replace_alu$22714.X[5]
1 1
.names u_eth_dut.u_eth_parser.bcnt[6] $auto$alumacc.cc:485:replace_alu$22714.X[6]
1 1
.names u_eth_dut.u_eth_parser.bcnt[7] $auto$alumacc.cc:485:replace_alu$22714.X[7]
1 1
.names u_eth_dut.u_eth_parser.bcnt[8] $auto$alumacc.cc:485:replace_alu$22714.X[8]
1 1
.names u_eth_dut.u_eth_parser.bcnt[9] $auto$alumacc.cc:485:replace_alu$22714.X[9]
1 1
.names u_eth_dut.u_eth_parser.bcnt[10] $auto$alumacc.cc:485:replace_alu$22714.X[10]
1 1
.names u_eth_dut.u_eth_parser.bcnt[11] $auto$alumacc.cc:485:replace_alu$22714.X[11]
1 1
.names $auto$alumacc.cc:485:replace_alu$22714.X[0] $auto$alumacc.cc:485:replace_alu$22714.Y[0]
1 1
.names u_eth_dut.u_mac_rxfifo.rd_ptr_inc[0] $auto$alumacc.cc:485:replace_alu$22799.BB[0]
1 1
.names u_eth_dut.u_mac_txfifo.rd_ptr_inc[0] $auto$alumacc.cc:485:replace_alu$22837.BB[0]
1 1
.names u_uart_core.u_rxfifo.rd_ptr_inc[0] $auto$alumacc.cc:485:replace_alu$22881.BB[0]
1 1
.names $auto$alumacc.cc:485:replace_alu$22909.C[32] $auto$alumacc.cc:485:replace_alu$22909.C[31]
1 1
.names $auto$alumacc.cc:485:replace_alu$22909.Y[31] $auto$alumacc.cc:485:replace_alu$22909.Y[30]
1 1
.names $abc$206330$lo000 $auto$memory_dff.cc:547:handle_rd_port$27787
1 1
.names $abc$206330$lo001 $auto$memory_dff.cc:551:handle_rd_port$27791[0]
1 1
.names $abc$206330$lo002 $auto$memory_dff.cc:551:handle_rd_port$27791[1]
1 1
.names $abc$206330$lo003 $auto$memory_dff.cc:551:handle_rd_port$27791[2]
1 1
.names $abc$206330$lo004 $auto$memory_dff.cc:551:handle_rd_port$27791[3]
1 1
.names $abc$206330$lo005 $auto$memory_dff.cc:551:handle_rd_port$27791[4]
1 1
.names $abc$206330$lo006 $auto$memory_dff.cc:551:handle_rd_port$27791[5]
1 1
.names $abc$206330$lo007 $auto$memory_dff.cc:551:handle_rd_port$27791[6]
1 1
.names $abc$206330$lo008 $auto$memory_dff.cc:551:handle_rd_port$27791[7]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[0] $auto$memory_libmap.cc:1890:emit_port$145527[0]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[1] $auto$memory_libmap.cc:1890:emit_port$145527[1]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[2] $auto$memory_libmap.cc:1890:emit_port$145527[2]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[3] $auto$memory_libmap.cc:1890:emit_port$145527[3]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[4] $auto$memory_libmap.cc:1890:emit_port$145527[4]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[5] $auto$memory_libmap.cc:1890:emit_port$145527[5]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[6] $auto$memory_libmap.cc:1890:emit_port$145527[6]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[7] $auto$memory_libmap.cc:1890:emit_port$145527[7]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[0] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[0]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[1] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[1]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[2] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[2]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[3] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[3]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[4] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[4]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[5] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[5]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[6] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[6]
1 1
.names $abc$206330$auto$memory_libmap.cc:1890:emit_port$145527[7] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[7]
1 1
.names $auto$memory_libmap.cc:1890:emit_port$145527[8] $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A1_RDATA[8]
1 1
.names $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.C1DATA $techmap145547\u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.PORT_A2_RDATA[0]
1 1
.names $undef $iopadmap$MDC
1 1
.names $false $iopadmap$MDIO
1 1
.names $undef $iopadmap$phy_rx_dv
1 1
.names $undef $iopadmap$phy_rxd[0]
1 1
.names $undef $iopadmap$phy_rxd[1]
1 1
.names $undef $iopadmap$phy_rxd[2]
1 1
.names $undef $iopadmap$phy_rxd[3]
1 1
.names $undef $iopadmap$phy_rxd[4]
1 1
.names $undef $iopadmap$phy_rxd[5]
1 1
.names $undef $iopadmap$phy_rxd[6]
1 1
.names $undef $iopadmap$phy_rxd[7]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse $iopadmap$phy_txd[0]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse $iopadmap$phy_txd[1]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse $iopadmap$phy_txd[2]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse $iopadmap$phy_txd[3]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse $iopadmap$phy_txd[4]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse $iopadmap$phy_txd[5]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse $iopadmap$phy_txd[6]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse $iopadmap$phy_txd[7]
1 1
.names $true $iopadmap$spi_cs_n[2]
1 1
.names $true $iopadmap$spi_cs_n[3]
1 1
.names $undef u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[14]
1 1
.names $undef u_8051_core.oc8051_alu1.oc8051_mul1.tmp_mul[15]
1 1
.names $undef u_8051_core.oc8051_decoder1.cy_sel[0]
1 1
.names $undef u_8051_core.oc8051_decoder1.mem_act[0]
1 1
.names u_8051_core.oc8051_indi_addr1.sel u_8051_core.oc8051_decoder1.op1_c[0]
1 1
.names $undef u_8051_core.oc8051_decoder1.src_sel1[0]
1 1
.names $undef u_8051_core.oc8051_decoder1.src_sel2[2]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[0]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[1]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[2]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[3]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[4]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[5]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[6]
1 1
.names $false u_8051_core.oc8051_memory_interface1.iadr_t[7]
1 1
.names $undef u_8051_core.oc8051_memory_interface1.iadr_t[13]
1 1
.names $undef u_8051_core.oc8051_memory_interface1.iadr_t[14]
1 1
.names $undef u_8051_core.oc8051_memory_interface1.iadr_t[15]
1 1
.names u_8051_core.oc8051_memory_interface1.int_vec_buff[1] u_8051_core.oc8051_memory_interface1.int_vec_buff[0]
1 1
.names $false u_8051_core.oc8051_memory_interface1.int_vec_buff[2]
1 1
.names $false u_8051_core.oc8051_memory_interface1.int_vec_buff[6]
1 1
.names $false u_8051_core.oc8051_memory_interface1.int_vec_buff[7]
1 1
.names u_8051_core.oc8051_memory_interface1.rd_addr[7] u_8051_core.oc8051_ram_top1.oc8051_idata.rd_addr[7]
1 1
.names u_8051_core.oc8051_indi_addr1.wr_addr[7] u_8051_core.oc8051_ram_top1.oc8051_idata.wr_addr[7]
1 1
.names $undef u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0][1]
1 1
.names $undef u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1][1]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[1] u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[0]
1 1
.names $false u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[2]
1 1
.names $false u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[6]
1 1
.names $false u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[7]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_int1.tr0 u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[2]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_int1.tr1 u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s[3]
1 1
.names u_8051_core.oc8051_alu1.srcAc u_8051_core.oc8051_sfr1.oc8051_psw1.data[6]
1 1
.names u_8051_core.cy u_8051_core.oc8051_sfr1.oc8051_psw1.data[7]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2 u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[0]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.ct2 u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[1]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.tr2 u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[2]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.exen2 u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[3]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.tclk u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[4]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.rclk u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[5]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.exf2 u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[6]
1 1
.names u_8051_core.oc8051_sfr1.oc8051_tc21.tf2 u_8051_core.oc8051_sfr1.oc8051_tc21.t2con[7]
1 1
.names u_clkgen.slave_run_st u_clkgen.clkgen_ps[1]
1 1
.names u_clkgen.wait_pll_st u_clkgen.clkgen_ps[2]
1 1
.names u_clkgen.configure_st u_clkgen.clkgen_ps[3]
1 1
.names u_clkgen.run_st u_clkgen.clkgen_ps[4]
1 1
.names $iopadmap$reset_out_n u_clkgen.gen_resetn
1 1
.names $iopadmap$clkout u_clkgen.u_appclk.low_count
1 1
.names $iopadmap$clkout u_clkgen.u_appclk.mclk_div
1 1
.names $iopadmap$clkout u_clkgen.u_uart_clk.low_count[0]
1 1
.names $false u_clkgen.u_uart_clk.low_count[1]
1 1
.names $iopadmap$clkout u_clkgen.u_uart_clk.mclk_div
1 1
.names $auto$clkbufmap.cc:294:execute$397321 u_clkgen.xtal_clk
1 1
.names $undef u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[0]
1 1
.names $undef u_eth_dut.m_g_dpath_ctrl.g_rx_saddr[1]
1 1
.names $auto$clkbufmap.cc:294:execute$397315 u_eth_dut.phy_rx_clk
1 1
.names $auto$clkbufmap.cc:294:execute$397318 u_eth_dut.phy_tx_clk
1 1
.names $undef u_eth_dut.u_eth_parser.pkt_status[6]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[7]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[8]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[9]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[10]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[11]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[12]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[13]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[14]
1 1
.names $false u_eth_dut.u_eth_parser.pkt_status[15]
1 1
.names $false u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[0]
1 1
.names $false u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[1]
1 1
.names $false u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[2]
1 1
.names $false u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st[3]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.clr_fifo_undrn u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[0]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.set_pad_byte u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st[2]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[0] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[0]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[1] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[1]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[2] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[2]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[3] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[3]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[4] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[4]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[5] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[5]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[6] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[6]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[7] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[7]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[8] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[8]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[9] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[9]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[10] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[10]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[11] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[11]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[12] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[12]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[13] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[13]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[14] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[14]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[15] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[15]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[16] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[16]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[17] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[17]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[18] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[18]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[19] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[19]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[20] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[20]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[21] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[21]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[22] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[22]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[23] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[23]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[24] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[24]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[25] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[25]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[26] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[26]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[27] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[27]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[28] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[28]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[29] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[29]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[30] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[30]
1 1
.names u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs[31] u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tc2tx_fcs[31]
1 1
.names $auto$clkbufmap.cc:294:execute$397315 u_eth_dut.u_mac_core.phy_rx_clk
1 1
.names $auto$clkbufmap.cc:294:execute$397318 u_eth_dut.u_mac_core.phy_tx_clk
1 1
.names $auto$clkbufmap.cc:294:execute$397315 u_eth_dut.u_mac_core.u_mii_intf.phy_rx_clk
1 1
.names $auto$clkbufmap.cc:294:execute$397318 u_eth_dut.u_mac_core.u_mii_intf.phy_tx_clk
1 1
.names $iopadmap$phy_tx_en u_eth_dut.u_mac_core.u_mii_intf.phy_tx_en
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg6.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[0]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg7.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[1]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[2]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[3]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[4]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[5]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[6]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse u_eth_dut.u_mac_core.u_mii_intf.phy_txd[7]
1 1
.names u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt[0]
1 1
.names $auto$clkbufmap.cc:294:execute$397315 u_eth_dut.u_mac_core.u_rx_top.phy_rx_clk
1 1
.names $auto$clkbufmap.cc:294:execute$397315 u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.phy_rx_clk
1 1
.names $auto$clkbufmap.cc:294:execute$397315 u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.phy_rx_clk
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[8]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[9]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[10]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[12]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[13]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[14]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[15]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[16]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[17]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[18]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[0]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[1]
1 1
.names u_eth_dut.u_mac_core.rx_sts_frm_length_err_o u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[2]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[3]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[4]
1 1
.names u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[5]
1 1
.names u_eth_dut.u_mac_core.rx_sts_crc_err_o u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[6]
1 1
.names u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[7]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[8]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[9]
1 1
.names u_eth_dut.u_mac_core.rx_sts_large_pkt_o u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[10]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[11]
1 1
.names u_eth_dut.u_mac_core.rx_sts_len_mismatch_o u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[12]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[13]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[14]
1 1
.names $false u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[15]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[16]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[17]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[18]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[19]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[20]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[21]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[22]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[23]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[24]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[25]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[26]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[27]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[28]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[29]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[30]
1 1
.names $undef u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts[31]
1 1
.names u_eth_dut.u_mac_rxfifo.grey_rd_ptr[5] u_eth_dut.u_mac_rxfifo.rd_ptr[5]
1 1
.names u_eth_dut.u_mac_rxfifo.grey_wr_ptr[5] u_eth_dut.u_mac_rxfifo.wr_ptr[5]
1 1
.names u_eth_dut.u_mac_txfifo.grey_rd_ptr[5] u_eth_dut.u_mac_txfifo.rd_ptr[5]
1 1
.names u_eth_dut.u_mac_txfifo.grey_wr_ptr[5] u_eth_dut.u_mac_txfifo.wr_ptr[5]
1 1
.names $false u_uart_core.u_cfg.reg_out[5]
1 1
.names $false u_uart_core.u_cfg.reg_out[6]
1 1
.names $false u_uart_core.u_cfg.reg_out[7]
1 1
.names $false u_uart_core.u_cfg.reg_out[8]
1 1
.names $false u_uart_core.u_cfg.reg_out[9]
1 1
.names $false u_uart_core.u_cfg.reg_out[10]
1 1
.names $false u_uart_core.u_cfg.reg_out[11]
1 1
.names $false u_uart_core.u_cfg.reg_out[12]
1 1
.names $false u_uart_core.u_cfg.reg_out[13]
1 1
.names $false u_uart_core.u_cfg.reg_out[14]
1 1
.names $false u_uart_core.u_cfg.reg_out[15]
1 1
.names $false u_uart_core.u_cfg.reg_out[16]
1 1
.names $false u_uart_core.u_cfg.reg_out[17]
1 1
.names $false u_uart_core.u_cfg.reg_out[18]
1 1
.names $false u_uart_core.u_cfg.reg_out[19]
1 1
.names $false u_uart_core.u_cfg.reg_out[20]
1 1
.names $false u_uart_core.u_cfg.reg_out[21]
1 1
.names $false u_uart_core.u_cfg.reg_out[22]
1 1
.names $false u_uart_core.u_cfg.reg_out[23]
1 1
.names $false u_uart_core.u_cfg.reg_out[24]
1 1
.names $false u_uart_core.u_cfg.reg_out[25]
1 1
.names $false u_uart_core.u_cfg.reg_out[26]
1 1
.names $false u_uart_core.u_cfg.reg_out[27]
1 1
.names $false u_uart_core.u_cfg.reg_out[28]
1 1
.names $false u_uart_core.u_cfg.reg_out[29]
1 1
.names $false u_uart_core.u_cfg.reg_out[30]
1 1
.names $false u_uart_core.u_cfg.reg_out[31]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[5]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[6]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[7]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[8]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[9]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[10]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[11]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[12]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[13]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[14]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[15]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[16]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[17]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[18]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[19]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[20]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[21]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[22]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[23]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[24]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[25]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[26]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[27]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[28]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[29]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[30]
1 1
.names $false u_uart_core.u_cfg.reg_rdata[31]
1 1
.names u_uart_core.u_rxfifo.grey_rd_ptr[4] u_uart_core.u_rxfifo.rd_ptr[4]
1 1
.names u_uart_core.u_rxfifo.grey_wr_ptr[4] u_uart_core.u_rxfifo.wr_ptr[4]
1 1
.names $undef u_uart_core.u_rxfsm.error_ind[0]
1 1
.names u_uart_core.par_error u_uart_core.u_rxfsm.error_ind[1]
1 1
.names u_uart_core.frm_error u_uart_core.u_rxfsm.error_ind[2]
1 1
.names u_uart_core.rx_fifo_full_err u_uart_core.u_rxfsm.error_ind[3]
1 1
.names u_uart_core.u_rxfifo.grey_rd_ptr[0] u_uart_core.u_txfifo.grey_wr_ptr[0]
1 1
.names u_uart_core.u_rxfifo.grey_rd_ptr[1] u_uart_core.u_txfifo.grey_wr_ptr[1]
1 1
.names u_uart_core.u_rxfifo.grey_rd_ptr[2] u_uart_core.u_txfifo.grey_wr_ptr[2]
1 1
.names u_uart_core.u_rxfifo.grey_rd_ptr[3] u_uart_core.u_txfifo.grey_wr_ptr[3]
1 1
.names u_uart_core.u_rxfifo.grey_rd_ptr[4] u_uart_core.u_txfifo.grey_wr_ptr[4]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_0[0] u_uart_core.u_txfifo.sync_wr_ptr_0[0]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_0[1] u_uart_core.u_txfifo.sync_wr_ptr_0[1]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_0[2] u_uart_core.u_txfifo.sync_wr_ptr_0[2]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_0[3] u_uart_core.u_txfifo.sync_wr_ptr_0[3]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_0[4] u_uart_core.u_txfifo.sync_wr_ptr_0[4]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_1[0] u_uart_core.u_txfifo.sync_wr_ptr_1[0]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_1[1] u_uart_core.u_txfifo.sync_wr_ptr_1[1]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_1[2] u_uart_core.u_txfifo.sync_wr_ptr_1[2]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_1[3] u_uart_core.u_txfifo.sync_wr_ptr_1[3]
1 1
.names u_uart_core.u_rxfifo.sync_rd_ptr_1[4] u_uart_core.u_txfifo.sync_wr_ptr_1[4]
1 1
.names u_uart_core.u_rxfifo.rd_ptr[0] u_uart_core.u_txfifo.wr_ptr[0]
1 1
.names u_uart_core.u_rxfifo.rd_ptr[1] u_uart_core.u_txfifo.wr_ptr[1]
1 1
.names u_uart_core.u_rxfifo.rd_ptr[2] u_uart_core.u_txfifo.wr_ptr[2]
1 1
.names u_uart_core.u_rxfifo.rd_ptr[3] u_uart_core.u_txfifo.wr_ptr[3]
1 1
.names u_uart_core.u_rxfifo.grey_rd_ptr[4] u_uart_core.u_txfifo.wr_ptr[4]
1 1
.names u_uart_core.u_rxfsm.offset[0] u_uart_core.u_txfsm.divcnt[0]
1 1
.names u_uart_core.u_rxfsm.offset[1] u_uart_core.u_txfsm.divcnt[1]
1 1
.names u_uart_core.u_rxfsm.offset[2] u_uart_core.u_txfsm.divcnt[2]
1 1
.names u_uart_core.u_rxfsm.offset[3] u_uart_core.u_txfsm.divcnt[3]
1 1
.names $iopadmap$so u_uart_core.u_txfsm.so
1 1
.names $false u_wb_crossbar.master_mx_id[0][1]
1 1
.names $false u_wb_crossbar.master_mx_id[0][2]
1 1
.names $false u_wb_crossbar.master_mx_id[0][3]
1 1
.names $false u_wb_crossbar.master_mx_id[1][1]
1 1
.names $false u_wb_crossbar.master_mx_id[1][2]
1 1
.names $false u_wb_crossbar.master_mx_id[1][3]
1 1
.names $undef u_wb_crossbar.master_mx_id[2][3]
1 1
.names $false u_wb_crossbar.master_mx_id[3][3]
1 1
.names $undef u_wb_crossbar.slave_mx_id[0][3]
1 1
.names $undef u_wb_crossbar.slave_mx_id[1][3]
1 1
.names $false u_wb_crossbar.slave_mx_id[2][2]
1 1
.names $undef u_wb_crossbar.slave_mx_id[2][3]
1 1
.names $false u_wb_crossbar.slave_mx_id[3][2]
1 1
.names $undef u_wb_crossbar.slave_mx_id[3][3]
1 1
.names $false u_wb_crossbar.slave_mx_id[4][2]
1 1
.names $undef u_wb_crossbar.slave_mx_id[4][3]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[0]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[1]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[2]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[3]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[4]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[5]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[6]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[7]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[8]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[9]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[10]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[11]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[12]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[13]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[14]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[15]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[16]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[17]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[18]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[19]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[20]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[21]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[22]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[23]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[24]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[25]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[26]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[27]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[28]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[29]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[30]
1 1
.names $undef u_wb_crossbar.wbd_dout_master[31]
1 1
.names $iopadmap$ext_reg_rdata[0] u_wb_crossbar.wbd_dout_master[64]
1 1
.names $iopadmap$ext_reg_rdata[1] u_wb_crossbar.wbd_dout_master[65]
1 1
.names $iopadmap$ext_reg_rdata[2] u_wb_crossbar.wbd_dout_master[66]
1 1
.names $iopadmap$ext_reg_rdata[3] u_wb_crossbar.wbd_dout_master[67]
1 1
.names $iopadmap$ext_reg_rdata[4] u_wb_crossbar.wbd_dout_master[68]
1 1
.names $iopadmap$ext_reg_rdata[5] u_wb_crossbar.wbd_dout_master[69]
1 1
.names $iopadmap$ext_reg_rdata[6] u_wb_crossbar.wbd_dout_master[70]
1 1
.names $iopadmap$ext_reg_rdata[7] u_wb_crossbar.wbd_dout_master[71]
1 1
.names $iopadmap$ext_reg_rdata[8] u_wb_crossbar.wbd_dout_master[72]
1 1
.names $iopadmap$ext_reg_rdata[9] u_wb_crossbar.wbd_dout_master[73]
1 1
.names $iopadmap$ext_reg_rdata[10] u_wb_crossbar.wbd_dout_master[74]
1 1
.names $iopadmap$ext_reg_rdata[11] u_wb_crossbar.wbd_dout_master[75]
1 1
.names $iopadmap$ext_reg_rdata[12] u_wb_crossbar.wbd_dout_master[76]
1 1
.names $iopadmap$ext_reg_rdata[13] u_wb_crossbar.wbd_dout_master[77]
1 1
.names $iopadmap$ext_reg_rdata[14] u_wb_crossbar.wbd_dout_master[78]
1 1
.names $iopadmap$ext_reg_rdata[15] u_wb_crossbar.wbd_dout_master[79]
1 1
.names $iopadmap$ext_reg_rdata[16] u_wb_crossbar.wbd_dout_master[80]
1 1
.names $iopadmap$ext_reg_rdata[17] u_wb_crossbar.wbd_dout_master[81]
1 1
.names $iopadmap$ext_reg_rdata[18] u_wb_crossbar.wbd_dout_master[82]
1 1
.names $iopadmap$ext_reg_rdata[19] u_wb_crossbar.wbd_dout_master[83]
1 1
.names $iopadmap$ext_reg_rdata[20] u_wb_crossbar.wbd_dout_master[84]
1 1
.names $iopadmap$ext_reg_rdata[21] u_wb_crossbar.wbd_dout_master[85]
1 1
.names $iopadmap$ext_reg_rdata[22] u_wb_crossbar.wbd_dout_master[86]
1 1
.names $iopadmap$ext_reg_rdata[23] u_wb_crossbar.wbd_dout_master[87]
1 1
.names $iopadmap$ext_reg_rdata[24] u_wb_crossbar.wbd_dout_master[88]
1 1
.names $iopadmap$ext_reg_rdata[25] u_wb_crossbar.wbd_dout_master[89]
1 1
.names $iopadmap$ext_reg_rdata[26] u_wb_crossbar.wbd_dout_master[90]
1 1
.names $iopadmap$ext_reg_rdata[27] u_wb_crossbar.wbd_dout_master[91]
1 1
.names $iopadmap$ext_reg_rdata[28] u_wb_crossbar.wbd_dout_master[92]
1 1
.names $iopadmap$ext_reg_rdata[29] u_wb_crossbar.wbd_dout_master[93]
1 1
.names $iopadmap$ext_reg_rdata[30] u_wb_crossbar.wbd_dout_master[94]
1 1
.names $iopadmap$ext_reg_rdata[31] u_wb_crossbar.wbd_dout_master[95]
1 1
.names u_8051_core.idat_i[0] u_wb_crossbar.wbd_dout_master[128]
1 1
.names u_8051_core.idat_i[1] u_wb_crossbar.wbd_dout_master[129]
1 1
.names u_8051_core.idat_i[2] u_wb_crossbar.wbd_dout_master[130]
1 1
.names u_8051_core.idat_i[3] u_wb_crossbar.wbd_dout_master[131]
1 1
.names u_8051_core.idat_i[4] u_wb_crossbar.wbd_dout_master[132]
1 1
.names u_8051_core.idat_i[5] u_wb_crossbar.wbd_dout_master[133]
1 1
.names u_8051_core.idat_i[6] u_wb_crossbar.wbd_dout_master[134]
1 1
.names u_8051_core.idat_i[7] u_wb_crossbar.wbd_dout_master[135]
1 1
.names u_8051_core.idat_i[8] u_wb_crossbar.wbd_dout_master[136]
1 1
.names u_8051_core.idat_i[9] u_wb_crossbar.wbd_dout_master[137]
1 1
.names u_8051_core.idat_i[10] u_wb_crossbar.wbd_dout_master[138]
1 1
.names u_8051_core.idat_i[11] u_wb_crossbar.wbd_dout_master[139]
1 1
.names u_8051_core.idat_i[12] u_wb_crossbar.wbd_dout_master[140]
1 1
.names u_8051_core.idat_i[13] u_wb_crossbar.wbd_dout_master[141]
1 1
.names u_8051_core.idat_i[14] u_wb_crossbar.wbd_dout_master[142]
1 1
.names u_8051_core.idat_i[15] u_wb_crossbar.wbd_dout_master[143]
1 1
.names u_8051_core.idat_i[16] u_wb_crossbar.wbd_dout_master[144]
1 1
.names u_8051_core.idat_i[17] u_wb_crossbar.wbd_dout_master[145]
1 1
.names u_8051_core.idat_i[18] u_wb_crossbar.wbd_dout_master[146]
1 1
.names u_8051_core.idat_i[19] u_wb_crossbar.wbd_dout_master[147]
1 1
.names u_8051_core.idat_i[20] u_wb_crossbar.wbd_dout_master[148]
1 1
.names u_8051_core.idat_i[21] u_wb_crossbar.wbd_dout_master[149]
1 1
.names u_8051_core.idat_i[22] u_wb_crossbar.wbd_dout_master[150]
1 1
.names u_8051_core.idat_i[23] u_wb_crossbar.wbd_dout_master[151]
1 1
.names u_8051_core.idat_i[24] u_wb_crossbar.wbd_dout_master[152]
1 1
.names u_8051_core.idat_i[25] u_wb_crossbar.wbd_dout_master[153]
1 1
.names u_8051_core.idat_i[26] u_wb_crossbar.wbd_dout_master[154]
1 1
.names u_8051_core.idat_i[27] u_wb_crossbar.wbd_dout_master[155]
1 1
.names u_8051_core.idat_i[28] u_wb_crossbar.wbd_dout_master[156]
1 1
.names u_8051_core.idat_i[29] u_wb_crossbar.wbd_dout_master[157]
1 1
.names u_8051_core.idat_i[30] u_wb_crossbar.wbd_dout_master[158]
1 1
.names u_8051_core.idat_i[31] u_wb_crossbar.wbd_dout_master[159]
1 1
.names u_wb_gmac_rx.wbo_taddr[0] u_wb_crossbar.wbd_taddr_master[0]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[1]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[2]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[3]
1 1
.names u_wb_gmac_tx.wbo_be[3] u_wb_crossbar.wbd_taddr_master[4]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[5]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[6]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[7]
1 1
.names $iopadmap$ext_reg_tid[0] u_wb_crossbar.wbd_taddr_master[8]
1 1
.names $iopadmap$ext_reg_tid[1] u_wb_crossbar.wbd_taddr_master[9]
1 1
.names $iopadmap$ext_reg_tid[2] u_wb_crossbar.wbd_taddr_master[10]
1 1
.names $iopadmap$ext_reg_tid[3] u_wb_crossbar.wbd_taddr_master[11]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[15]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[16]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[17]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[18]
1 1
.names $false u_wb_crossbar.wbd_taddr_master[19]
1 1
.names $false u_wb_gmac_rx.wbo_taddr[1]
1 1
.names $false u_wb_gmac_rx.wbo_taddr[2]
1 1
.names $false u_wb_gmac_rx.wbo_taddr[3]
1 1
.names $undef u_wb_gmac_tx.mem_addr[0]
1 1
.names $undef u_wb_gmac_tx.mem_addr[1]
1 1
.names $undef u_wb_gmac_tx.mem_addr[15]
1 1
.names u_wb_gmac_tx.wbo_be[3] u_wb_gmac_tx.wbo_be[0]
1 1
.names u_wb_gmac_tx.wbo_be[3] u_wb_gmac_tx.wbo_be[1]
1 1
.names u_wb_gmac_tx.wbo_be[3] u_wb_gmac_tx.wbo_be[2]
1 1
.names $false $iopadmap$wb_xram_adr[0]
1 1
.names $false $iopadmap$wb_xram_adr[1]
1 1
.names $false $iopadmap$wb_xram_adr[15]
1 1
.names $undef $iopadmap$wb_xram_cyc
1 1
.names $undef $iopadmap$wb_xram_err
1 1
.names $false $iopadmap$wb_xrom_adr[13]
1 1
.names $false $iopadmap$wb_xrom_adr[14]
1 1
.names $false $iopadmap$wb_xrom_adr[15]
1 1
.names $undef $iopadmap$wb_xrom_cyc
1 1
.names $undef $iopadmap$wb_xrom_err
1 1
.names $iopadmap$phy_rx_clk $auto$clkbufmap.cc:262:execute$397314
1 1
.names $iopadmap$phy_tx_clk $auto$clkbufmap.cc:262:execute$397317
1 1
.names $iopadmap$xtal_clk $auto$clkbufmap.cc:262:execute$397320
1 1
.end
