<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CONTROL_MODULE" id="CONTROL_MODULE">
  
  
  <register acronym="control_revision" description="" id="control_revision" offset="0x0" width="32">
    
  <bitfield begin="31" description="01 - New Scheme" end="30" id="ip_rev_scheme" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="" end="28" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="Function indicates a software compatible module family. If there is no level of software compatibility a new Func number (and hence REVISION) should be assigned." end="16" id="ip_rev_func" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="RTL Version (R)." end="11" id="ip_rev_rtl" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major Revision (X)." end="8" id="ip_rev_major" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Indicates a special version for a particular device. Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers - 00 = Non custom (standard) revision" end="6" id="ip_rev_custom" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor Revision (Y)." end="0" id="ip_rev_minor" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="control_hwinfo" description="" id="control_hwinfo" offset="0x4" width="32">
    
  <bitfield begin="31" description="IP Module dependent" end="0" id="ip_hwinfo" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="control_sysconfig" description="" id="control_sysconfig" offset="0x10" width="32">
    
  <bitfield begin="31" description="" end="6" id="Reserved1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="Configure local initiator state management. Reserved in Control Module since it has no local initiator." end="4" id="standby" rwaccess="R" width="2">
    <bitenum description="Smart Standby wakeup capable" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Smart Standby" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="No Standby Mode" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Force Standby" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Configure local target state management." end="2" id="idlemode" rwaccess="RW" width="2">
    <bitenum description="Smart Idle wakeup capable" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Smart Idle" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="No Idle" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Force Idle" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="Sensitivity to Emulation suspend input." end="1" id="freeemu" rwaccess="R" width="1">
    <bitenum description="Module not sensitive to EMU suspend" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Module is sensitive to EMU suspend" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="" end="0" id="Reserved2" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="control_status" description="" id="control_status" offset="0x40" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Used to select crystal clock frequency. See SYSBOOT Configuration Pins. Reset value is from SYSBOOT[15:14]." end="22" id="sysboot1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="21" description="Set to 00b. See SYSBOOT Configuration Pins for more information. Reset value is from SYSBOOT[13:12]." end="20" id="testmd" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description="GPMC CS0 Default Address Muxing Reset value is from SYSBOOT[11:10]." end="18" id="admux" rwaccess="RW" width="2">
    <bitenum description="Reserved" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Addr/Data Muxing" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Addr/Addr/Data Muxing" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="No Addr/Data Muxing" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description="GPMC CS0 Default Wait Enable See SYSBOOT Configuration Pins for more information. Reset value is from SYSBOOT[9]." end="17" id="waiten" rwaccess="RW" width="1">
    <bitenum description="Use WAIT input" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Ignore WAIT input" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description="GPMC CS0 Default Bus Width See SYSBOOT Configuration Pins for more information. Reset value is from SYSBOOT[8]." end="16" id="bw" rwaccess="RW" width="1">
    <bitenum description="16-bit data bus" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="8-bit data bus" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description="" end="11" id="Reserved2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="devtype" rwaccess="R" width="3">
    <bitenum description="Reserved" id="en_5_0x111" token="en_5_0x111" value="0x111"></bitenum>
    <bitenum description="General Purpose (GP) Device" id="en_4_0x011" token="en_4_0x011" value="0x011"></bitenum>
    <bitenum description="Reserved" id="en_3_0x010" token="en_3_0x010" value="0x010"></bitenum>
    <bitenum description="Reserved" id="en_2_0x001" token="en_2_0x001" value="0x001"></bitenum>
    <bitenum description="Reserved" id="en_1_0x000" token="en_1_0x000" value="0x000"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description="Selected boot mode. See SYSBOOT Configuration Pins for more information. Reset value is from SYSBOOT[7:0]." end="0" id="sysboot0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="control_emif_sdram_config" description="The CONTROL_EMIF_SDRAM_CONFIG register exports SDRAM configuration information to the EMIF after resuming from low power scenarios. This register should be loaded with the same value as SDRAM_CONFIG during DDR initialization." id="control_emif_sdram_config" offset="0x110" width="32">
    
  <bitfield begin="31" description="SDRAM Type selection" end="29" id="SDRAM_TYPE" rwaccess="RW" width="3">
    <bitenum description="Reserved" id="en_8_0x111" token="en_8_0x111" value="0x111"></bitenum>
    <bitenum description="Reserved" id="en_7_0x110" token="en_7_0x110" value="0x110"></bitenum>
    <bitenum description="Reserved" id="en_6_0x101" token="en_6_0x101" value="0x101"></bitenum>
    <bitenum description="Reserved" id="en_5_0x100" token="en_5_0x100" value="0x100"></bitenum>
    <bitenum description="DDR3" id="en_4_0x011" token="en_4_0x011" value="0x011"></bitenum>
    <bitenum description="DDR2" id="en_3_0x010" token="en_3_0x010" value="0x010"></bitenum>
    <bitenum description="LPDDR1" id="en_2_0x001" token="en_2_0x001" value="0x001"></bitenum>
    <bitenum description="Reserved" id="en_1_0x000" token="en_1_0x000" value="0x000"></bitenum>
  </bitfield>
    
  <bitfield begin="28" description="Internal bank position." end="27" id="IBANK_POS" rwaccess="RW" width="2">
    <bitenum description="All Bank Address bits assigned from OCP address bits above row address bits." id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Bank Address bit [0] assigned from OCP address above column address bits and bit [2:1] from OCP address bits above row address bits." id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Bank Address bits [1:0] assigned from OCP address above column address bits and bit [2] from OCP address bits above row address bits." id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="All Bank Address bits assigned from OCP address above column address bits." id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="26" description="DDR2 and DDR3 termination resistor value. Set to 0 to disable termination. For DDR2, set to 1 for 75 ohm, set to 2 for 150 ohm, and set to 3 for 50 ohm. For DDR3, set to 1 for RZQ/4, set to 2 for RZQ/2, set to 3 for RZQ/6, set to 4 for RZQ/12, and set to 5 for RZQ/8. All other values are reserved." end="24" id="DDR_TERM" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="DDR2 differential DQS enable. Set to 0 for single ended DQS. Set to 1 for differential DQS" end="23" id="DDR2_DDQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="DDR3 Dynamic ODT. Set to 0 to turn off dynamic ODT. Set to 1 for RZQ/4 and set to 2 for RZQ/2. All other values are reserved." end="21" id="DYN_ODT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="" end="20" id="Reserved1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="SDRAM drive strength. For DDR2, set to 0 for normal, and set to 1 for weak drive strength. For DDR3, set to 0 for RZQ/6 and set to 1 for RZQ/7. For LPDDR1, set to 0 for full, set to 1 for 1/2, set to 2 for 1/4, and set to 3 for 1/8 drive strength. All other values are reserved." end="18" id="SDRAM_DRIVE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="17" description="DDR3 CAS Write latency. Value of 0, 1, 2, and 3 (CAS write latency of 5, 6, 7, and 8) are supported. Use the lowest value supported for best performance. All other values are reserved." end="16" id="CWL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description="SDRAM data bus width. Set to 0 for 32-bit and set to 1 for 16-bit. All other values are reserved." end="14" id="NARROW_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description="CAS Latency. The value of this field defines the CAS latency to be used when accessing connected SDRAM devices. Value of 2, 3, 4, and 5 (CAS latency of 2, 3, 4, and 5) are supported for DDR2. Value of 2, 4, 6, 8, 10, 12, and 14 (CAS latency of 5, 6, 7, 8, 9, 10, and 11) are supported for DDR3. All other values are reserved." end="10" id="CL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="9" description="Row Size. Defines the number of row address bits of connected SDRAM devices. Set to 0 for 9 row bits, set to 1 for 10 row bits, set to 2 for 11 row bits, set to 3 for 12 row bits, set to 4 for 13 row bits, set to 5 for 14 row bits, set to 6 for 15 row bits, and set to 7 for 16 row bits. This field is only used when ibank_pos field in SDRAM Config register is set to 1, 2, or 3." end="7" id="ROWSIZE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Internal Bank setup. Defines number of banks inside connected SDRAM devices. Set to 0 for 1 bank, set to 1 for 2 banks, set to 2 for 4 banks, and set to 3 for 8 banks. All other values are reserved." end="4" id="IBANK" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="External chip select setup. Defines whether SDRAM accesses will use 1 or 2 chip select lines. Set to 0 to use pad_cs_o_n[0] only. Set to 1 to use pad_cs_o_n[1:0]." end="3" id="EBANK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Page Size. Defines the internal page size of connected SDRAM devices. Set to 0 for 256-word page (8 column bits), set to 1 for 512-word page (9 column bits), set to 2 for 1024-word page (10 column bits), and set to 3 for 2048-word page (11 column bits). All other values are reserved." end="0" id="PAGESIZE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="cortex_vbbldo_ctrl" description="" id="cortex_vbbldo_ctrl" offset="0x41C" width="32">
    
  <bitfield begin="31" description="" end="26" id="Reserved1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Trims FBB" end="21" id="vsetfbb" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Trims RBB" end="16" id="vsetrbb" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="" end="6" id="Reserved2" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="5" description="Low is bypass mode." end="5" id="ldobypassz" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="High enables low power mode." end="4" id="lowpwr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="High puts vbbnw in HZ mode." end="3" id="hz" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="High selects FBB." end="2" id="bbsel" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="High if external cap is not used." end="1" id="nocap" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="High if IREF1U is not a VBG/R current." end="0" id="novbgbyr" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="core_sldo_ctrl" description="" id="core_sldo_ctrl" offset="0x428" width="32">
    
  <bitfield begin="31" description="" end="26" id="Reserved1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="25" description="Trims VDDAR" end="16" id="vset" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="Reserved2" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="mpu_sldo_ctrl" description="" id="mpu_sldo_ctrl" offset="0x42C" width="32">
    
  <bitfield begin="31" description="" end="26" id="Reserved1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="25" description="Trims VDDAR" end="16" id="vset" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description="" end="0" id="Reserved2" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="clk32kdivratio_ctrl" description="" id="clk32kdivratio_ctrl" offset="0x444" width="32">
    
  <bitfield begin="31" description="" end="1" id="Reserved1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="clkdivopp50_en" rwaccess="RW" width="1">
    <bitenum description="OPP50 operation, use ratio for 12MHz to 32KHz division" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OPP100 operation, use ratio for 24MHz to 32KHz division" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="bandgap_ctrl" description="" id="bandgap_ctrl" offset="0x448" width="32">
    
  <bitfield begin="31" description="" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Temperature data from ADC. To be used when end of conversion (EOCZ) is 0." end="8" id="dtemp" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="" end="7" id="cbiassel" rwaccess="RW" width="1">
    <bitenum description="Select resistor divider as reference" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select bandgap voltage as reference" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description="" end="6" id="bgroff" rwaccess="RW" width="1">
    <bitenum description="Bandgap is OFF (OFF Mode)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal operation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="" end="5" id="tmpsoff" rwaccess="RW" width="1">
    <bitenum description="Temperature sensor is off and thermal shutdown in OFF mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal operation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="ADC start of conversion. Transition to high starts a new ADC conversion cycle." end="4" id="soc" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="0 = Resets the digital outputs" end="3" id="clrz" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="contconv" rwaccess="RW" width="1">
    <bitenum description="ADC continuous conversion mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="ADC single conversion mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="ADC end of conversion" end="1" id="ecoz" rwaccess="R" width="1">
    <bitenum description="Conversion in progress" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="End of conversion" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="" end="0" id="tshut" rwaccess="R" width="1">
    <bitenum description="Thermal shutdown event (greater than 147C)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal operation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="bandgap_trim" description="" id="bandgap_trim" offset="0x44C" width="32">
    
  <bitfield begin="31" description="Trim the output voltage of bandgap." end="24" id="dtrbgapc" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Trim the output voltage of bandgap." end="16" id="dtrbgapv" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Trim the temperature sensor." end="8" id="dtrtemps" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Trim the temperature sensor." end="0" id="dtrtempsc" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="pll_clkinpulow_ctrl" description="" id="pll_clkinpulow_ctrl" offset="0x458" width="32">
    
  <bitfield begin="31" description="" end="3" id="Reserved1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="ddr_pll_clkinpulow_sel" rwaccess="RW" width="1">
    <bitenum description="Select PER_CLKOUT_M2 clock as CLKINPULOW" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select CORE_CLKOUT_M6 clock as CLKINPULOW" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="" end="1" id="disp_pll_clkinpulow_sel" rwaccess="RW" width="1">
    <bitenum description="Select PER_CLKOUT_M2 clock as CLKINPULOW" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select CORE_CLKOUT_M6 clock as CLKINPULOW" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="" end="0" id="mpu_dpll_clkinpulow_sel" rwaccess="RW" width="1">
    <bitenum description="Select PER_CLKOUT_M2 clock as CLKINPULOW" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select CORE_CLKOUT_M6 clock as CLKINPULOW" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="mosc_ctrl" description="" id="mosc_ctrl" offset="0x468" width="32">
    
  <bitfield begin="31" description="" end="1" id="Reserved1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="For oscillation with a crystal while RESSELECT is 1, an external resistor must be connected between padxi and padxo to provide bias. " end="0" id="resselect" rwaccess="RW" width="1">
    <bitenum description="Internal resistor is disconnected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="1-MHz ohm resistor is connected between padxi and padxo for oscillator bias" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="deepsleep_ctrl" description="" id="deepsleep_ctrl" offset="0x470" width="32">
    
  <bitfield begin="31" description="" end="18" id="Reserved1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description="Deep sleep enable" end="17" id="dsenable" rwaccess="RW" width="1">
    <bitenum description="Master oscillator output is gated" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal operation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description="" end="16" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Programmable count of how many CLK_M_OSC clocks needs to be seen before exiting deep sleep mode" end="0" id="dscount" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="dpll_pwr_sw_status" description="" id="dpll_pwr_sw_status" offset="0x50C" width="32">
    
  <bitfield begin="31" description="" end="26" id="Reserved1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Power Good status for DDR DPLL" end="25" id="pgoodout_ddr" rwaccess="R" width="1">
    <bitenum description="Power Good" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Power Fault" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="24" description="Power Enable status for DDR DPLL" end="24" id="ponout_ddr" rwaccess="R" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description="" end="18" id="Reserved2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description="Power Good status for DISP DPLL" end="17" id="pgoodout_disp" rwaccess="R" width="1">
    <bitenum description="Power Good" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Power Fault" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description="Power Enable status for DISP DPLL" end="16" id="ponout_disp" rwaccess="R" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description="" end="10" id="Reserved3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description="Power Good status for PER DPLL" end="9" id="pgoodout_per" rwaccess="R" width="1">
    <bitenum description="Power Good" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Power Fault" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description="Power Enable status for PER DPLL" end="8" id="ponout_per" rwaccess="R" width="1">
    <bitenum description="Enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description="" end="0" id="Reserved4" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="device_id" description="" id="device_id" offset="0x600" width="32">
    
  <bitfield begin="31" description="Device revision. 0000b = Silicon Revision 1.0. 0001b = Silicon Revision 2.0. 0010b = Silicon Revision 2.1. See device errata for detailed information on functionality in each device revision. Reset value is revision-dependent." end="28" id="devrev" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description="Device part number (unique JTAG ID)" end="12" id="partnum" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="11" description="Manufacturer's JTAG ID" end="1" id="mfgr" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="Reserved1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="dev_feature" description="" id="dev_feature" offset="0x604" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Reset value is device-dependent." end="29" id="sgx" rwaccess="R" width="1">
    <bitenum description="SGX enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="3D graphics module (SGX) is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="28" description="" end="24" id="Reserved2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="23" description="" end="18" id="Reserved3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description="Reset value is device-dependent." end="17" id="pru_icss_fea_1" rwaccess="R" width="1">
    <bitenum description="TX_AUTO_SEQUENCE enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="TX_AUTO_SEQUENCE disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description="Reset value is device-dependent." end="16" id="pru_icss_fea_0" rwaccess="R" width="1">
    <bitenum description="EtherCAT functionality enabled, ODD_NIBBLE enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="EtherCAT functionality disabled, ODD_NIBBLE disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description="" end="10" id="Reserved4" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description="" end="9" id="Reserved5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="Reserved6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Reset value is device-dependent." end="7" id="dcan" rwaccess="R" width="1">
    <bitenum description="DCAN0, DCAN1 IPs are enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DCAN0, DCAN1 IPs are disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description="" end="2" id="Reserved7" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="1" description="Reset value is device-dependent." end="1" id="cpsw" rwaccess="R" width="1">
    <bitenum description="CP Switch IP (Ethernet) is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CP Switch IP (Ethernet) is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="Reset value is device-dependent." end="0" id="pru_icss" rwaccess="R" width="1">
    <bitenum description="PRU-ICSS is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PRU-ICSS is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="init_priority_0" description="" id="init_priority_0" offset="0x608" width="32">
    
  <bitfield begin="31" description="" end="28" id="Reserved1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description="TPTC 2 Write Port initiator priority" end="26" id="tcwr2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="TPTC 2 Read Port initiator priority" end="24" id="tcrd2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description="TPTC 1 Write Port initiator priority" end="22" id="tcwr1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="21" description="TPTC 1 Read Port initiator priority" end="20" id="tcrd1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description="TPTC 0 Write Port initiator priority" end="18" id="tcwr0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="17" description="TPTC 0 Read Port initiator priority" end="16" id="tcrd0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description="P1500 Port Initiator priority" end="14" id="p1500" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description="" end="8" id="Reserved2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="7" description="System MMU initiator priority" end="6" id="mmu" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="5" description="PRU-ICSS initiator priority" end="4" id="pru_icss" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description="" end="2" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description="Host Cortex A8 initiator priority" end="0" id="host_arm" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="init_priority_1" description="" id="init_priority_1" offset="0x60C" width="32">
    
  <bitfield begin="31" description="" end="26" id="Reserved1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Debug Subsystem initiator priority" end="24" id="debug" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description="LCD initiator priority" end="22" id="lcd" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="21" description="SGX initiator priority" end="20" id="sgx" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description="" end="18" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description="" end="16" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="15" description="" end="8" id="Reserved4" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="USB Queue Manager initiator priority" end="6" id="usb_qmgr" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="5" description="USB DMA port initiator priority" end="4" id="usb_dma" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description="" end="2" id="Reserved5" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description="CPSW initiator priority" end="0" id="cpsw" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="mmu_cfg" description="" id="mmu_cfg" offset="0x610" width="32">
    
  <bitfield begin="31" description="" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="MMU abort operation This bit causes the MMU to abort the current operation in case of lockup." end="15" id="mmu_abort" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="" end="8" id="Reserved2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="7" description="MMU Disable Setting this bit disables MMU table lookup and causes accesses to use the non-translated address. This bit defaults to enabled but an identical bit within an MMU configuration register defaults to disabled and must be set after the page tables are programmed for MMU operation." end="7" id="mmu_disable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="" end="0" id="Reserved3" rwaccess="R" width="7"></bitfield>
  </register>
  
  
  <register acronym="tptc_cfg" description="" id="tptc_cfg" offset="0x614" width="32">
    
  <bitfield begin="31" description="" end="6" id="Reserved1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="TPTC2 Default Burst Size" end="4" id="tc2dbs" rwaccess="RW" width="2">
    <bitenum description="128 byte" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="64 byte" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="32 byte" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="16 byte" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="TPTC1 Default Burst Size" end="2" id="tc1dbs" rwaccess="RW" width="2">
    <bitenum description="128 byte" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="64 byte" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="32 byte" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="16 byte" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="TPTC0 Default Burst Size" end="0" id="tc0dbs" rwaccess="RW" width="2">
    <bitenum description="128 byte" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="64 byte" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="32 byte" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="16 byte" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="usb_ctrl0" description="" id="usb_ctrl0" offset="0x620" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Data Polarity Invert:" end="23" id="datapolarity_inv" rwaccess="RW" width="1">
    <bitenum description="DM/DP (inverted polarity of port definition)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DP/DM (normal polarity matching port definition)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description="" end="22" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="" end="21" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="Session End Detect Enable" end="20" id="otgsessenden" rwaccess="RW" width="1">
    <bitenum description="Turns on Session End Comparator" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable Session End Comparator" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description="VBUS Detect Enable" end="19" id="otgvdet_en" rwaccess="RW" width="1">
    <bitenum description="Turns on all comparators except Session End comparator" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable VBUS Detect Enable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description="Pulldown on DM in GPIO Mode" end="18" id="dmgpio_pd" rwaccess="RW" width="1">
    <bitenum description="Disables pulldown" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Enables pulldown" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description="Pulldown on DP in GPIO Mode" end="17" id="dpgpio_pd" rwaccess="RW" width="1">
    <bitenum description="Disables pulldown" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Enables pulldown" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description="" end="16" id="Reserved4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="" end="15" id="Reserved5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="UART TX -> DM UART RX -> DP" end="14" id="gpio_sig_cross" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="UART TX -> Invert -> DP UART RX -> Invert -> DM" end="13" id="gpio_sig_inv" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="GPIO Mode" end="12" id="gpiomode" rwaccess="RW" width="1">
    <bitenum description="GPIO Mode (UART Mode)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="USB Mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description="" end="11" id="Reserved6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Bypass the charger detection state machine" end="10" id="cdet_extctl" rwaccess="RW" width="1">
    <bitenum description="Charger detection is bypassed" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Charger detection on" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description="Pullup on DP line" end="9" id="dppullup" rwaccess="RW" width="1">
    <bitenum description="Enable pullup on DP line" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description="Pullup on DM line" end="8" id="dmpullup" rwaccess="RW" width="1">
    <bitenum description="Enable pullup on DM line" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description="Enable VSRC on DP line (Host Charger case)" end="7" id="chgvsrc_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Enable ISINK on DM line (Host Charger case)" end="6" id="chgisink_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Sink on DP" end="5" id="sinkondp" rwaccess="RW" width="1">
    <bitenum description="Sink on DP" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Sink on DM" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Source on DM" end="4" id="srcondm" rwaccess="RW" width="1">
    <bitenum description="Source on DM" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Source on DP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Restart Charger Detect" end="3" id="chgdet_rstrt" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Charger Detect Disable" end="2" id="chgdet_dis" rwaccess="RW" width="1">
    <bitenum description="Disable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Enable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="Power down the USB OTG PHY" end="1" id="otg_pwrdn" rwaccess="RW" width="1">
    <bitenum description="PHY Powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PHY in normal mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="Power down the USB CM PHY" end="0" id="cm_pwrdn" rwaccess="RW" width="1">
    <bitenum description="PHY Powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PHY in normal mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="usb_sts0" description="" id="usb_sts0" offset="0x624" width="32">
    
  <bitfield begin="31" description="" end="8" id="Reserved1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="Charge Detection Status" end="5" id="chgdetsts" rwaccess="R" width="3">
    <bitenum description="Interrupt (if any of the pullup is enabled, charger detect routine gets interrupted and will restart from the beginning if the same is disabled)" id="en_8_0x111" token="en_8_0x111" value="0x111"></bitenum>
    <bitenum description="PC" id="en_7_0x110" token="en_7_0x110" value="0x110"></bitenum>
    <bitenum description="HOST charger (valid if CE is HIGH)" id="en_6_0x101" token="en_6_0x101" value="0x101"></bitenum>
    <bitenum description="Dedicated charger(valid if CE is HIGH)" id="en_5_0x100" token="en_5_0x100" value="0x100"></bitenum>
    <bitenum description="Unknown error" id="en_4_0x011" token="en_4_0x011" value="0x011"></bitenum>
    <bitenum description="PS/2" id="en_3_0x010" token="en_3_0x010" value="0x010"></bitenum>
    <bitenum description="No Contact" id="en_2_0x001" token="en_2_0x001" value="0x001"></bitenum>
    <bitenum description="Wait State (When a D+WPU and D-15K are connected, it enters into this state and will remain in this state unless it enters into other state)" id="en_1_0x000" token="en_1_0x000" value="0x000"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="DM Comparator Output" end="4" id="cdet_dmdet" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="DP Comparator Output" end="3" id="cdet_dpdet" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Charger Comparator Output" end="2" id="cdet_datadet" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Charger Detection Status" end="1" id="chgdetect" rwaccess="R" width="1">
    <bitenum description="Charger was detected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Charger was no detected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="Charger Detection Protocol Done" end="0" id="chgdetdone" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="usb_ctrl1" description="" id="usb_ctrl1" offset="0x628" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Data Polarity Invert:" end="23" id="datapolarity_inv" rwaccess="RW" width="1">
    <bitenum description="DM/DP (inverted polarity of port definition)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DP/DM (normal polarity matching port definition)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description="" end="22" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="" end="21" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="Session End Detect Enable" end="20" id="otgsessenden" rwaccess="RW" width="1">
    <bitenum description="Turns on Session End Comparator" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable Session End Comparator" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description="VBUS Detect Enable" end="19" id="otgvdet_en" rwaccess="RW" width="1">
    <bitenum description="Turns on all comparators except Session End comparator" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable VBUS Detect Enable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="18" description="Pulldown on DM in GPIO Mode" end="18" id="dmgpio_pd" rwaccess="RW" width="1">
    <bitenum description="Disables pulldown" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Enables pulldown" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description="Pulldown on DP in GPIO Mode" end="17" id="dpgpio_pd" rwaccess="RW" width="1">
    <bitenum description="Disables pulldown" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Enables pulldown" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="16" description="" end="16" id="Reserved4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="" end="15" id="Reserved5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="UART TX -> DM UART RX -> DP" end="14" id="gpio_sig_cross" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="UART TX -> INV -> DP UART RX -> INV -> DM" end="13" id="gpio_sig_inv" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="GPIO Mode" end="12" id="gpiomode" rwaccess="RW" width="1">
    <bitenum description="GPIO Mode (UART)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="USB Mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description="" end="11" id="Reserved6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Bypass the charger detection state machine" end="10" id="cdet_extctl" rwaccess="RW" width="1">
    <bitenum description="Charger detection is bypassed" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Charger detection on" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description="Pullup on DP line" end="9" id="dppullup" rwaccess="RW" width="1">
    <bitenum description="Enable pullup on DP line" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description="Pullup on DM line" end="8" id="dmpullup" rwaccess="RW" width="1">
    <bitenum description="Enable pullup on DM line" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No effect" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description="Enable VSRC on DP line (Host Charger case)" end="7" id="chgvsrc_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Enable ISINK on DM line (Host Charger case)" end="6" id="chgisink_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Sink on DP" end="5" id="sinkondp" rwaccess="RW" width="1">
    <bitenum description="Sink on DP" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Sink on DM" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Source on DM" end="4" id="srcondm" rwaccess="RW" width="1">
    <bitenum description="Source on DM" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Source on DP" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Restart Charger Detect" end="3" id="chgdet_rstrt" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Charger Detect Disable" end="2" id="chgdet_dis" rwaccess="RW" width="1">
    <bitenum description="Disable" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Enable" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="Power down the USB OTG PHY" end="1" id="otg_pwrdn" rwaccess="RW" width="1">
    <bitenum description="PHY Powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PHY in normal mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="Power down the USB CM PHY" end="0" id="cm_pwrdn" rwaccess="RW" width="1">
    <bitenum description="PHY Powered down" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PHY in normal mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="usb_sts1" description="" id="usb_sts1" offset="0x62C" width="32">
    
  <bitfield begin="31" description="" end="8" id="Reserved1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="Charge Detection Status" end="5" id="chgdetsts" rwaccess="R" width="3">
    <bitenum description="Interrupt (if any of the pullup is enabled, charger detect routine gets interrupted and will restart from the beginning if the same is disabled)" id="en_8_0x111" token="en_8_0x111" value="0x111"></bitenum>
    <bitenum description="PC" id="en_7_0x110" token="en_7_0x110" value="0x110"></bitenum>
    <bitenum description="HOST charger (valid if CE is HIGH)" id="en_6_0x101" token="en_6_0x101" value="0x101"></bitenum>
    <bitenum description="Dedicated charger(valid if CE is HIGH)" id="en_5_0x100" token="en_5_0x100" value="0x100"></bitenum>
    <bitenum description="Unknown error" id="en_4_0x011" token="en_4_0x011" value="0x011"></bitenum>
    <bitenum description="PS/2" id="en_3_0x010" token="en_3_0x010" value="0x010"></bitenum>
    <bitenum description="No Contact" id="en_2_0x001" token="en_2_0x001" value="0x001"></bitenum>
    <bitenum description="Wait State (When a D+WPU and D-15K are connected, it enters into this state and will remain in this state unless it enters into other state)" id="en_1_0x000" token="en_1_0x000" value="0x000"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="DM Comparator Output" end="4" id="cdet_dmdet" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="DP Comparator Output" end="3" id="cdet_dpdet" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Charger Comparator Output" end="2" id="cdet_datadet" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Charger Detection Status" end="1" id="chgdetect" rwaccess="R" width="1">
    <bitenum description="Charger was detected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Charger was no detected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="Charger Detection Protocol Done" end="0" id="chgdetdone" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="mac_id0_lo" description="" id="mac_id0_lo" offset="0x630" width="32">
    
  <bitfield begin="31" description="" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="MAC0 Address - Byte 0. Reset value is device-dependent." end="8" id="macaddr_7_0" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="MAC0 Address - Byte 1. Reset value is device-dependent." end="0" id="macaddr_15_8" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="mac_id0_hi" description="" id="mac_id0_hi" offset="0x634" width="32">
    
  <bitfield begin="31" description="MAC0 Address - Byte 2. Reset value is device-dependent." end="24" id="macaddr_23_16" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="MAC0 Address - Byte 3. Reset value is device-dependent." end="16" id="macaddr_31_24" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="MAC0 Address - Byte 4. Reset value is device-dependent." end="8" id="macaddr_39_32" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="MAC0 Address - Byte 5. Reset value is device-dependent." end="0" id="macaddr_47_40" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="mac_id1_lo" description="" id="mac_id1_lo" offset="0x638" width="32">
    
  <bitfield begin="31" description="" end="16" id="Reserved1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="MAC1 Address - Byte 0. Reset value is device-dependent." end="8" id="macaddr_7_0" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="MAC1 Address - Byte 1. Reset value is device-dependent." end="0" id="macaddr_15_8" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="mac_id1_hi" description="" id="mac_id1_hi" offset="0x63C" width="32">
    
  <bitfield begin="31" description="MAC1 Address - Byte 2. Reset value is device-dependent." end="24" id="macaddr_23_16" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="MAC1 Address - Byte 3. Reset value is device-dependent." end="16" id="macaddr_31_24" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="MAC1 Address - Byte 4. Reset value is device-dependent." end="8" id="macaddr_39_32" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="MAC1 Address - Byte 5. Reset value is device-dependent." end="0" id="macaddr_47_40" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="dcan_raminit" description="" id="dcan_raminit" offset="0x644" width="32">
    
  <bitfield begin="31" description="" end="10" id="Reserved1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description="" end="9" id="dcan1_raminit_done" rwaccess="R" width="1">
    <bitenum description="DCAN1 RAM Initialization complete" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DCAN1 RAM Initialization NOT complete" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description="" end="8" id="dcan0_raminit_done" rwaccess="R" width="1">
    <bitenum description="DCAN0 RAM Initialization complete" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DCAN0 RAM Initialization NOT complete" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description="" end="2" id="Reserved2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="A transition from 0 to 1 will start DCAN1 RAM initialization sequence." end="1" id="dcan1_raminit_start" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="A transition from 0 to 1 will start DCAN0 RAM initialization sequence." end="0" id="dcan0_raminit_start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="usb_wkup_ctrl" description="" id="usb_wkup_ctrl" offset="0x648" width="32">
    
  <bitfield begin="31" description="" end="9" id="Reserved1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description="PHY1 Wakeup Enable. Write to 1 enables WKUP from USB PHY1" end="8" id="phy1_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="" end="1" id="Reserved2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description="PHY0 Wakeup Enable. Write to 1 enables WKUP from USB PHY0" end="0" id="phy0_wuen" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="gmii_sel" description="" id="gmii_sel" offset="0x650" width="32">
    
  <bitfield begin="31" description="" end="8" id="Reserved1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="See &quot;Silicon Revision Functional Differences and Enhancements&quot; in the device manual for differences in operation based on AM335x silicon revision. " end="7" id="rmii2_io_clk_en" rwaccess="RW" width="1">
    <bitenum description="RMII Reference Clock Input mode. Enable RMII clock to be sourced from chip pin." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="RMII Reference Clock Output mode. Enable RMII clock to be sourced from PLL." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description="See &quot;Silicon Revision Functional Differences and Enhancements&quot; in the device manual for differences in operation based on AM335x silicon revision." end="6" id="rmii1_io_clk_en" rwaccess="RW" width="1">
    <bitenum description="RMII Reference Clock Input mode. Enable RMII clock to be sourced from chip pin" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="RMII Reference Clock Output mode. Enable RMII clock to be sourced from PLL" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="RGMII2 Internal Delay Mode See &quot;Silicon Revision Functional Differences and Enhancements&quot; in the device manual for differences in operation based on AM335x silicon revision." end="5" id="rgmii2_idmode" rwaccess="RW" width="1">
    <bitenum description="No Internal Delay" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="RGMII1 Internal Delay Mode See &quot;Silicon Revision Functional Differences and Enhancements&quot; in the device manual for differences in operation based on AM335x silicon revision." end="4" id="rgmii1_idmode" rwaccess="RW" width="1">
    <bitenum description="No Internal Delay" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="" end="2" id="gmii2_sel" rwaccess="RW" width="2">
    <bitenum description="Not Used" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Port2 RGMII Mode" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Port2 RMII Mode" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Port2 GMII/MII Mode" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="" end="0" id="gmii1_sel" rwaccess="RW" width="2">
    <bitenum description="Not Used" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Port1 RGMII Mode" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Port1 RMII Mode" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Port1 GMII/MII Mode" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="pwmss_ctrl" description="" id="pwmss_ctrl" offset="0x664" width="32">
    
  <bitfield begin="31" description="" end="3" id="Reserved1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Timebase clock enable for PWMSS2." end="2" id="pwmss2_tbclken" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Timebase clock enable for PWMSS1." end="1" id="pwmss1_tbclken" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Timebase clock enable for PWMSS0." end="0" id="pwmss0_tbclken" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="mreqprio_0" description="" id="mreqprio_0" offset="0x670" width="32">
    
  <bitfield begin="31" description="" end="31" id="Reserved1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="MReqPriority for SGX Initiator OCP Interface." end="28" id="sgx" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description="" end="27" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="MReqPriority for USB1 Initiator OCP Interface." end="24" id="usb1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="" end="23" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="MReqPriority for USB0 Initiator OCP Interface." end="20" id="usb0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description="" end="19" id="Reserved4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="MReqPriority for CPSW Initiator OCP Interface." end="16" id="cpsw" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="" end="15" id="Reserved5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="" end="12" id="Reserved6" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="11" description="" end="11" id="Reserved7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="MReqPriority for PRU-ICSS PRU0 Initiator OCP Interface." end="8" id="pru_icss_pru0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="7" id="Reserved8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="MReqPriority for MPU Initiator 1 OCP Interface." end="4" id="sab_init1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="" end="3" id="Reserved9" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="MReqPriority for MPU Initiator 0 OCP Interface." end="0" id="sab_init0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="mreqprio_1" description="" id="mreqprio_1" offset="0x674" width="32">
    
  <bitfield begin="31" description="" end="3" id="Reserved1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="MReqPriority for Expansion Initiator OCP Interface." end="0" id="exp" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="hw_event_sel_grp1" description="" id="hw_event_sel_grp1" offset="0x690" width="32">
    
  <bitfield begin="31" description="Select 4th trace event from group 1." end="24" id="event4" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Select 3rd trace event from group 1." end="16" id="event3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Select 2nd trace event from group 1." end="8" id="event2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Select 1st trace event from group 1." end="0" id="event1" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="hw_event_sel_grp2" description="" id="hw_event_sel_grp2" offset="0x694" width="32">
    
  <bitfield begin="31" description="Select 8th trace event from group 2." end="24" id="event8" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Select 7th trace event from group 2." end="16" id="event7" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Select 6th trace event from group 2." end="8" id="event6" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Select 5th trace event from group 2." end="0" id="event5" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="hw_event_sel_grp3" description="" id="hw_event_sel_grp3" offset="0x698" width="32">
    
  <bitfield begin="31" description="Select 12th trace event from group 3." end="24" id="event12" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Select 11th trace event from group 3." end="16" id="event11" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Select 10th trace event from group 3." end="8" id="event10" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Select 9th trace event from group 3." end="0" id="event9" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="hw_event_sel_grp4" description="" id="hw_event_sel_grp4" offset="0x69C" width="32">
    
  <bitfield begin="31" description="Select 16th trace event from group 4." end="24" id="event16" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Select 15th trace event from group 4." end="16" id="event15" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Select 14th trace event from group 4." end="8" id="event14" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Select 13th trace event from group 4." end="0" id="event13" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="smrt_ctrl" description="" id="smrt_ctrl" offset="0x6A0" width="32">
    
  <bitfield begin="31" description="" end="2" id="Reserved1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="sr1_sleep" rwaccess="RW" width="1">
    <bitenum description="Enable sensor (SRSLEEP on sensor driven to 0)." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable sensor (SRSLEEP on sensor driven to 1)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="" end="0" id="sr0_sleep" rwaccess="RW" width="1">
    <bitenum description="Enable sensor (SRSLEEP on sensor driven to 0)." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disable sensor (SRSLEEP on sensor driven to 1)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="mpuss_hw_debug_sel" description="" id="mpuss_hw_debug_sel" offset="0x6A4" width="32">
    
  <bitfield begin="31" description="" end="10" id="Reserved1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description="To save power input to MPUSS_HW_DBG_INFO is gated off to all zeros when HW_DBG_GATE_EN bit is low." end="9" id="hw_dbg_gate_en" rwaccess="RW" width="1">
    <bitenum description="Debug info not gated off" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Debug info gated off" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description="" end="8" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="" end="4" id="Reserved3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description="Selects which Group of signals are sent out to the MODENA_HW_DBG_INFO register. Please see MPU functional specification for more details. " end="0" id="hw_dbg_sel" rwaccess="RW" width="4">
    <bitenum description="Group 7" id="en_8_0x0111" token="en_8_0x0111" value="0x0111"></bitenum>
    <bitenum description="Group 6" id="en_7_0x0110" token="en_7_0x0110" value="0x0110"></bitenum>
    <bitenum description="Group 5" id="en_6_0x0101" token="en_6_0x0101" value="0x0101"></bitenum>
    <bitenum description="Group 4" id="en_5_0x0100" token="en_5_0x0100" value="0x0100"></bitenum>
    <bitenum description="Group 3" id="en_4_0x0011" token="en_4_0x0011" value="0x0011"></bitenum>
    <bitenum description="Group 2" id="en_3_0x0010" token="en_3_0x0010" value="0x0010"></bitenum>
    <bitenum description="Group 1" id="en_2_0x0001" token="en_2_0x0001" value="0x0001"></bitenum>
    <bitenum description="Group 0" id="en_1_0x0000" token="en_1_0x0000" value="0x0000"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="mpuss_hw_dbg_info" description="" id="mpuss_hw_dbg_info" offset="0x6A8" width="32">
    
  <bitfield begin="31" description="Hardware Debug Info from MPU." end="0" id="hw_dbg_info" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="vdd_mpu_opp_050" description="" id="vdd_mpu_opp_050" offset="0x770" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Ntarget value for MPU Voltage domain OPP50. Reset value is device-dependent." end="0" id="ntarget" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="vdd_mpu_opp_100" description="" id="vdd_mpu_opp_100" offset="0x774" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Ntarget value for MPU Voltage domain OPP100. Reset value is device-dependent." end="0" id="ntarget" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="vdd_mpu_opp_120" description="" id="vdd_mpu_opp_120" offset="0x778" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Ntarget value for MPU Voltage domain OPP120. Reset value is device-dependent." end="0" id="ntarget" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="vdd_mpu_opp_turbo" description="" id="vdd_mpu_opp_turbo" offset="0x77C" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Ntarget value for MPU Voltage domain OPPTURBO. Reset value is device-dependent." end="0" id="ntarget" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="vdd_core_opp_050" description="" id="vdd_core_opp_050" offset="0x7B8" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Ntarget value for CORE Voltage domain OPP50. Reset value is device-dependent." end="0" id="ntarget" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="vdd_core_opp_100" description="" id="vdd_core_opp_100" offset="0x7BC" width="32">
    
  <bitfield begin="31" description="" end="24" id="Reserved1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Ntarget value for CORE Voltage domain OPP100. Reset value is device-dependent." end="0" id="ntarget" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="bb_scale" description="" id="bb_scale" offset="0x7D0" width="32">
    
  <bitfield begin="31" description="" end="12" id="Reserved1" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description="Dynamic core voltage scaling for class 0." end="8" id="scale" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="7" description="" end="2" id="Reserved2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description="BBIAS value from Efuse." end="0" id="bbias" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="usb_vid_pid" description="" id="usb_vid_pid" offset="0x7F4" width="32">
    
  <bitfield begin="31" description="USB Vendor ID." end="16" id="usb_vid" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="USB Product ID." end="0" id="usb_pid" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="efuse_sma" description="This register describes the device's ARM maximum frequency capabilities and package type. Note that this register is only applicable in PG2.x. The contents of this register is not applicable in PG1.0 devices." id="efuse_sma" offset="0x7FC" width="32">
    
  <bitfield begin="31" description="" end="18" id="Reserved1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description="Designates the Package type of the device (PG2.x only). Reset is package-dependent. 00b = Undefined. 01b = ZCZ Package. 10b = ZCE Package. 11b = Reserved." end="16" id="package_type" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="15" description="" end="13" id="Reserved2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description="Designates the ARM MPU Maximum Frequency supported by the device (PG2.x only). Reset is device-dependent. There are also voltage requirements that accompany each frequency (OPPs). See the device specific data manual for this information and for information on device variants. 0x1FEF = 300 MHz ARM MPU Maximum (ZCZ Package only). 0x1FAF = 600 MHz ARM MPU Maximum (ZCZ Package only). 0x1F2F = 720 MHz ARM MPU Maximum (ZCZ Package only). 0x1E2F = 800 MHz ARM MPU Maximum (ZCZ Package only). 0x1C2F = 1 GHz ARM MPU Maximum (ZCZ Package only). 0x1FDF = 300 MHz ARM MPU Maximum (ZCE Package only). 0x1F9F = 600 MHz ARM MPU Maximum (ZCE Package only). All other values are reserved." end="0" id="arm_mpu_max_freq" rwaccess="R" width="13"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_ad_0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_0" offset="0x800" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_ad_1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_1" offset="0x804" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_2" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_2" offset="0x808" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_3" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_3" offset="0x80C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_4" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_4" offset="0x810" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_5" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_5" offset="0x814" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_6" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_6" offset="0x818" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_7" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_7" offset="0x81C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_8" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_8" offset="0x820" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_9" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_9" offset="0x824" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_10" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_10" offset="0x828" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_11" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_11" offset="0x82C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_12" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_12" offset="0x830" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_13" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_13" offset="0x834" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_14" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_14" offset="0x838" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_ad_15" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ad_15" offset="0x83C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent." end="6" id="conf_gpmc_adx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_adx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, value X Reset value is pad-dependent." end="4" id="conf_gpmc_adx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Reset value is pad-dependent." end="3" id="conf_gpmc_adx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_adx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_a" description="" id="conf_gpmc_a" offset="0x840" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent. " end="6" id="conf_gpmc_ax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_ax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, Value X Reset value is pad-dependent." end="4" id="conf_gpmc_ax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable, value X Reset value is pad-dependent." end="3" id="conf_gpmc_ax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_ax_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_wait0" description="" id="conf_gpmc_wait0" offset="0x870" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent. " end="6" id="conf_gpmc_wait0_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_wait0_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, Value X Reset value is pad-dependent." end="4" id="conf_gpmc_wait0_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable, value X Reset value is pad-dependent." end="3" id="conf_gpmc_wait0_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_wait0_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_wpn" description="" id="conf_gpmc_wpn" offset="0x874" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate , value X Reset value is pad-dependent. " end="6" id="conf_gpmc_wpn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_wpn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection, Value X Reset value is pad-dependent." end="4" id="conf_gpmc_wpn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable, value X Reset value is pad-dependent." end="3" id="conf_gpmc_wpn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select, value X Reset value is pad-dependent." end="0" id="conf_gpmc_wpn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_ben1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ben1" offset="0x878" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_ben1_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_ben1_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_ben1_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_ben1_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_ben1_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_csn_0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_csn_0" offset="0x87C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_csnx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_csnx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_csnx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_csnx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_csnx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_csn_1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_csn_1" offset="0x880" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_csnx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_csnx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_csnx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_csnx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_csnx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_csn_2" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_csn_2" offset="0x884" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_csnx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_csnx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_csnx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_csnx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_csnx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_csn_3" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_csn_3" offset="0x888" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_csnx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_csnx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_csnx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_csnx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_csnx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_gpmc_clk" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_clk" offset="0x88C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_clk_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_clk_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_clk_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_clk_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_clk_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_advn_ale" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_advn_ale" offset="0x890" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_advn_ale_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_advn_ale_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_advn_ale_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_advn_ale_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_advn_ale_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_oen_ren" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_oen_ren" offset="0x894" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_oen_ren_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_oen_ren_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_oen_ren_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_oen_ren_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_oen_ren_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_wen" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_wen" offset="0x898" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_wen_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_wen_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_wen_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_wen_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_wen_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_gpmc_ben0_cle" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_gpmc_ben0_cle" offset="0x89C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_gpmc_ben0_cle_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_gpmc_ben0_cle_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_gpmc_ben0_cle_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_gpmc_ben0_cle_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_gpmc_ben0_cle_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_lcd_data_0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_0" offset="0x8A0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_lcd_data_1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_1" offset="0x8A4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_2" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_2" offset="0x8A8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_3" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_3" offset="0x8AC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_4" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_4" offset="0x8B0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_5" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_5" offset="0x8B4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_6" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_6" offset="0x8B8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_7" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_7" offset="0x8BC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_8" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_8" offset="0x8C0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_9" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_9" offset="0x8C4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_10" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_10" offset="0x8C8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_11" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_11" offset="0x8CC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_12" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_12" offset="0x8D0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_13" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_13" offset="0x8D4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_14" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_14" offset="0x8D8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_data_15" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_data_15" offset="0x8DC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_datax_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_datax_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_datax_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_datax_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_datax_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_lcd_vsync" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_vsync" offset="0x8E0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_vsync_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_vsync_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_vsync_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_vsync_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_vsync_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_lcd_hsync" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_hsync" offset="0x8E4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_hsync_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_hsync_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_hsync_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_hsync_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_hsync_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_lcd_pclk" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_pclk" offset="0x8E8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_pclk_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_pclk_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_pclk_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_pclk_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_pclk_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_lcd_ac_bias_en" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_lcd_ac_bias_en" offset="0x8EC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_lcd_ac_bias_en_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_lcd_ac_bias_en_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_lcd_ac_bias_en_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_lcd_ac_bias_en_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_lcd_ac_bias_en_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mmc0_dat_0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mmc0_dat_0" offset="0x8FC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mmc0_datx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mmc0_datx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mmc0_datx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mmc0_datx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mmc0_datx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mmc0_dat_1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mmc0_dat_1" offset="0x8F8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mmc0_datx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mmc0_datx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mmc0_datx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mmc0_datx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mmc0_datx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_mmc0_dat_2" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mmc0_dat_2" offset="0x8F4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mmc0_datx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mmc0_datx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mmc0_datx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mmc0_datx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mmc0_datx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_mmc0_dat_3" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mmc0_dat_3" offset="0x8F0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mmc0_datx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mmc0_datx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mmc0_datx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mmc0_datx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mmc0_datx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_mmc0_clk" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mmc0_clk" offset="0x900" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mmc0_clk_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mmc0_clk_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mmc0_clk_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mmc0_clk_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mmc0_clk_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mmc0_cmd" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mmc0_cmd" offset="0x904" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mmc0_cmd_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mmc0_cmd_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mmc0_cmd_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mmc0_cmd_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mmc0_cmd_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_col" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_col" offset="0x908" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_col_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_col_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_col_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_col_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_col_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_crs" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_crs" offset="0x90C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent. Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_crs_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD Input enable value for the PAD" end="5" id="conf_mii1_crs_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent. Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_crs_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent. Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_crs_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent. Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_crs_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_rx_er" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_rx_er" offset="0x910" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_rx_er_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_rx_er_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_rx_er_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_rx_er_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_rx_er_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_tx_en" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_tx_en" offset="0x914" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_tx_en_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_tx_en_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_tx_en_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_tx_en_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_tx_en_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_rx_dv" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_rx_dv" offset="0x918" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_rx_dv_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_rx_dv_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_rx_dv_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_rx_dv_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_rx_dv_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_txd_0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_txd_0" offset="0x928" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_txdx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_txdx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_txdx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_txdx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_txdx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_txd_1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_txd_1" offset="0x924" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_txdx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_txdx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_txdx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_txdx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_txdx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_mii1_txd_2" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_txd_2" offset="0x920" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_txdx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_txdx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_txdx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_txdx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_txdx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_mii1_txd_3" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_txd_3" offset="0x91C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"/>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"/>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_txdx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_txdx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_txdx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_txdx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_txdx_mmode" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="conf_mii1_tx_clk" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_tx_clk" offset="0x92C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_tx_clk_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_tx_clk_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_tx_clk_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_tx_clk_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_tx_clk_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_rx_clk" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_rx_clk" offset="0x930" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_rx_clk_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_rx_clk_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_rx_clk_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_rx_clk_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_rx_clk_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_rxd0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_rxd0" offset="0x940" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_rxd3_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_rxd3_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_rxd3_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_rxd3_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_rxd3_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_rxd1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_rxd1" offset="0x93C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_rxd2_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_rxd2_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_rxd2_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_rxd2_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_rxd2_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_rxd2" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_rxd2" offset="0x938" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_rxd1_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_rxd1_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_rxd1_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_rxd1_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_rxd1_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mii1_rxd3" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mii1_rxd3" offset="0x934" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mii1_rxd0_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mii1_rxd0_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mii1_rxd0_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mii1_rxd0_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mii1_rxd0_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_rmii1_ref_clk" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_rmii1_ref_clk" offset="0x944" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_rmii1_ref_clk_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_rmii1_ref_clk_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_rmii1_ref_clk_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_rmii1_ref_clk_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_rmii1_ref_clk_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mdio" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mdio" offset="0x948" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mdio_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mdio_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mdio_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mdio_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mdio_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mdc" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mdc" offset="0x94C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mdc_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mdc_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mdc_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mdc_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mdc_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_spi0_sclk" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_spi0_sclk" offset="0x950" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_spi0_sclk_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_spi0_sclk_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_spi0_sclk_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_spi0_sclk_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_spi0_sclk_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_spi0_d0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_spi0_d0" offset="0x954" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_spi0_d0_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_spi0_d0_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_spi0_d0_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_spi0_d0_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_spi0_d0_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_spi0_d1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_spi0_d1" offset="0x958" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_spi0_d1_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_spi0_d1_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_spi0_d1_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_spi0_d1_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_spi0_d1_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_spi0_cs0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_spi0_cs0" offset="0x95C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_spi0_cs0_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_spi0_cs0_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_spi0_cs0_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_spi0_cs0_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_spi0_cs0_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_spi0_cs1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_spi0_cs1" offset="0x960" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_spi0_cs1_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_spi0_cs1_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_spi0_cs1_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_spi0_cs1_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_spi0_cs1_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_ecap0_in_pwm0_out" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_ecap0_in_pwm0_out" offset="0x964" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_ecap0_in_pwm0_out_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_ecap0_in_pwm0_out_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_ecap0_in_pwm0_out_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_ecap0_in_pwm0_out_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_ecap0_in_pwm0_out_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart0_ctsn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart0_ctsn" offset="0x968" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart0_ctsn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart0_ctsn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart0_ctsn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart0_ctsn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart0_ctsn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart0_rtsn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart0_rtsn" offset="0x96C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart0_rtsn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart0_rtsn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart0_rtsn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart0_rtsn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart0_rtsn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart0_rxd" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart0_rxd" offset="0x970" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart0_rxd_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart0_rxd_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart0_rxd_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart0_rxd_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart0_rxd_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart0_txd" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart0_txd" offset="0x974" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart0_txd_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart0_txd_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart0_txd_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart0_txd_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart0_txd_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart1_ctsn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart1_ctsn" offset="0x978" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart1_ctsn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart1_ctsn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart1_ctsn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart1_ctsn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart1_ctsn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart1_rtsn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart1_rtsn" offset="0x97C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart1_rtsn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart1_rtsn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart1_rtsn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart1_rtsn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart1_rtsn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart1_rxd" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart1_rxd" offset="0x980" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart1_rxd_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart1_rxd_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart1_rxd_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart1_rxd_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart1_rxd_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_uart1_txd" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_uart1_txd" offset="0x984" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_uart1_txd_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_uart1_txd_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_uart1_txd_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_uart1_txd_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_uart1_txd_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_i2c0_sda" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_i2c0_sda" offset="0x988" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_i2c0_sda_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_i2c0_sda_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_i2c0_sda_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_i2c0_sda_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_i2c0_sda_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_i2c0_scl" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_i2c0_scl" offset="0x98C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_i2c0_scl_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_i2c0_scl_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_i2c0_scl_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_i2c0_scl_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_i2c0_scl_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_aclkx" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_aclkx" offset="0x990" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_aclkx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_aclkx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_aclkx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_aclkx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_aclkx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_fsx" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_fsx" offset="0x994" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_fsx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_fsx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_fsx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_fsx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_fsx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_axr0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_axr0" offset="0x998" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_axr0_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_axr0_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_axr0_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_axr0_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_axr0_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_ahclkr" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_ahclkr" offset="0x99C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_ahclkx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_ahclkx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_ahclkx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_ahclkx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_ahclkx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_aclkr" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_aclkr" offset="0x9A0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_aclkr_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_aclkr_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_aclkr_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_aclkr_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_aclkr_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_fsr" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_fsr" offset="0x9A4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_fsr_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_fsr_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_fsr_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_fsr_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_fsr_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_axr1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_axr1" offset="0x9A8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_axr1_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_axr1_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_axr1_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_axr1_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_axr1_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_mcasp0_ahclkx" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_mcasp0_ahclkx" offset="0x9AC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_mcasp0_ahclkx_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_mcasp0_ahclkx_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_mcasp0_ahclkx_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_mcasp0_ahclkx_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_mcasp0_ahclkx_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_xdma_event_intr0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_xdma_event_intr0" offset="0x9B0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_xdma_event_intr0_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_xdma_event_intr0_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_xdma_event_intr0_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_xdma_event_intr0_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_xdma_event_intr0_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_xdma_event_intr1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_xdma_event_intr1" offset="0x9B4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_xdma_event_intr1_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_xdma_event_intr1_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_xdma_event_intr1_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_xdma_event_intr1_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_xdma_event_intr1_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_warmrstn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_warmrstn" offset="0x9B8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_warmrstn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_warmrstn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_warmrstn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_warmrstn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_warmrstn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_nnmi" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_nnmi" offset="0x9C0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_nnmi_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_nnmi_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_nnmi_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_nnmi_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_nnmi_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_tms" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_tms" offset="0x9D0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_tms_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_tms_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_tms_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_tms_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_tms_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_tdi" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_tdi" offset="0x9D4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_tdi_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_tdi_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_tdi_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_tdi_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_tdi_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_tdo" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_tdo" offset="0x9D8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_tdo_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_tdo_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_tdo_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_tdo_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_tdo_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_tck" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_tck" offset="0x9DC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_tck_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_tck_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_tck_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_tck_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_tck_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_trstn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_trstn" offset="0x9E0" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_trstn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_trstn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_trstn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_trstn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_trstn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_emu0" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_emu0" offset="0x9E4" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_emu0_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_emu0_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_emu0_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_emu0_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_emu0_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_emu1" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_emu1" offset="0x9E8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_emu1_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_emu1_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_emu1_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_emu1_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_emu1_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_rtc_pwronrstn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_rtc_pwronrstn" offset="0x9F8" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_rtc_pwronrstn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_rtc_pwronrstn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_rtc_pwronrstn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_rtc_pwronrstn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_rtc_pwronrstn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_pmic_power_en" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_pmic_power_en" offset="0x9FC" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_pmic_power_en_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_pmic_power_en_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_pmic_power_en_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_pmic_power_en_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_pmic_power_en_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_ext_wakeup" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_ext_wakeup" offset="0xA00" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_ext_wakeup_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_ext_wakeup_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_ext_wakeup_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_ext_wakeup_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_ext_wakeup_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_rtc_kaldo_enn" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_rtc_kaldo_enn" offset="0xA04" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_rtc_kaldo_enn_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_rtc_kaldo_enn_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_rtc_kaldo_enn_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_rtc_kaldo_enn_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_rtc_kaldo_enn_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_usb0_drvvbus" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_usb0_drvvbus" offset="0xA1C" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_usb0_drvvbus_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_usb0_drvvbus_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_usb0_drvvbus_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_usb0_drvvbus_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_usb0_drvvbus_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="conf_usb1_drvvbus" description="See the device datasheet for information on default pin mux configurations. Note that the device ROM may change the default pin mux for certain pins based on the SYSBOOT mode settings." id="conf_usb1_drvvbus" offset="0xA34" width="32">
    
  <bitfield begin="31" description="" end="20" id="Reserved1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="" end="7" id="Reserved2" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="6" description="Select between faster or slower slew rate Reset value is pad-dependent." end="6" id="conf_usb1_drvvbus_slewctrl" rwaccess="RW" width="1">
    <bitenum description="Slow" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Fast" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="Input enable value for the PAD" end="5" id="conf_usb1_drvvbus_rxactive" rwaccess="RW" width="1">
    <bitenum description="Receiver enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Receiver disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="Pad pullup/pulldown type selection Reset value is pad-dependent." end="4" id="conf_usb1_drvvbus_putypesel" rwaccess="RW" width="1">
    <bitenum description="Pullup selected" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pulldown selected" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Pad pullup/pulldown enable Reset value is pad-dependent." end="3" id="conf_usb1_drvvbus_puden" rwaccess="RW" width="1">
    <bitenum description="Pullup/pulldown disabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Pullup/pulldown enabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Pad functional signal mux select. Reset value is pad-dependent." end="0" id="conf_usb1_drvvbus_mmode" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="cqdetect_status" description="" id="cqdetect_status" offset="0xE00" width="32">
    
  <bitfield begin="31" description="" end="22" id="Reserved1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description="" end="21" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="" end="20" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="19" description="" end="19" id="Reserved4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="" end="18" id="Reserved5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="" end="17" id="Reserved6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="" end="16" id="Reserved7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved8" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="CQDetect Mode Error Status" end="13" id="cqerr_general" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="CQDetect Mode Error Status" end="12" id="cqerr_gemac_b" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="CQDetect Mode Error Status" end="11" id="cqerr_gemac_a" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="CQDetect Mode Error Status" end="10" id="cqerr_mmcsd_b" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="CQDetect Mode Error Status" end="9" id="cqerr_mmcsd_a" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="CQDetect Mode Error Status" end="8" id="cqerr_gpmc" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved9" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="5" id="cqstat_general" rwaccess="R" width="1">
    <bitenum description="IOs are 3.3V mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IOs are 1.8V mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="" end="4" id="cqstat_gemac_b" rwaccess="R" width="1">
    <bitenum description="IOs are 3.3V mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IOs are 1.8V mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="" end="3" id="cqstat_gemac_a" rwaccess="R" width="1">
    <bitenum description="IOs are 3.3V mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IOs are 1.8V mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="" end="2" id="cqstat_mmcsd_b" rwaccess="R" width="1">
    <bitenum description="IOs are 3.3V mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IOs are 1.8V mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description="" end="1" id="cqstat_mmcsd_a" rwaccess="R" width="1">
    <bitenum description="IOs are 3.3V mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IOs are 1.8V mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="" end="0" id="cqstat_gpmc" rwaccess="R" width="1">
    <bitenum description="IOs are 3.3V mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IOs are 1.8V mode" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="ddr_io_ctrl" description="" id="ddr_io_ctrl" offset="0xE04" width="32">
    
  <bitfield begin="31" description="DDR3 reset default value" end="31" id="ddr3_rst_def_val" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Disables the slow clock to WUCLKIN and ISOCLKIN of DDR emif SS and IOs (required for proper initialization, after which clock could be shut off). " end="30" id="ddr_wuclk_disable" rwaccess="RW" width="1">
    <bitenum description="clock is synchronously gated" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="free running SLOW (32k) clock" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="29" description="" end="29" id="Reserved1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="" end="28" id="mddr_sel" rwaccess="RW" width="1">
    <bitenum description="IOs set for mDDR (CMOS mode)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="IOs set for DDR2/DDR3 (STL mode)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description="" end="0" id="Reserved2" rwaccess="RW" width="28"></bitfield>
  </register>
  
  
  <register acronym="vtp_ctrl" description="" id="vtp_ctrl" offset="0xE0C" width="32">
    
  <bitfield begin="31" description="" end="23" id="Reserved1" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description="Default/reset values of 'P' for the VTP controller. See &quot;Silicon Revision Functional Differences and Enhancements&quot; in the device manual for differences in operation based on AM335x silicon revision." end="16" id="pcin" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="15" description="" end="15" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Default/reset values of 'N' for the VTP controller. See &quot;Silicon Revision Functional Differences and Enhancements&quot; in the device manual for differences in operation based on AM335x silicon revision." end="8" id="ncin" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="7" description="" end="7" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="" end="6" id="enable" rwaccess="RW" width="1">
    <bitenum description="Dynamic VTP compensation mode" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VTP macro in bypass mode. P and N are driven from PCIN and NCIN." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description="" end="5" id="ready" rwaccess="R" width="1">
    <bitenum description="Training sequence is complete" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Training sequence is not complete" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description="" end="4" id="lock" rwaccess="RW" width="1">
    <bitenum description="freeze dynamic update, pwrdn controller" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Normal operation dynamic update" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description="Digital filter bits to prevent the controller from making excessive number of changes." end="1" id="filter" rwaccess="RW" width="3">
    <bitenum description="Update on eight consecutive update requests" id="en_8_0x111" token="en_8_0x111" value="0x111"></bitenum>
    <bitenum description="Update on seven consecutive update requests" id="en_7_0x110" token="en_7_0x110" value="0x110"></bitenum>
    <bitenum description="Update on six consecutive update requests" id="en_6_0x101" token="en_6_0x101" value="0x101"></bitenum>
    <bitenum description="Update on five consecutive update requests" id="en_5_0x100" token="en_5_0x100" value="0x100"></bitenum>
    <bitenum description="Update on four consecutive update requests" id="en_4_0x011" token="en_4_0x011" value="0x011"></bitenum>
    <bitenum description="Update on three consecutive update requests" id="en_3_0x010" token="en_3_0x010" value="0x010"></bitenum>
    <bitenum description="Update on two consecutive update requests" id="en_2_0x001" token="en_2_0x001" value="0x001"></bitenum>
    <bitenum description="Filter off" id="en_1_0x000" token="en_1_0x000" value="0x000"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="clears flops, start count again, after low going pulse" end="0" id="clrz" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="vref_ctrl" description="" id="vref_ctrl" offset="0xE14" width="32">
    
  <bitfield begin="31" description="" end="5" id="Reserved1" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description="Select for coupling cap for DDR" end="3" id="ddr_vref_ccap" rwaccess="RW" width="2">
    <bitenum description="Capacitor between BIAS2 and VSS and Capacitor between BIAS2 and VDDS" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Capacitor between BIAS2 and VDDS" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Capacitor between BIAS2 and VSS" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="No capacitor connected" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description="Select for int ref for DDR" end="1" id="ddr_vref_tap" rwaccess="RW" width="2">
    <bitenum description="Pad/Bias2 connected to internal reference VDDS/2 for 8uA current load" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Pad/Bias2 connected to internal reference VDDS/2 for 6uA current load" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Pad/Bias2 connected to internal reference VDDS/2 for 4uA current load" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pad/Bias2 connected to internal reference VDDS/2 for 2uA current load" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="Active high internal reference enable for DDR" end="0" id="ddr_vref_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_0_3" description="" id="tpcc_evt_mux_0_3" offset="0xF90" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 3." end="24" id="evt_mux_3" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 2." end="16" id="evt_mux_2" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 1." end="8" id="evt_mux_1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 0." end="0" id="evt_mux_0" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_4_7" description="" id="tpcc_evt_mux_4_7" offset="0xF94" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 7." end="24" id="evt_mux_7" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 6." end="16" id="evt_mux_6" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 5." end="8" id="evt_mux_5" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 4." end="0" id="evt_mux_4" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_8_11" description="" id="tpcc_evt_mux_8_11" offset="0xF98" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 11." end="24" id="evt_mux_11" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 10." end="16" id="evt_mux_10" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 9." end="8" id="evt_mux_9" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 8." end="0" id="evt_mux_8" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_12_15" description="" id="tpcc_evt_mux_12_15" offset="0xF9C" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 15." end="24" id="evt_mux_15" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 14." end="16" id="evt_mux_14" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 13." end="8" id="evt_mux_13" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 12." end="0" id="evt_mux_12" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_16_19" description="" id="tpcc_evt_mux_16_19" offset="0xFA0" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 19." end="24" id="evt_mux_19" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 18." end="16" id="evt_mux_18" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 17." end="8" id="evt_mux_17" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 16." end="0" id="evt_mux_16" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_20_23" description="" id="tpcc_evt_mux_20_23" offset="0xFA4" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 23." end="24" id="evt_mux_23" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 22." end="16" id="evt_mux_22" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 21." end="8" id="evt_mux_21" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 20." end="0" id="evt_mux_20" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_24_27" description="" id="tpcc_evt_mux_24_27" offset="0xFA8" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 27." end="24" id="evt_mux_27" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 26." end="16" id="evt_mux_26" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 25." end="8" id="evt_mux_25" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 24." end="0" id="evt_mux_24" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_28_31" description="" id="tpcc_evt_mux_28_31" offset="0xFAC" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 31." end="24" id="evt_mux_31" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 30." end="16" id="evt_mux_30" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 29." end="8" id="evt_mux_29" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 28." end="0" id="evt_mux_28" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_32_35" description="" id="tpcc_evt_mux_32_35" offset="0xFB0" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 35." end="24" id="evt_mux_35" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 34." end="16" id="evt_mux_34" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 33." end="8" id="evt_mux_33" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 32." end="0" id="evt_mux_32" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_36_39" description="" id="tpcc_evt_mux_36_39" offset="0xFB4" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 39." end="24" id="evt_mux_39" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 38." end="16" id="evt_mux_38" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 37." end="8" id="evt_mux_37" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 36." end="0" id="evt_mux_36" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_40_43" description="" id="tpcc_evt_mux_40_43" offset="0xFB8" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 43." end="24" id="evt_mux_43" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 42." end="16" id="evt_mux_42" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 41." end="8" id="evt_mux_41" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 40." end="0" id="evt_mux_40" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_44_47" description="" id="tpcc_evt_mux_44_47" offset="0xFBC" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 47." end="24" id="evt_mux_47" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 46." end="16" id="evt_mux_46" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 45." end="8" id="evt_mux_45" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 44." end="0" id="evt_mux_44" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_48_51" description="" id="tpcc_evt_mux_48_51" offset="0xFC0" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 51." end="24" id="evt_mux_51" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 50." end="16" id="evt_mux_50" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 49." end="8" id="evt_mux_49" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 48." end="0" id="evt_mux_48" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_52_55" description="" id="tpcc_evt_mux_52_55" offset="0xFC4" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 55." end="24" id="evt_mux_55" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 54." end="16" id="evt_mux_54" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 53." end="8" id="evt_mux_53" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 52." end="0" id="evt_mux_52" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_56_59" description="" id="tpcc_evt_mux_56_59" offset="0xFC8" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 59." end="24" id="evt_mux_59" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 58." end="16" id="evt_mux_58" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 57." end="8" id="evt_mux_57" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 56." end="0" id="evt_mux_56" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="tpcc_evt_mux_60_63" description="" id="tpcc_evt_mux_60_63" offset="0xFCC" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Selects 1 of 64 inputs for DMA event 63." end="24" id="evt_mux_63" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="" end="22" id="Reserved2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Selects 1 of 64 inputs for DMA event 62." end="16" id="evt_mux_62" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="" end="14" id="Reserved3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Selects 1 of 64 inputs for DMA event 61." end="8" id="evt_mux_61" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="Reserved4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Selects 1 of 64 inputs for DMA event 60." end="0" id="evt_mux_60" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="timer_evt_capt" description="" id="timer_evt_capt" offset="0xFD0" width="32">
    
  <bitfield begin="31" description="" end="21" id="Reserved1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="20" description="Timer 7 event capture mux." end="16" id="timer7_evtcapt" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="" end="13" id="Reserved2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description="Timer 6 event capture mux." end="8" id="timer6_evtcapt" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="7" description="" end="5" id="Reserved3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description="Timer 5 event capture mux." end="0" id="timer5_evtcapt" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="ecap_evt_capt" description="" id="ecap_evt_capt" offset="0xFD4" width="32">
    
  <bitfield begin="31" description="" end="21" id="Reserved1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="20" description="ECAP2 event capture mux." end="16" id="ecap2_evtcapt" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="" end="13" id="Reserved2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description="ECAP1 event capture mux." end="8" id="ecap1_evtcapt" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="7" description="" end="5" id="Reserved3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description="ECAP0 event capture mux." end="0" id="ecap0_evtcapt" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="adc_evt_capt" description="" id="adc_evt_capt" offset="0xFD8" width="32">
    
  <bitfield begin="31" description="" end="4" id="Reserved1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="ECAP0 event capture mux." end="0" id="adc_evtcapt" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="reset_iso" description="" id="reset_iso" offset="0x1000" width="32">
    
  <bitfield begin="31" description="" end="1" id="Reserved1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="iso_control" rwaccess="RW" width="1">
    <bitenum description="Ethernet Switch is isolated." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Ethernet Switch is not isolated." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="dpll_pwr_sw_ctrl" description="The DPLL_PWR_SW_CTRL register, in conjunction with the DPLL_PWR_SW_STATUS register, can be used to power off the digital power domain of the 3 DPLLS DDR, DISP, PER to save leakage power in deep-sleep power modes. This register gives control over the power switch signals of the individual DPLLS. A specific sequence has to be followed while programming the RET, PONIN, PGOODIN, ISO and RESET signals to put the PLLs in to low power mode and bring it out of low power mode. In normal operating mode, the PRCM controls the RESET of the DPLLS. The RET, PONIN, PGOODIN and ISO are tied off. An over-ride bit is provided in this register SW_CTRL_*_RESET, which when set allows S/W to control the RESET, RET, PONIN, PGOODIN and ISO of the DPLLs to enable entry/exit into DPLL low power modes. " id="dpll_pwr_sw_ctrl" offset="0x1318" width="32">
    
  <bitfield begin="31" description="Enable software control over DDR DPLL RET, RESET, ISO, PGOODIN, PONIN for power savings." end="31" id="sw_ctrl_ddr_pll" rwaccess="RW" width="1">
    <bitenum description="Controlled by corresponding bits in this register." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PRCM controls the DPLL reset, RET = 0, ISO = 0, PGOODIN = 1, PONIN = 1." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="30" description="" end="30" id="Reserved1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Drives ISOSCAN of DDR PLL." end="29" id="isoscan_ddr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Drives RET signal of DDR PLL." end="28" id="ret_ddr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Drives RESET of DDR DPLL." end="27" id="reset_ddr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Drives ISO of DDR DPLL." end="26" id="iso_ddr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Drives PGOODIN of DDR DPLL." end="25" id="pgoodin_ddr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Drives PONIN of DDR DPLL." end="24" id="ponin_ddr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Enable software control over DISP DPLL RET, RESET, ISO, PGOODIN, PONIN for power savings." end="23" id="sw_ctrl_disp_pll" rwaccess="RW" width="1">
    <bitenum description="Controlled by corresponding bits in this register." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PRCM controls the DPLL reset, RET = 0, ISO = 0, PGOODIN = 1, PONIN = 1." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description="" end="22" id="Reserved2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description="Drives ISOSCAN of DISP PLL." end="21" id="isoscan_disp" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Drives RET of DISP DPLL." end="20" id="ret_disp" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Drives RESET of DISP DPLL." end="19" id="reset_disp" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Drives ISO of DISP DPLL." end="18" id="iso_disp" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Drives PGOODIN of DISP DPLL." end="17" id="pgoodin_disp" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Drives PONIN of DISP DPLL." end="16" id="ponin_disp" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Enable software control over PER DPLL RET, RESET, ISO, PGOODIN, PONIN for power savings." end="15" id="sw_ctrl_per_dpll" rwaccess="RW" width="1">
    <bitenum description="Controlled by corresponding bits in this register." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PRCM controls the DPLL reset, RET = 0, ISO = 0, PGOODIN = 1, PONIN = 1." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description="" end="14" id="Reserved3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="Drives ISOSCAN of PER PLL." end="13" id="isoscan_per" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Drives RET of PER DPLL." end="12" id="ret_per" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Drives RESET signal of PER DPLL." end="11" id="reset_per" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Drives ISO signal of PER DPLL." end="10" id="iso_per" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Drives PGOODIN signal of PER DPLL." end="9" id="pgoodin_per" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Drives PONIN signal of PER DPLL." end="8" id="ponin_per" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="" end="0" id="Reserved4" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="ddr_cke_ctrl" description="" id="ddr_cke_ctrl" offset="0x131C" width="32">
    
  <bitfield begin="31" description="" end="1" id="Reserved1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="CKE from EMIF/DDRPHY is ANDed with this bit." end="0" id="ddr_cke_ctrl" rwaccess="RW" width="1">
    <bitenum description="Normal operation. CKE is now controlled by EMIF/DDR PHY." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="CKE to memories gated off to zero. External DRAM memories will not able to register DDR commands from device" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="sma2" description="The VSLDO_CORE_AUTO_RAMP_EN bit when set, allows the VSLDO to be put into retention during deep-sleep thereby enabling lower power consumption. Since the VSLDO is shared b/w WKUP M3 memories and CORE memories, the VSLDO has to be brought out of retention on any wakeup event. The hardware scheme mentioned below achieves this purpose." id="sma2" offset="0x1320" width="32">
    
  <bitfield begin="31" description="" end="2" id="Reserved1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="vsldo_core_auto_ramp_en" rwaccess="RW" width="1">
    <bitenum description="Allows hardware to bring VSLDO out of retention on wakeup from deep-sleep." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="PRCM controls VSLDO." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description="" end="0" id="rmii2_crs_dv_mode_sel" rwaccess="RW" width="1">
    <bitenum description="Select RMII2_CRS_DV on GPMC_A9 pin in MODE3." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Select MMC2_DAT7 on GPMC_A9 pin in MODE3." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="m3_txev_eoi" description="" id="m3_txev_eoi" offset="0x1324" width="32">
    
  <bitfield begin="31" description="" end="1" id="Reserved1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="TXEV (Event) from M3 processor is a pulse signal connected as intertupt to MPU IRQ(78) Since MPU expects level signals. The TXEV pulse from M3 is converted to a level in glue logic. The logic works as follows: On a 0-1 transition on TXEV, the IRQ[78] is set. For clearing the interrupt, S/W must do the following: S/W must clear the IRQ[78] by writing a 1 to M3_TXEV_EOI bit in this registe This bit is sticky and for re-arming the IRQ[78], S/W must write a 0 to this field in the ISR" end="0" id="m3_txev_eoi" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg0" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg0" offset="0x1328" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg1" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg1" offset="0x132C" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg2" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg2" offset="0x1330" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg3" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg3" offset="0x1334" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg4" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg4" offset="0x1338" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg5" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg5" offset="0x133C" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg6" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg6" offset="0x1340" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ipc_msg_reg7" description="This register is typically used for messaging between Cortex A8 and CortexM3 (WKUP). See the section &quot;Functional Sequencing for Power Management with Cortex M3&quot; in the device manual for specific information on how the IPC_MSG_REG registers are used to communicate with the Cortex-M3 firmware." id="ipc_msg_reg7" offset="0x1344" width="32">
    
  <bitfield begin="31" description="Inter Processor Messaging Register" end="0" id="ipc_msg_reg7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ddr_cmd0_ioctrl" description="" id="ddr_cmd0_ioctrl" offset="0x1404" width="32">
    
  <bitfield begin="31" description="There are 2 bits per IO: io_config_gp_wd1 and io_config_gp_wd0. For example: macro pin 0: WD1 is bit 21, WD0 is bit 10. macro pin 1: WD1 is bit 22, WD0 is bit 11. ... macro pin 10: WD1 is bit 31, WD0 is bit 20. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="21" id="io_config_gp_wd1" rwaccess="RW" width="11">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description="There are 2 bits per IO: io_config_gp_wd1 and io_config_gp_wd0. For example: macro pin 0: WD1 is bit 21, WD0 is bit 10. macro pin 1: WD1 is bit 22, WD0 is bit 11. ... macro pin 10: WD1 is bit 31, WD0 is bit 20. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="10" id="io_config_gp_wd0" rwaccess="RW" width="11">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description="2 bit to program clock IO Pads (DDR_CK/DDR_CKN) output slew rate. These connect as SR1, SR0 to the corresponding DDR IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="8" id="io_config_sr_clk" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="7" description="3-bit configuration input to program clock IO pads (DDR_CK/DDR_CKN) output impedance. These connect as I2, I1, I0 to the corresponding DDR IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="5" id="io_config_i_clk" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="2 bit to program addr/cmd IO Pads output slew rate. These connect as SR1, SR0 to the corresponding DDR IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="3" id="io_config_sr" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="3-bit configuration input to program addr/cmd IO output impedance. These connect as I2, I1, I0 to the corresponding DDR IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits." end="0" id="io_config_i" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="ddr_cmd1_ioctrl" description="" id="ddr_cmd1_ioctrl" offset="0x1408" width="32">
    
  <bitfield begin="31" description="There are 2 bits per IO: io_config_gp_wd1 and io_config_gp_wd0. For example: macro pin 0: WD1 is bit 21, WD0 is bit 10. macro pin 1: WD1 is bit 22, WD0 is bit 11. ... macro pin 10: WD1 is bit 31, WD0 is bit 20. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="21" id="io_config_gp_wd1" rwaccess="RW" width="11">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description="There are 2 bits per IO: io_config_gp_wd1 and io_config_gp_wd0. For example: macro pin 0: WD1 is bit 21, WD0 is bit 10. macro pin 1: WD1 is bit 22, WD0 is bit 11. ... macro pin 10: WD1 is bit 31, WD0 is bit 20. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="10" id="io_config_gp_wd0" rwaccess="RW" width="11">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description="2 bit to program clock IO Pads (DDR_CK/DDR_CKN) output slew rate. These connect as SR1, SR0 to the corresponding DDR IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="8" id="io_config_sr_clk" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="3-bit configuration input to program clock IO pads (DDR_CK/DDR_CKN) output impedance. These connect as I2, I1, I0 to the corresponding DDR IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits." end="5" id="io_config_i_clk" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="2 bit to program addr/cmd IO Pads output slew rate. These connect as SR1, SR0 to the corresponding DDR IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="3" id="io_config_sr" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="3-bit configuration input to program addr/cmd IO output impedance. These connect as I2, I1, I0 to the corresponding DDR IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits." end="0" id="io_config_i" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="ddr_cmd2_ioctrl" description="" id="ddr_cmd2_ioctrl" offset="0x140C" width="32">
    
  <bitfield begin="31" description="There are 2 bits per IO: io_config_gp_wd1 and io_config_gp_wd0. For example: macro pin 0: WD1 is bit 21, WD0 is bit 10. macro pin 1: WD1 is bit 22, WD0 is bit 11. ... macro pin 10: WD1 is bit 31, WD0 is bit 20. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="21" id="io_config_gp_wd1" rwaccess="RW" width="11">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description="There are 2 bits per IO: io_config_gp_wd1 and io_config_gp_wd0. For example: macro pin 0: WD1 is bit 21, WD0 is bit 10. macro pin 1: WD1 is bit 22, WD0 is bit 11. ... macro pin 10: WD1 is bit 31, WD0 is bit 20. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="10" id="io_config_gp_wd0" rwaccess="RW" width="11">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description="2 bit to program clock IO Pads (DDR_CK/DDR_CKN) output slew rate. These connect as SR1, SR0 to the corresponding DDR IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="8" id="io_config_sr_clk" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="3-bit configuration input to program clock IO pads (DDR_CK/DDR_CKN) output impedance. These connect as I2, I1, I0 to the corresponding DDR IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="5" id="io_config_i_clk" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="2 bit to program addr/cmd IO Pads output slew rate. These connect as SR1, SR0 to the corresponding DDR IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="3" id="io_config_sr" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="3-bit configuration input to program addr/cmd IO output impedance. These connect as I2, I1, I0 to the corresponding DDR IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="0" id="io_config_i" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="ddr_data0_ioctrl" description="" id="ddr_data0_ioctrl" offset="0x1440" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Input that selects pullup or pulldown for DDR_DQS0 and DDR_DQSn0. Used with io_config_wd0_dqs to define pullup/pulldown according to the following: WD1: WD0" end="29" id="io_config_wd1_dqs" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Input that selects pullup or pulldown for DM. Used with io_config_wd0_dm to define pullup/pulldown according to the following: WD1:WD0" end="28" id="io_config_wd1_dm" rwaccess="RW" width="1">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description="Input that selects pullup or pulldown for DQ. There are 2 bits per IO: io_config_wd1_dq and io_config_wd0_dq. For example: macro pin 0: WD1 is bit 20 WD0 is bit 10. macro pin 1: WD1 is bit 21, WD0 is bit 11 . ... macro pin 7: WD1 is bit 27, WD0 is bit 17. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="20" id="io_config_wd1_dq" rwaccess="RW" width="8">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description="Input that selects pullup or pulldown for DDR_DQS0 and DDR_DQSn0. Used with io_config_wd1_dqs to define pullup/pulldown according to the following: WD1:WD0" end="19" id="io_config_wd0_dqs" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Input that selects pullup or pulldown for DM. Used with io_config_wd1_dm to define pullup/pulldown according to the following: WD1:WD0" end="18" id="io_config_wd0_dm" rwaccess="RW" width="1">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description="Input that selects pullup or pulldown for DQ. There are 2 bits per IO: io_config_wd1_dq and io_config_wd0_dq. For example: macro pin 0: WD1 is bit 20, WD0 is bit 10. macro pin 1: WD1 is bit 21, WD0 is bit 11. ... macro pin 7: WD1 is bit 27, WD0 is bit 17. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="10" id="io_config_wd0_dq" rwaccess="RW" width="8">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description="2 bit to program clock IO Pads (DDR_DQS/DDR_DQSn) output slew rate. These connect as SR1, SR0 of the corresponding IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="8" id="io_config_sr_clk" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="3-bit configuration input to program clock IO pads (DDR_DQS/DDR_DQSn) output impedance. These connect as I2, I1, I0 of the corresponding buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="5" id="io_config_i_clk" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="2 bit to program data IO Pads output slew rate. These connect as SR1, SR0 of the corresponding IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="3" id="io_config_sr" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="3-bit configuration input to program data IO output impedance. These connect as I2, I1, I0 of the corresponding IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits. " end="0" id="io_config_i" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="ddr_data1_ioctrl" description="" id="ddr_data1_ioctrl" offset="0x1444" width="32">
    
  <bitfield begin="31" description="" end="30" id="Reserved1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Input that selects pullup or pulldown for DDR_DQS1 and DDR_DQSn1. Used with io_config_wd0_dqs to define pullup/pulldown according to the following: WD1:WD0" end="29" id="io_config_wd1_dqs" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Input that selects pullup or pulldown for DM. Used with io_config_wd0_dm to define pullup/pulldown according to the following: WD1:WD0" end="28" id="io_config_wd1_dm" rwaccess="RW" width="1">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="27" description="Input that selects pullup or pulldown for DQ. There are 2 bits per IO: io_config_wd1_dq and io_config_wd0_dq. For example: macro pin 0: WD1 is bit 20, WD0 is bit 10. macro pin 1: WD1 is bit 21, WD0 is bit 11. ... macro pin 7: WD1 is bit 27, WD0 is bit 17. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0" end="20" id="io_config_wd1_dq" rwaccess="RW" width="8">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description="Input that selects pullup or pulldown for DDR_DQS1 and DDR_DQSn1. Used with io_config_wd1_dqs to define pullup/pulldown according to the following: WD1:WD0" end="19" id="io_config_wd0_dqs" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Input that selects pullup or pulldown for DM. Used with io_config_wd1_dm to define pullup/pulldown according to the following: WD1:WD0" end="18" id="io_config_wd0_dm" rwaccess="RW" width="1">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description="Input that selects pullup or pulldown for DQ. There are 2 bits per IO: io_config_wd1_dq and io_config_wd0_dq. For example: macro pin 0: WD1 is bit 20, WD0 is bit 10. macro pin 1: WD1 is bit 21, WD0 is bit 11. ... macro pin 7: WD1 is bit 27, WD0 is bit 17. See the DDR PHY to IO Pin Mapping table in the Control Module Functional Description section of the device manual for a mapping of macro bits to I/Os. WD1:WD0 " end="10" id="io_config_wd0_dq" rwaccess="RW" width="8">
    <bitenum description="Weak keeper enabled" id="en_4_0x11" token="en_4_0x11" value="0x11"></bitenum>
    <bitenum description="Weak pulldown enabled" id="en_3_0x10" token="en_3_0x10" value="0x10"></bitenum>
    <bitenum description="Weak pullup enabled" id="en_2_0x01" token="en_2_0x01" value="0x01"></bitenum>
    <bitenum description="Pullup/Pulldown disabled" id="en_1_0x00" token="en_1_0x00" value="0x00"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description="Two-bit to program clock IO Pads (DDR_DQS/DDR_DQSn) output slew rate. These connect as SR1, SR0 of the corresponding IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits." end="8" id="io_config_sr_clk" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="Three-bit configuration input to program clock IO pads (DDR_DQS/DDR_DQSn) output impedance. These connect as I2, I1, I0 of the corresponding buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits." end="5" id="io_config_i_clk" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="Two-bit to program data IO Pads output slew rate. These connect as SR1, SR0 of the corresponding IO buffer. See the DDR Slew Rate Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits." end="3" id="io_config_sr" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="Three-bit configuration input to program data IO output impedance. These connect as I2, I1, I0 of the corresponding IO buffer. See the DDR Impedance Control Settings table in the Control Module Functional Description section of the device manual for a definition of these bits." end="0" id="io_config_i" rwaccess="RW" width="3"></bitfield>
  </register>
</module>
