<stg><name>equalizer</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
entry:23 %empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i2 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i5 %SIGNAL_IN_V_id_V, i6 %SIGNAL_IN_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="54">
<![CDATA[
entry:24 %tmp_data_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="54">
<![CDATA[
entry:25 %tmp_keep_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="54">
<![CDATA[
entry:26 %tmp_strb_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="54">
<![CDATA[
entry:27 %tmp_user_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="54">
<![CDATA[
entry:28 %tmp_last_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="54">
<![CDATA[
entry:29 %tmp_id_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="54">
<![CDATA[
entry:30 %tmp_dest_V = extractvalue i54 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:31 %call_ln0 = call void @equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop, i32 %lowpass_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:32 %call_ln0 = call void @equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop, i32 %bandpass_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %call_ln0 = call void @equalizer_Pipeline_Highpass_Shift_Accumulate_Loop, i32 %highpass_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
entry:34 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln16"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i2 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i5 %SIGNAL_IN_V_id_V, i6 %SIGNAL_IN_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_IN_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_IN_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %SIGNAL_IN_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_IN_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SIGNAL_IN_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %SIGNAL_IN_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SIGNAL_OUT_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %SIGNAL_OUT_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %SIGNAL_OUT_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %SIGNAL_OUT_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %SIGNAL_OUT_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %SIGNAL_OUT_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lowpass_coefs, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lowpass_coefs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bandpass_coefs, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bandpass_coefs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %highpass_coefs, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %highpass_coefs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:31 %call_ln0 = call void @equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop, i32 %lowpass_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:32 %call_ln0 = call void @equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop, i32 %bandpass_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %call_ln0 = call void @equalizer_Pipeline_Highpass_Shift_Accumulate_Loop, i32 %highpass_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
entry:34 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i2 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i5 %SIGNAL_OUT_V_id_V, i6 %SIGNAL_OUT_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
entry:35 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="SIGNAL_IN_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_IN_V_data_V"/></StgValue>
</port>
<port id="45" name="SIGNAL_IN_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_IN_V_keep_V"/></StgValue>
</port>
<port id="46" name="SIGNAL_IN_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_IN_V_strb_V"/></StgValue>
</port>
<port id="47" name="SIGNAL_IN_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_IN_V_user_V"/></StgValue>
</port>
<port id="48" name="SIGNAL_IN_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_IN_V_last_V"/></StgValue>
</port>
<port id="49" name="SIGNAL_IN_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_IN_V_id_V"/></StgValue>
</port>
<port id="50" name="SIGNAL_IN_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_IN_V_dest_V"/></StgValue>
</port>
<port id="51" name="SIGNAL_OUT_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_OUT_V_data_V"/></StgValue>
</port>
<port id="52" name="SIGNAL_OUT_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_OUT_V_keep_V"/></StgValue>
</port>
<port id="53" name="SIGNAL_OUT_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_OUT_V_strb_V"/></StgValue>
</port>
<port id="54" name="SIGNAL_OUT_V_user_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_OUT_V_user_V"/></StgValue>
</port>
<port id="55" name="SIGNAL_OUT_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_OUT_V_last_V"/></StgValue>
</port>
<port id="56" name="SIGNAL_OUT_V_id_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_OUT_V_id_V"/></StgValue>
</port>
<port id="57" name="SIGNAL_OUT_V_dest_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="SIGNAL_OUT_V_dest_V"/></StgValue>
</port>
<port id="58" name="lowpass_coefs" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="lowpass_coefs"/></StgValue>
</port>
<port id="59" name="bandpass_coefs" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="bandpass_coefs"/></StgValue>
</port>
<port id="60" name="highpass_coefs" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="highpass_coefs"/></StgValue>
</port>
<port id="61" name="lowpass_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="lowpass_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="bandpass_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="bandpass_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="highpass_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="highpass_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A" to="empty" fromId="64" toId="3">
</dataflow>
<dataflow id="66" from="SIGNAL_IN_V_data_V" to="empty" fromId="44" toId="3">
</dataflow>
<dataflow id="67" from="SIGNAL_IN_V_keep_V" to="empty" fromId="45" toId="3">
</dataflow>
<dataflow id="68" from="SIGNAL_IN_V_strb_V" to="empty" fromId="46" toId="3">
</dataflow>
<dataflow id="69" from="SIGNAL_IN_V_user_V" to="empty" fromId="47" toId="3">
</dataflow>
<dataflow id="70" from="SIGNAL_IN_V_last_V" to="empty" fromId="48" toId="3">
</dataflow>
<dataflow id="71" from="SIGNAL_IN_V_id_V" to="empty" fromId="49" toId="3">
</dataflow>
<dataflow id="72" from="SIGNAL_IN_V_dest_V" to="empty" fromId="50" toId="3">
</dataflow>
<dataflow id="73" from="empty" to="tmp_data_V" fromId="3" toId="4">
</dataflow>
<dataflow id="74" from="empty" to="tmp_keep_V" fromId="3" toId="5">
</dataflow>
<dataflow id="75" from="empty" to="tmp_strb_V" fromId="3" toId="6">
</dataflow>
<dataflow id="76" from="empty" to="tmp_user_V" fromId="3" toId="7">
</dataflow>
<dataflow id="77" from="empty" to="tmp_last_V" fromId="3" toId="8">
</dataflow>
<dataflow id="78" from="empty" to="tmp_id_V" fromId="3" toId="9">
</dataflow>
<dataflow id="79" from="empty" to="tmp_dest_V" fromId="3" toId="10">
</dataflow>
<dataflow id="81" from="equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop" to="call_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="lowpass_shift_reg" to="call_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="84" from="equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop" to="call_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="bandpass_shift_reg" to="call_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="87" from="equalizer_Pipeline_Highpass_Shift_Accumulate_Loop" to="call_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="highpass_shift_reg" to="call_ln0" fromId="63" toId="13">
</dataflow>
<dataflow id="90" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A" to="write_ln304" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="SIGNAL_OUT_V_data_V" to="write_ln304" fromId="51" toId="14">
</dataflow>
<dataflow id="92" from="SIGNAL_OUT_V_keep_V" to="write_ln304" fromId="52" toId="14">
</dataflow>
<dataflow id="93" from="SIGNAL_OUT_V_strb_V" to="write_ln304" fromId="53" toId="14">
</dataflow>
<dataflow id="94" from="SIGNAL_OUT_V_user_V" to="write_ln304" fromId="54" toId="14">
</dataflow>
<dataflow id="95" from="SIGNAL_OUT_V_last_V" to="write_ln304" fromId="55" toId="14">
</dataflow>
<dataflow id="96" from="SIGNAL_OUT_V_id_V" to="write_ln304" fromId="56" toId="14">
</dataflow>
<dataflow id="97" from="SIGNAL_OUT_V_dest_V" to="write_ln304" fromId="57" toId="14">
</dataflow>
<dataflow id="98" from="tmp_data_V" to="write_ln304" fromId="4" toId="14">
</dataflow>
<dataflow id="99" from="tmp_keep_V" to="write_ln304" fromId="5" toId="14">
</dataflow>
<dataflow id="100" from="tmp_strb_V" to="write_ln304" fromId="6" toId="14">
</dataflow>
<dataflow id="101" from="tmp_user_V" to="write_ln304" fromId="7" toId="14">
</dataflow>
<dataflow id="102" from="tmp_last_V" to="write_ln304" fromId="8" toId="14">
</dataflow>
<dataflow id="103" from="tmp_id_V" to="write_ln304" fromId="9" toId="14">
</dataflow>
<dataflow id="104" from="tmp_dest_V" to="write_ln304" fromId="10" toId="14">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln16" fromId="105" toId="15">
</dataflow>
<dataflow id="108" from="empty_3" to="spectopmodule_ln16" fromId="107" toId="15">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="SIGNAL_IN_V_data_V" to="specinterface_ln0" fromId="44" toId="16">
</dataflow>
<dataflow id="112" from="SIGNAL_IN_V_keep_V" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="113" from="SIGNAL_IN_V_strb_V" to="specinterface_ln0" fromId="46" toId="16">
</dataflow>
<dataflow id="114" from="SIGNAL_IN_V_user_V" to="specinterface_ln0" fromId="47" toId="16">
</dataflow>
<dataflow id="115" from="SIGNAL_IN_V_last_V" to="specinterface_ln0" fromId="48" toId="16">
</dataflow>
<dataflow id="116" from="SIGNAL_IN_V_id_V" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="117" from="SIGNAL_IN_V_dest_V" to="specinterface_ln0" fromId="50" toId="16">
</dataflow>
<dataflow id="119" from="empty" to="specinterface_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="123" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="129" from="empty_1" to="specinterface_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="130" from="empty_1" to="specinterface_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="133" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="135" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="136" from="empty_1" to="specinterface_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="137" from="empty_1" to="specinterface_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="17">
</dataflow>
<dataflow id="143" from="SIGNAL_IN_V_data_V" to="specbitsmap_ln0" fromId="44" toId="17">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="18">
</dataflow>
<dataflow id="145" from="SIGNAL_IN_V_keep_V" to="specbitsmap_ln0" fromId="45" toId="18">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="19">
</dataflow>
<dataflow id="147" from="SIGNAL_IN_V_strb_V" to="specbitsmap_ln0" fromId="46" toId="19">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="149" from="SIGNAL_IN_V_user_V" to="specbitsmap_ln0" fromId="47" toId="20">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="21">
</dataflow>
<dataflow id="151" from="SIGNAL_IN_V_last_V" to="specbitsmap_ln0" fromId="48" toId="21">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="22">
</dataflow>
<dataflow id="153" from="SIGNAL_IN_V_id_V" to="specbitsmap_ln0" fromId="49" toId="22">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="23">
</dataflow>
<dataflow id="155" from="SIGNAL_IN_V_dest_V" to="specbitsmap_ln0" fromId="50" toId="23">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="24">
</dataflow>
<dataflow id="157" from="SIGNAL_OUT_V_data_V" to="specinterface_ln0" fromId="51" toId="24">
</dataflow>
<dataflow id="158" from="SIGNAL_OUT_V_keep_V" to="specinterface_ln0" fromId="52" toId="24">
</dataflow>
<dataflow id="159" from="SIGNAL_OUT_V_strb_V" to="specinterface_ln0" fromId="53" toId="24">
</dataflow>
<dataflow id="160" from="SIGNAL_OUT_V_user_V" to="specinterface_ln0" fromId="54" toId="24">
</dataflow>
<dataflow id="161" from="SIGNAL_OUT_V_last_V" to="specinterface_ln0" fromId="55" toId="24">
</dataflow>
<dataflow id="162" from="SIGNAL_OUT_V_id_V" to="specinterface_ln0" fromId="56" toId="24">
</dataflow>
<dataflow id="163" from="SIGNAL_OUT_V_dest_V" to="specinterface_ln0" fromId="57" toId="24">
</dataflow>
<dataflow id="164" from="empty" to="specinterface_ln0" fromId="118" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="24">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="168" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="169" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="170" from="empty_1" to="specinterface_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="171" from="empty_1" to="specinterface_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="172" from="empty_1" to="specinterface_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="173" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="174" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="175" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="176" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="177" from="empty_1" to="specinterface_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="178" from="empty_1" to="specinterface_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="179" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="24">
</dataflow>
<dataflow id="180" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="25">
</dataflow>
<dataflow id="182" from="SIGNAL_OUT_V_data_V" to="specbitsmap_ln0" fromId="51" toId="25">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="184" from="SIGNAL_OUT_V_keep_V" to="specbitsmap_ln0" fromId="52" toId="26">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="186" from="SIGNAL_OUT_V_strb_V" to="specbitsmap_ln0" fromId="53" toId="27">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="28">
</dataflow>
<dataflow id="188" from="SIGNAL_OUT_V_user_V" to="specbitsmap_ln0" fromId="54" toId="28">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="190" from="SIGNAL_OUT_V_last_V" to="specbitsmap_ln0" fromId="55" toId="29">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="30">
</dataflow>
<dataflow id="192" from="SIGNAL_OUT_V_id_V" to="specbitsmap_ln0" fromId="56" toId="30">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="194" from="SIGNAL_OUT_V_dest_V" to="specbitsmap_ln0" fromId="57" toId="31">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="32">
</dataflow>
<dataflow id="196" from="lowpass_coefs" to="specinterface_ln0" fromId="58" toId="32">
</dataflow>
<dataflow id="198" from="empty_2" to="specinterface_ln0" fromId="197" toId="32">
</dataflow>
<dataflow id="199" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="200" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="201" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="202" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="203" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="204" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="205" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="206" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="207" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="208" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="209" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="210" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="211" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="212" from="empty_1" to="specinterface_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="213" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="214" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="32">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="33">
</dataflow>
<dataflow id="216" from="lowpass_coefs" to="specbitsmap_ln0" fromId="58" toId="33">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="34">
</dataflow>
<dataflow id="218" from="bandpass_coefs" to="specinterface_ln0" fromId="59" toId="34">
</dataflow>
<dataflow id="219" from="empty_2" to="specinterface_ln0" fromId="197" toId="34">
</dataflow>
<dataflow id="220" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="221" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="222" from="empty_1" to="specinterface_ln0" fromId="128" toId="34">
</dataflow>
<dataflow id="223" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="224" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="225" from="empty_1" to="specinterface_ln0" fromId="128" toId="34">
</dataflow>
<dataflow id="226" from="empty_1" to="specinterface_ln0" fromId="128" toId="34">
</dataflow>
<dataflow id="227" from="empty_1" to="specinterface_ln0" fromId="128" toId="34">
</dataflow>
<dataflow id="228" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="229" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="230" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="231" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="232" from="empty_1" to="specinterface_ln0" fromId="128" toId="34">
</dataflow>
<dataflow id="233" from="empty_1" to="specinterface_ln0" fromId="128" toId="34">
</dataflow>
<dataflow id="234" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="34">
</dataflow>
<dataflow id="235" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="34">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="35">
</dataflow>
<dataflow id="237" from="bandpass_coefs" to="specbitsmap_ln0" fromId="59" toId="35">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="36">
</dataflow>
<dataflow id="239" from="highpass_coefs" to="specinterface_ln0" fromId="60" toId="36">
</dataflow>
<dataflow id="240" from="empty_2" to="specinterface_ln0" fromId="197" toId="36">
</dataflow>
<dataflow id="241" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="242" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="243" from="empty_1" to="specinterface_ln0" fromId="128" toId="36">
</dataflow>
<dataflow id="244" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="36">
</dataflow>
<dataflow id="245" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="246" from="empty_1" to="specinterface_ln0" fromId="128" toId="36">
</dataflow>
<dataflow id="247" from="empty_1" to="specinterface_ln0" fromId="128" toId="36">
</dataflow>
<dataflow id="248" from="empty_1" to="specinterface_ln0" fromId="128" toId="36">
</dataflow>
<dataflow id="249" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="250" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="251" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="252" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="253" from="empty_1" to="specinterface_ln0" fromId="128" toId="36">
</dataflow>
<dataflow id="254" from="empty_1" to="specinterface_ln0" fromId="128" toId="36">
</dataflow>
<dataflow id="255" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="36">
</dataflow>
<dataflow id="256" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="36">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="37">
</dataflow>
<dataflow id="258" from="highpass_coefs" to="specbitsmap_ln0" fromId="60" toId="37">
</dataflow>
<dataflow id="259" from="equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop" to="call_ln0" fromId="80" toId="38">
</dataflow>
<dataflow id="260" from="lowpass_shift_reg" to="call_ln0" fromId="61" toId="38">
</dataflow>
<dataflow id="261" from="equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop" to="call_ln0" fromId="83" toId="39">
</dataflow>
<dataflow id="262" from="bandpass_shift_reg" to="call_ln0" fromId="62" toId="39">
</dataflow>
<dataflow id="263" from="equalizer_Pipeline_Highpass_Shift_Accumulate_Loop" to="call_ln0" fromId="86" toId="40">
</dataflow>
<dataflow id="264" from="highpass_shift_reg" to="call_ln0" fromId="63" toId="40">
</dataflow>
<dataflow id="265" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A" to="write_ln304" fromId="89" toId="41">
</dataflow>
<dataflow id="266" from="SIGNAL_OUT_V_data_V" to="write_ln304" fromId="51" toId="41">
</dataflow>
<dataflow id="267" from="SIGNAL_OUT_V_keep_V" to="write_ln304" fromId="52" toId="41">
</dataflow>
<dataflow id="268" from="SIGNAL_OUT_V_strb_V" to="write_ln304" fromId="53" toId="41">
</dataflow>
<dataflow id="269" from="SIGNAL_OUT_V_user_V" to="write_ln304" fromId="54" toId="41">
</dataflow>
<dataflow id="270" from="SIGNAL_OUT_V_last_V" to="write_ln304" fromId="55" toId="41">
</dataflow>
<dataflow id="271" from="SIGNAL_OUT_V_id_V" to="write_ln304" fromId="56" toId="41">
</dataflow>
<dataflow id="272" from="SIGNAL_OUT_V_dest_V" to="write_ln304" fromId="57" toId="41">
</dataflow>
<dataflow id="273" from="tmp_data_V" to="write_ln304" fromId="4" toId="41">
</dataflow>
<dataflow id="274" from="tmp_keep_V" to="write_ln304" fromId="5" toId="41">
</dataflow>
<dataflow id="275" from="tmp_strb_V" to="write_ln304" fromId="6" toId="41">
</dataflow>
<dataflow id="276" from="tmp_user_V" to="write_ln304" fromId="7" toId="41">
</dataflow>
<dataflow id="277" from="tmp_last_V" to="write_ln304" fromId="8" toId="41">
</dataflow>
<dataflow id="278" from="tmp_id_V" to="write_ln304" fromId="9" toId="41">
</dataflow>
<dataflow id="279" from="tmp_dest_V" to="write_ln304" fromId="10" toId="41">
</dataflow>
</dataflows>


</stg>
