<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2024 (Released January 1, 2024) -->
<HTML lang="en">
<HEAD>
<TITLE>Architecture</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2024">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="next" HREF="bus_block_ram_node9.html">
<LINK REL="previous" HREF="bus_block_ram_node2.html">
<LINK REL="next" HREF="bus_block_ram_node9.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="bus_block_ram_node9.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="html.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="bus_block_ram_node7.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html74"
  HREF="bus_block_ram_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="bus_block_ram_node9.html">Building</A>
<B> Up:</B> <A
 HREF="html.html">html</A>
<B> Previous:</B> <A
 HREF="bus_block_ram_node7.html">In a Project</A>
 &nbsp; <B>  <A ID="tex2html75"
  HREF="bus_block_ram_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H1><A ID="SECTION00030000000000000000">
Architecture</A>
</H1>

<P>
There are two bus block RAM cores. The AXI lite block RAM and the Wishbone Classic block RAM.

<P>
AXI lite block RAM is made up of the following modules.

<UL>
<LI><SPAN  CLASS="textbf">up_axi</SPAN> Convert AXI lite to the Analog Devices uP BUS. (see core for documentation).
</LI>
<LI><SPAN  CLASS="textbf">dc_block_ram</SPAN> Provides a dual clock block RAM. (see core for documentation).
</LI>
</UL>

<P>
This core has 1 always blocks that are sensitive to the positive clock edge.

<P>

<UL>
<LI><SPAN  CLASS="textbf">register reqest to the acknoledge</SPAN> Takes the request and registers to the acknoledge. All reads and writes will produce something.
</LI>
</UL>

<P>
Please see <A HREF="bus_block_ram_node21.html#Module_Documentation"><IMG  ALT="[*]" SRC="crossref.png"></A> for more information.

<P>
Wishbone Classic block RAM is made up of the following modules.

<UL>
<LI><SPAN  CLASS="textbf">up_wishbone_classic</SPAN> Convert Wishbone Classic to the Analog Devices uP BUS. (see core for documentation).
</LI>
<LI><SPAN  CLASS="textbf">dc_block_ram</SPAN> Provides a dual clock block RAM. (see core for documentation).
</LI>
</UL>

<P>
This core has 1 always blocks that are sensitive to the positive clock edge.

<P>

<UL>
<LI><SPAN  CLASS="textbf">register reqest to the acknoledge</SPAN> Takes the request and registers to the acknoledge. All reads and writes will produce something.
</LI>
</UL>

<P>
Please see <A HREF="bus_block_ram_node21.html#Module_Documentation"><IMG  ALT="[*]" SRC="crossref.png"></A> for more information.

<P>
<BR><HR>

</BODY>
</HTML>
