Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 29 12:11:47 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Convert_10_8_to_8_10_FSM_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Convert_10_8_to_8_10_FSM_0_0 (xilinx.com:user:Convert_10_8_to_8_10_FSM:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 29 10:46:19 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Convert_10_8_to_8_10_FSM_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design1_Convert_10_8_to_8_10_FSM_0_0 (xilinx.com:user:Convert_10_8_to_8_10_FSM:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design1_Convert_10_8_to_8_10_FSM_0_0'. These changes may impact your design.


-Upgraded port 'write_address' width 3 differs from original width 4







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 29 10:37:53 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Convert_10_8_to_8_10_FSM_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design1_Convert_10_8_to_8_10_FSM_0_0 (xilinx.com:user:Convert_10_8_to_8_10_FSM:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design1_Convert_10_8_to_8_10_FSM_0_0'. These changes may impact your design.


-Upgrade has added port 'ready'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 28 23:29:45 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_bit32disp_wrapper_0_1'

1. Summary
----------

SUCCESS in the update of design1_bit32disp_wrapper_0_1 (xilinx.com:user:bit32disp_wrapper:1.0 (Rev. 10)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 28 22:25:14 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_bit32disp_wrapper_0_0'

1. Summary
----------

SUCCESS in the update of design1_bit32disp_wrapper_0_0 (xilinx.com:user:bit32disp_wrapper:1.0 (Rev. 9)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 28 21:36:58 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_bit32disp_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_bit32disp_wrapper_0_0 (xilinx.com:user:bit32disp_wrapper:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 28 21:24:27 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_bit32disp_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_bit32disp_wrapper_0_0 (xilinx.com:user:bit32disp_wrapper:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 28 16:41:25 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Unroll_ROM_last_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Unroll_ROM_last_0_0 (user.org:user:Unroll_ROM_last:1.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 28 16:20:45 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Unroll_ROM_last_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Unroll_ROM_last_0_0 (user.org:user:Unroll_ROM_last:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 27 11:17:40 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Concat_nwords_of_nbits_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Concat_nwords_of_nbits_0_0 (xilinx.com:user:Concat_nwords_of_nbits:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 27 10:51:19 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Concat_nwords_of_nbits_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Concat_nwords_of_nbits_0_0 (xilinx.com:user:Concat_nwords_of_nbits:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 27 02:23:26 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Concat_nwords_of_nbits_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Concat_nwords_of_nbits_0_0 (xilinx.com:user:Concat_nwords_of_nbits:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 27 00:22:39 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Concat_nwords_of_nbits_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Concat_nwords_of_nbits_0_0 (xilinx.com:user:Concat_nwords_of_nbits:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat May 27 00:06:57 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Concat_nwords_of_nbits_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Concat_nwords_of_nbits_0_0 (xilinx.com:user:Concat_nwords_of_nbits:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 26 19:56:14 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design1_Concat_nwords_of_nbits_0_0'

1. Summary
----------

SUCCESS in the upgrade of design1_Concat_nwords_of_nbits_0_0 (xilinx.com:user:Concat_nwords_of_nbits:1.0) from (Rev. 2) to (Rev. 3)

