// Seed: 1811025688
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2,
    input wand id_3,
    output wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8
);
  assign id_1 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1,
    input  tri   id_2,
    input  wire  id_3
);
  initial begin : LABEL_0
    id_1 <= -1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign id_1 = -1;
endmodule
