M. Abramovici, M. A. Breuer, and A. D. Friedman. 1995. Digital Systems Testing and Testable Design. IEEE Press.
Z. Chen and D. Xiang. 2010. Low-capture-power at-speed testing using partial launch-on-capture test scheme. In Proceedings of the VLSI Test Symposium. IEEE, 141--146.
Kwang-Ting Cheng , Srinivas Devadas , Kurt Keutzer, A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.403-410, October 26-30, 1991
S. Dasgupta, R. G. Walther, T. W. Williams, and E. B. Eichelberger. 1981. An enhancement to LSSD and some applications of LSSD in reliability, availability and serviceability. In Proceedings of the Fault-Tolerant Computing Symposium. IEEE, 880--885.
N. Devtaprasanna, A. Gunda, P. Krishnamurthy, S. M. Reddy, and I. Pomeranz. 2005. Methods for improving transition delay fault test coverage using broadside tests. In Proceedings of the International Test Conference. IEEE, 256--265.
Ho Fai Ko , Nicola Nicolici, A Novel Automated Scan Chain Division Method for Shift and Capture Power Reduction in Broadside At-Speed Test, Proceedings of the 9th international symposium on Quality Electronic Design, p.649-654, March 17-19, 2008
Kuen-Jong Lee , Shaing-Jer Hsu , Chia-Ming Ho, Test Power Reduction with Multiple Capture Orders, Proceedings of the 13th Asian Test Symposium, p.26-31, November 15-17, 2004[doi>10.1109/ATS.2004.82]
Soo Young Lee , K. K. Saluja, Test application time reduction for sequential circuits with scan, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.9, p.1128-1140, November 2006[doi>10.1109/43.406714]
W. Mao and M. D. Ciletti. 1990. Arrangement of latches in scan-path design to improve delay fault coverage. In Proceedings of the International Test Conference. IEEE, 387--393.
Peter C. Maxwell , Robert C. Aitken , Kathleen R. Kollitz , Allen C. Brown, IDDQ and AC Scan: The War Against Unmodelled Defects, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.250-258, October 20-25, 1996
I. Pomeranz. 2011a. Static test compaction for delay fault test sets consisting of broadside and skewed-load tests. In Proceedings of the VLSI Test Symposium. IEEE, 84--89.
I. Pomeranz, Generation of Multi-Cycle Broadside Tests, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.8, p.1253-1257, August 2011[doi>10.1109/TCAD.2011.2138470]
Irith Pomeranz, Built-in generation of functional broadside tests using a fixed hardware structure, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.1, p.124-132, January 2013[doi>10.1109/TVLSI.2011.2179682]
Irith Pomeranz , Sudhakar M. Reddy, Static Test Compaction for Scan-Based Designs to Reduce Test Application Time, Proceedings of the 7th Asian Test Symposium, p.198, December 02-04, 1998
Irith Pomeranz , Sudhakar M. Reddy, On Achieving Complete Coverage of Delay Faults in Full Scan Circuits using Locally Available Lines, Proceedings of the 1999 IEEE International Test Conference, p.923, September 28-30, 1999
Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
P. Rosinger , B. M. Al-Hashimi , N. Nicolici, Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.7, p.1142-1153, November 2006[doi>10.1109/TCAD.2004.829797]
Jacob Savir , Robert F. Berry, At-Speed Test is not Necessarily an AC Test, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.722-728, October 26-30, 1991
J. Savir , S. Patil, Scan-based transition test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.8, p.1232-1241, November 2006[doi>10.1109/43.238615]
J. Savir , S. Patil, Broad-side delay test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.8, p.1057-1064, November 2006[doi>10.1109/43.298042]
Synthesis of delay verifiable sequential circuits using partial enhanced scan, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.648, October 12-15, 1997
N. A. Touba , E. J. McCluskey, Applying two-pattern tests using scan-mapping, Proceedings of the 14th IEEE VLSI Test Symposium, p.393, April 28-May 01, 1996
Seongmoon Wang , Xiao Liu , Srimat T. Chakradhar, Hybrid Delay Scan: A Low Hardware Overhead Scan-Based Delay Test Technique for High Fault Coverage and Compact Test Sets, Proceedings of the conference on Design, automation and test in Europe, p.21296, February 16-20, 2004
Seongmoon Wang , Wenlong Wei, Low Overhead Partial Enhanced Scan Technique for Compact and High Fault Coverage Transition Delay Test Patterns, Proceedings of the 2008 13th European Test Symposium, p.125-130, May 25-29, 2008[doi>10.1109/ETS.2008.12]
Lee Whetsel, Adapting Scan Architectures for Low Power Operation, Proceedings of the 2000 IEEE International Test Conference, p.863, October 03-05, 2000
Gefu Xu , Adit D. Singh, Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan, Proceedings of the 16th Asian Test Symposium, p.335-340, October 08-11, 2007
