[
    {
        "input": "core::ops::Add"
    },
    {
        "input": "core::ops::AddAssign"
    },
    {
        "input": "core::ops::BitAnd"
    },
    {
        "input": "core::ops::BitAndAssign"
    },
    {
        "input": "core::ops::BitOr"
    },
    {
        "input": "core::ops::BitOrAssign"
    },
    {
        "input": "core::ops::BitXor"
    },
    {
        "input": "core::ops::BitXorAssign"
    },
    {
        "input": "core::ops::Div"
    },
    {
        "input": "core::ops::DivAssign"
    },
    {
        "input": "core::ops::Mul"
    },
    {
        "input": "core::ops::MulAssign"
    },
    {
        "input": "core::ops::Neg"
    },
    {
        "input": "core::ops::Not"
    }
]