
==========================================
 Starting route
==========================================
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e4b1bc6b ConstDB: 0 ShapeSum: 386036d3 RouteDB: f24cd38d
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5228.926 ; gain = 0.000
Post Restoration Checksum: NetGraph: eb35a15a NumContArr: b382b3f6 Constraints: c4df8781 Timing: 0
Phase 1 Build RT Design | Checksum: 26397dcd1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 26397dcd1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 26397dcd1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 26397dcd1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 12229cf87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 21f070d34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.123  | TNS=0.000  | WHS=-0.033 | THS=-0.164 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1950920c3

Time (s): cpu = 00:01:50 ; elapsed = 00:00:31 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.123  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1b249f31c

Time (s): cpu = 00:01:50 ; elapsed = 00:00:32 . Memory (MB): peak = 5228.926 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000120989 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32572
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18136
  Number of Partially Routed Nets     = 14436
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2238f9dfe

Time (s): cpu = 00:01:55 ; elapsed = 00:00:33 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2238f9dfe

Time (s): cpu = 00:01:56 ; elapsed = 00:00:33 . Memory (MB): peak = 5228.926 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 258e83e1f

Time (s): cpu = 00:02:31 ; elapsed = 00:00:44 . Memory (MB): peak = 5228.926 ; gain = 0.000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.25|   16x16|      0.68|     4x4|      0.20|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.19|   16x16|      0.94|     4x4|      0.22|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.06|     2x2|      0.06|     4x4|      0.34|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.01|     1x1|      0.02|     2x2|      0.10|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X38Y51->INT_X45Y74 (CLEM_X38Y51->DSP_X45Y70)
	INT_X40Y60->INT_X47Y67 (BRAM_X40Y60->CLEL_R_X47Y67)
	INT_X40Y59->INT_X47Y66 (BRAM_X40Y55->CLEL_R_X47Y66)
	INT_X40Y58->INT_X47Y65 (BRAM_X40Y55->CLEL_R_X47Y65)
	INT_X40Y65->INT_X47Y72 (BRAM_X40Y65->CLEL_R_X47Y72)
SOUTH
	INT_X40Y76->INT_X47Y99 (BRAM_X40Y75->CLEL_R_X47Y99)
	INT_X40Y92->INT_X47Y99 (BRAM_X40Y90->CLEL_R_X47Y99)
	INT_X40Y84->INT_X47Y91 (BRAM_X40Y80->CLEL_R_X47Y91)
	INT_X40Y76->INT_X47Y83 (BRAM_X40Y75->CLEL_R_X47Y83)
	INT_X40Y91->INT_X47Y98 (BRAM_X40Y90->CLEL_R_X47Y98)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13890
 Number of Nodes with overlaps = 1601
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.056 | TNS=-0.102 | WHS=0.002  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 205e337c1

Time (s): cpu = 00:05:49 ; elapsed = 00:01:49 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 486
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.007  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18aeb5502

Time (s): cpu = 00:06:17 ; elapsed = 00:02:08 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.044  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2109b0f4b

Time (s): cpu = 00:06:38 ; elapsed = 00:02:24 . Memory (MB): peak = 5228.926 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2109b0f4b

Time (s): cpu = 00:06:38 ; elapsed = 00:02:24 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d6a4e810

Time (s): cpu = 00:06:38 ; elapsed = 00:02:24 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d6a4e810

Time (s): cpu = 00:06:38 ; elapsed = 00:02:24 . Memory (MB): peak = 5228.926 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1d6a4e810

Time (s): cpu = 00:06:39 ; elapsed = 00:02:24 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aa7f9fe8

Time (s): cpu = 00:07:00 ; elapsed = 00:02:33 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.044  | TNS=0.000  | WHS=0.002  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ee94f5ae

Time (s): cpu = 00:07:00 ; elapsed = 00:02:34 . Memory (MB): peak = 5228.926 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1ee94f5ae

Time (s): cpu = 00:07:00 ; elapsed = 00:02:34 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.03181 %
  Global Horizontal Routing Utilization  = 3.03654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 240459757

Time (s): cpu = 00:07:02 ; elapsed = 00:02:35 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 240459757

Time (s): cpu = 00:07:02 ; elapsed = 00:02:35 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 240459757

Time (s): cpu = 00:07:08 ; elapsed = 00:02:41 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 240459757

Time (s): cpu = 00:07:09 ; elapsed = 00:02:41 . Memory (MB): peak = 5228.926 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.044  | TNS=0.000  | WHS=0.002  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 240459757

Time (s): cpu = 00:07:15 ; elapsed = 00:02:43 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:16 ; elapsed = 00:02:43 . Memory (MB): peak = 5228.926 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
436 Infos, 2473 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:52 ; elapsed = 00:02:51 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads

==========================================
 Writing reports
==========================================
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/aes_engine/aes_offload/imp/vivado_2021.2/checkpoints/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:05 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: report_methodology -file ../reports/methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/git/aes_engine/aes_offload/imp/vivado_2021.2/reports/methodology.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 5228.926 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
Command: report_drc -file ../reports/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/aes_engine/aes_offload/imp/vivado_2021.2/reports/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 5228.926 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 5228.926 ; gain = 0.000
Generating gt_attributes.rpt
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTXE2_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE2_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE3_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE4_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE3_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE4_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTPE2_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTM_DUAL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTXE2_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTPE2_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE2_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE3_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE4_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE4_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE3_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE3_COMMON*}'.

