<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="base_processing_system7_0_0_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_rst_ps7_0_50M_0_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_axi_dma_0_1_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_axi_dma_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_xbar_0_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_mnist_0_1_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_mnist_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_auto_pc_2_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_auto_us_3_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_auto_us_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_auto_us_2_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="base_auto_pc_0_synth_1" LaunchDir="/home/xbili/Code/FPGA/vivado-projects/hls_mnist/hls_mnist.runs/base_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

