Version 3.2 HI-TECH Software Intermediate Code
"16 source/ledTask.h
[s S1 `uc 1 `us 1 `us 1 `uc 1 `uc 1 ]
[n S1 . stats period count times times_cnt ]
"1113 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1824.h
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"7024
[v _RA4 `Vb ~T0 @X0 0 e@100 ]
[; ;type.h: 13: typedef unsigned char u8;
[; ;type.h: 14: typedef unsigned short u16;
[; ;type.h: 16: typedef unsigned char U08ET;
[; ;type.h: 17: typedef unsigned short U16ET;
[; ;type.h: 18: typedef void VODET;
[; ;type.h: 20: typedef void (*FUN)(void);
[; ;ledTask.h: 16: typedef struct {
[; ;ledTask.h: 17: U08ET stats;
[; ;ledTask.h: 18: U16ET period;
[; ;ledTask.h: 19: U16ET count;
[; ;ledTask.h: 20: U08ET times;
[; ;ledTask.h: 21: U08ET times_cnt;
[; ;ledTask.h: 22: }ST_LED;
[; ;ledTask.h: 26: void led_init(void);
[; ;ledTask.h: 27: void led_task(void);
[; ;ledTask.h: 28: void led_ctrl(U16ET period, U08ET times);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1824.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1824.h
[; ;pic16f1824.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1824.h: 55: typedef union {
[; ;pic16f1824.h: 56: struct {
[; ;pic16f1824.h: 57: unsigned INDF0 :8;
[; ;pic16f1824.h: 58: };
[; ;pic16f1824.h: 59: } INDF0bits_t;
[; ;pic16f1824.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1824.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic16f1824.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1824.h: 75: typedef union {
[; ;pic16f1824.h: 76: struct {
[; ;pic16f1824.h: 77: unsigned INDF1 :8;
[; ;pic16f1824.h: 78: };
[; ;pic16f1824.h: 79: } INDF1bits_t;
[; ;pic16f1824.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1824.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic16f1824.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1824.h: 95: typedef union {
[; ;pic16f1824.h: 96: struct {
[; ;pic16f1824.h: 97: unsigned PCL :8;
[; ;pic16f1824.h: 98: };
[; ;pic16f1824.h: 99: } PCLbits_t;
[; ;pic16f1824.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1824.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic16f1824.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1824.h: 115: typedef union {
[; ;pic16f1824.h: 116: struct {
[; ;pic16f1824.h: 117: unsigned C :1;
[; ;pic16f1824.h: 118: unsigned DC :1;
[; ;pic16f1824.h: 119: unsigned Z :1;
[; ;pic16f1824.h: 120: unsigned nPD :1;
[; ;pic16f1824.h: 121: unsigned nTO :1;
[; ;pic16f1824.h: 122: };
[; ;pic16f1824.h: 123: struct {
[; ;pic16f1824.h: 124: unsigned CARRY :1;
[; ;pic16f1824.h: 125: unsigned :1;
[; ;pic16f1824.h: 126: unsigned ZERO :1;
[; ;pic16f1824.h: 127: };
[; ;pic16f1824.h: 128: } STATUSbits_t;
[; ;pic16f1824.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1824.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1824.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic16f1824.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1824.h: 178: typedef union {
[; ;pic16f1824.h: 179: struct {
[; ;pic16f1824.h: 180: unsigned FSR0L :8;
[; ;pic16f1824.h: 181: };
[; ;pic16f1824.h: 182: } FSR0Lbits_t;
[; ;pic16f1824.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1824.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic16f1824.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1824.h: 198: typedef union {
[; ;pic16f1824.h: 199: struct {
[; ;pic16f1824.h: 200: unsigned FSR0H :8;
[; ;pic16f1824.h: 201: };
[; ;pic16f1824.h: 202: } FSR0Hbits_t;
[; ;pic16f1824.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1824.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1824.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic16f1824.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1824.h: 222: typedef union {
[; ;pic16f1824.h: 223: struct {
[; ;pic16f1824.h: 224: unsigned FSR1L :8;
[; ;pic16f1824.h: 225: };
[; ;pic16f1824.h: 226: } FSR1Lbits_t;
[; ;pic16f1824.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1824.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic16f1824.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1824.h: 242: typedef union {
[; ;pic16f1824.h: 243: struct {
[; ;pic16f1824.h: 244: unsigned FSR1H :8;
[; ;pic16f1824.h: 245: };
[; ;pic16f1824.h: 246: } FSR1Hbits_t;
[; ;pic16f1824.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1824.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic16f1824.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1824.h: 262: typedef union {
[; ;pic16f1824.h: 263: struct {
[; ;pic16f1824.h: 264: unsigned BSR0 :1;
[; ;pic16f1824.h: 265: unsigned BSR1 :1;
[; ;pic16f1824.h: 266: unsigned BSR2 :1;
[; ;pic16f1824.h: 267: unsigned BSR3 :1;
[; ;pic16f1824.h: 268: unsigned BSR4 :1;
[; ;pic16f1824.h: 269: };
[; ;pic16f1824.h: 270: struct {
[; ;pic16f1824.h: 271: unsigned BSR :5;
[; ;pic16f1824.h: 272: };
[; ;pic16f1824.h: 273: } BSRbits_t;
[; ;pic16f1824.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1824.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic16f1824.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1824.h: 314: typedef union {
[; ;pic16f1824.h: 315: struct {
[; ;pic16f1824.h: 316: unsigned WREG0 :8;
[; ;pic16f1824.h: 317: };
[; ;pic16f1824.h: 318: } WREGbits_t;
[; ;pic16f1824.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1824.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic16f1824.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1824.h: 334: typedef union {
[; ;pic16f1824.h: 335: struct {
[; ;pic16f1824.h: 336: unsigned PCLATH :7;
[; ;pic16f1824.h: 337: };
[; ;pic16f1824.h: 338: } PCLATHbits_t;
[; ;pic16f1824.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1824.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic16f1824.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1824.h: 354: typedef union {
[; ;pic16f1824.h: 355: struct {
[; ;pic16f1824.h: 356: unsigned IOCIF :1;
[; ;pic16f1824.h: 357: unsigned INTF :1;
[; ;pic16f1824.h: 358: unsigned TMR0IF :1;
[; ;pic16f1824.h: 359: unsigned IOCIE :1;
[; ;pic16f1824.h: 360: unsigned INTE :1;
[; ;pic16f1824.h: 361: unsigned TMR0IE :1;
[; ;pic16f1824.h: 362: unsigned PEIE :1;
[; ;pic16f1824.h: 363: unsigned GIE :1;
[; ;pic16f1824.h: 364: };
[; ;pic16f1824.h: 365: struct {
[; ;pic16f1824.h: 366: unsigned :2;
[; ;pic16f1824.h: 367: unsigned T0IF :1;
[; ;pic16f1824.h: 368: unsigned :2;
[; ;pic16f1824.h: 369: unsigned T0IE :1;
[; ;pic16f1824.h: 370: };
[; ;pic16f1824.h: 371: } INTCONbits_t;
[; ;pic16f1824.h: 372: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1824.h: 427: extern volatile unsigned char PORTA @ 0x00C;
"429
[; ;pic16f1824.h: 429: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1824.h: 432: typedef union {
[; ;pic16f1824.h: 433: struct {
[; ;pic16f1824.h: 434: unsigned RA0 :1;
[; ;pic16f1824.h: 435: unsigned RA1 :1;
[; ;pic16f1824.h: 436: unsigned RA2 :1;
[; ;pic16f1824.h: 437: unsigned RA3 :1;
[; ;pic16f1824.h: 438: unsigned RA4 :1;
[; ;pic16f1824.h: 439: unsigned RA5 :1;
[; ;pic16f1824.h: 440: };
[; ;pic16f1824.h: 441: } PORTAbits_t;
[; ;pic16f1824.h: 442: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1824.h: 477: extern volatile unsigned char PORTC @ 0x00E;
"479
[; ;pic16f1824.h: 479: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1824.h: 482: typedef union {
[; ;pic16f1824.h: 483: struct {
[; ;pic16f1824.h: 484: unsigned RC0 :1;
[; ;pic16f1824.h: 485: unsigned RC1 :1;
[; ;pic16f1824.h: 486: unsigned RC2 :1;
[; ;pic16f1824.h: 487: unsigned RC3 :1;
[; ;pic16f1824.h: 488: unsigned RC4 :1;
[; ;pic16f1824.h: 489: unsigned RC5 :1;
[; ;pic16f1824.h: 490: };
[; ;pic16f1824.h: 491: } PORTCbits_t;
[; ;pic16f1824.h: 492: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1824.h: 527: extern volatile unsigned char PIR1 @ 0x011;
"529
[; ;pic16f1824.h: 529: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1824.h: 532: typedef union {
[; ;pic16f1824.h: 533: struct {
[; ;pic16f1824.h: 534: unsigned TMR1IF :1;
[; ;pic16f1824.h: 535: unsigned TMR2IF :1;
[; ;pic16f1824.h: 536: unsigned CCP1IF :1;
[; ;pic16f1824.h: 537: unsigned SSP1IF :1;
[; ;pic16f1824.h: 538: unsigned TXIF :1;
[; ;pic16f1824.h: 539: unsigned RCIF :1;
[; ;pic16f1824.h: 540: unsigned ADIF :1;
[; ;pic16f1824.h: 541: unsigned TMR1GIF :1;
[; ;pic16f1824.h: 542: };
[; ;pic16f1824.h: 543: } PIR1bits_t;
[; ;pic16f1824.h: 544: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1824.h: 589: extern volatile unsigned char PIR2 @ 0x012;
"591
[; ;pic16f1824.h: 591: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1824.h: 594: typedef union {
[; ;pic16f1824.h: 595: struct {
[; ;pic16f1824.h: 596: unsigned CCP2IF :1;
[; ;pic16f1824.h: 597: unsigned :2;
[; ;pic16f1824.h: 598: unsigned BCL1IF :1;
[; ;pic16f1824.h: 599: unsigned EEIF :1;
[; ;pic16f1824.h: 600: unsigned C1IF :1;
[; ;pic16f1824.h: 601: unsigned C2IF :1;
[; ;pic16f1824.h: 602: unsigned OSFIF :1;
[; ;pic16f1824.h: 603: };
[; ;pic16f1824.h: 604: } PIR2bits_t;
[; ;pic16f1824.h: 605: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1824.h: 640: extern volatile unsigned char PIR3 @ 0x013;
"642
[; ;pic16f1824.h: 642: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1824.h: 645: typedef union {
[; ;pic16f1824.h: 646: struct {
[; ;pic16f1824.h: 647: unsigned :1;
[; ;pic16f1824.h: 648: unsigned TMR4IF :1;
[; ;pic16f1824.h: 649: unsigned :1;
[; ;pic16f1824.h: 650: unsigned TMR6IF :1;
[; ;pic16f1824.h: 651: unsigned CCP3IF :1;
[; ;pic16f1824.h: 652: unsigned CCP4IF :1;
[; ;pic16f1824.h: 653: };
[; ;pic16f1824.h: 654: } PIR3bits_t;
[; ;pic16f1824.h: 655: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1824.h: 680: extern volatile unsigned char TMR0 @ 0x015;
"682
[; ;pic16f1824.h: 682: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1824.h: 685: typedef union {
[; ;pic16f1824.h: 686: struct {
[; ;pic16f1824.h: 687: unsigned TMR0 :8;
[; ;pic16f1824.h: 688: };
[; ;pic16f1824.h: 689: } TMR0bits_t;
[; ;pic16f1824.h: 690: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1824.h: 700: extern volatile unsigned short TMR1 @ 0x016;
"702
[; ;pic16f1824.h: 702: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1824.h: 707: extern volatile unsigned char TMR1L @ 0x016;
"709
[; ;pic16f1824.h: 709: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1824.h: 712: typedef union {
[; ;pic16f1824.h: 713: struct {
[; ;pic16f1824.h: 714: unsigned TMR1L :8;
[; ;pic16f1824.h: 715: };
[; ;pic16f1824.h: 716: } TMR1Lbits_t;
[; ;pic16f1824.h: 717: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1824.h: 727: extern volatile unsigned char TMR1H @ 0x017;
"729
[; ;pic16f1824.h: 729: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1824.h: 732: typedef union {
[; ;pic16f1824.h: 733: struct {
[; ;pic16f1824.h: 734: unsigned TMR1H :8;
[; ;pic16f1824.h: 735: };
[; ;pic16f1824.h: 736: } TMR1Hbits_t;
[; ;pic16f1824.h: 737: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1824.h: 747: extern volatile unsigned char T1CON @ 0x018;
"749
[; ;pic16f1824.h: 749: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1824.h: 752: typedef union {
[; ;pic16f1824.h: 753: struct {
[; ;pic16f1824.h: 754: unsigned TMR1ON :1;
[; ;pic16f1824.h: 755: unsigned :1;
[; ;pic16f1824.h: 756: unsigned nT1SYNC :1;
[; ;pic16f1824.h: 757: unsigned T1OSCEN :1;
[; ;pic16f1824.h: 758: unsigned T1CKPS0 :1;
[; ;pic16f1824.h: 759: unsigned T1CKPS1 :1;
[; ;pic16f1824.h: 760: unsigned TMR1CS0 :1;
[; ;pic16f1824.h: 761: unsigned TMR1CS1 :1;
[; ;pic16f1824.h: 762: };
[; ;pic16f1824.h: 763: struct {
[; ;pic16f1824.h: 764: unsigned :4;
[; ;pic16f1824.h: 765: unsigned T1CKPS :2;
[; ;pic16f1824.h: 766: unsigned TMR1CS :2;
[; ;pic16f1824.h: 767: };
[; ;pic16f1824.h: 768: } T1CONbits_t;
[; ;pic16f1824.h: 769: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1824.h: 819: extern volatile unsigned char T1GCON @ 0x019;
"821
[; ;pic16f1824.h: 821: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1824.h: 824: typedef union {
[; ;pic16f1824.h: 825: struct {
[; ;pic16f1824.h: 826: unsigned T1GSS0 :1;
[; ;pic16f1824.h: 827: unsigned T1GSS1 :1;
[; ;pic16f1824.h: 828: unsigned T1GVAL :1;
[; ;pic16f1824.h: 829: unsigned T1GGO_nDONE :1;
[; ;pic16f1824.h: 830: unsigned T1GSPM :1;
[; ;pic16f1824.h: 831: unsigned T1GTM :1;
[; ;pic16f1824.h: 832: unsigned T1GPOL :1;
[; ;pic16f1824.h: 833: unsigned TMR1GE :1;
[; ;pic16f1824.h: 834: };
[; ;pic16f1824.h: 835: struct {
[; ;pic16f1824.h: 836: unsigned T1GSS :2;
[; ;pic16f1824.h: 837: unsigned :1;
[; ;pic16f1824.h: 838: unsigned T1GGO :1;
[; ;pic16f1824.h: 839: };
[; ;pic16f1824.h: 840: } T1GCONbits_t;
[; ;pic16f1824.h: 841: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1824.h: 896: extern volatile unsigned char TMR2 @ 0x01A;
"898
[; ;pic16f1824.h: 898: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1824.h: 901: typedef union {
[; ;pic16f1824.h: 902: struct {
[; ;pic16f1824.h: 903: unsigned TMR2 :8;
[; ;pic16f1824.h: 904: };
[; ;pic16f1824.h: 905: } TMR2bits_t;
[; ;pic16f1824.h: 906: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1824.h: 916: extern volatile unsigned char PR2 @ 0x01B;
"918
[; ;pic16f1824.h: 918: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1824.h: 921: typedef union {
[; ;pic16f1824.h: 922: struct {
[; ;pic16f1824.h: 923: unsigned PR2 :8;
[; ;pic16f1824.h: 924: };
[; ;pic16f1824.h: 925: } PR2bits_t;
[; ;pic16f1824.h: 926: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1824.h: 936: extern volatile unsigned char T2CON @ 0x01C;
"938
[; ;pic16f1824.h: 938: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1824.h: 941: typedef union {
[; ;pic16f1824.h: 942: struct {
[; ;pic16f1824.h: 943: unsigned T2CKPS0 :1;
[; ;pic16f1824.h: 944: unsigned T2CKPS1 :1;
[; ;pic16f1824.h: 945: unsigned TMR2ON :1;
[; ;pic16f1824.h: 946: unsigned T2OUTPS0 :1;
[; ;pic16f1824.h: 947: unsigned T2OUTPS1 :1;
[; ;pic16f1824.h: 948: unsigned T2OUTPS2 :1;
[; ;pic16f1824.h: 949: unsigned T2OUTPS3 :1;
[; ;pic16f1824.h: 950: };
[; ;pic16f1824.h: 951: struct {
[; ;pic16f1824.h: 952: unsigned T2CKPS :2;
[; ;pic16f1824.h: 953: unsigned :1;
[; ;pic16f1824.h: 954: unsigned T2OUTPS :4;
[; ;pic16f1824.h: 955: };
[; ;pic16f1824.h: 956: } T2CONbits_t;
[; ;pic16f1824.h: 957: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1824.h: 1007: extern volatile unsigned char CPSCON0 @ 0x01E;
"1009
[; ;pic16f1824.h: 1009: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16f1824.h: 1012: typedef union {
[; ;pic16f1824.h: 1013: struct {
[; ;pic16f1824.h: 1014: unsigned T0XCS :1;
[; ;pic16f1824.h: 1015: unsigned CPSOUT :1;
[; ;pic16f1824.h: 1016: unsigned CPSRNG0 :1;
[; ;pic16f1824.h: 1017: unsigned CPSRNG1 :1;
[; ;pic16f1824.h: 1018: unsigned :2;
[; ;pic16f1824.h: 1019: unsigned CPSRM :1;
[; ;pic16f1824.h: 1020: unsigned CPSON :1;
[; ;pic16f1824.h: 1021: };
[; ;pic16f1824.h: 1022: struct {
[; ;pic16f1824.h: 1023: unsigned :2;
[; ;pic16f1824.h: 1024: unsigned CPSRNG :2;
[; ;pic16f1824.h: 1025: };
[; ;pic16f1824.h: 1026: } CPSCON0bits_t;
[; ;pic16f1824.h: 1027: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16f1824.h: 1067: extern volatile unsigned char CPSCON1 @ 0x01F;
"1069
[; ;pic16f1824.h: 1069: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16f1824.h: 1072: typedef union {
[; ;pic16f1824.h: 1073: struct {
[; ;pic16f1824.h: 1074: unsigned CPSCH0 :1;
[; ;pic16f1824.h: 1075: unsigned CPSCH1 :1;
[; ;pic16f1824.h: 1076: unsigned CPSCH2 :1;
[; ;pic16f1824.h: 1077: unsigned CPSCH3 :1;
[; ;pic16f1824.h: 1078: };
[; ;pic16f1824.h: 1079: struct {
[; ;pic16f1824.h: 1080: unsigned CPSCH :3;
[; ;pic16f1824.h: 1081: };
[; ;pic16f1824.h: 1082: } CPSCON1bits_t;
[; ;pic16f1824.h: 1083: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16f1824.h: 1113: extern volatile unsigned char TRISA @ 0x08C;
"1115
[; ;pic16f1824.h: 1115: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1824.h: 1118: typedef union {
[; ;pic16f1824.h: 1119: struct {
[; ;pic16f1824.h: 1120: unsigned TRISA0 :1;
[; ;pic16f1824.h: 1121: unsigned TRISA1 :1;
[; ;pic16f1824.h: 1122: unsigned TRISA2 :1;
[; ;pic16f1824.h: 1123: unsigned TRISA3 :1;
[; ;pic16f1824.h: 1124: unsigned TRISA4 :1;
[; ;pic16f1824.h: 1125: unsigned TRISA5 :1;
[; ;pic16f1824.h: 1126: };
[; ;pic16f1824.h: 1127: } TRISAbits_t;
[; ;pic16f1824.h: 1128: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1824.h: 1163: extern volatile unsigned char TRISC @ 0x08E;
"1165
[; ;pic16f1824.h: 1165: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1824.h: 1168: typedef union {
[; ;pic16f1824.h: 1169: struct {
[; ;pic16f1824.h: 1170: unsigned TRISC0 :1;
[; ;pic16f1824.h: 1171: unsigned TRISC1 :1;
[; ;pic16f1824.h: 1172: unsigned TRISC2 :1;
[; ;pic16f1824.h: 1173: unsigned TRISC3 :1;
[; ;pic16f1824.h: 1174: unsigned TRISC4 :1;
[; ;pic16f1824.h: 1175: unsigned TRISC5 :1;
[; ;pic16f1824.h: 1176: };
[; ;pic16f1824.h: 1177: } TRISCbits_t;
[; ;pic16f1824.h: 1178: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1824.h: 1213: extern volatile unsigned char PIE1 @ 0x091;
"1215
[; ;pic16f1824.h: 1215: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1824.h: 1218: typedef union {
[; ;pic16f1824.h: 1219: struct {
[; ;pic16f1824.h: 1220: unsigned TMR1IE :1;
[; ;pic16f1824.h: 1221: unsigned TMR2IE :1;
[; ;pic16f1824.h: 1222: unsigned CCP1IE :1;
[; ;pic16f1824.h: 1223: unsigned SSP1IE :1;
[; ;pic16f1824.h: 1224: unsigned TXIE :1;
[; ;pic16f1824.h: 1225: unsigned RCIE :1;
[; ;pic16f1824.h: 1226: unsigned ADIE :1;
[; ;pic16f1824.h: 1227: unsigned TMR1GIE :1;
[; ;pic16f1824.h: 1228: };
[; ;pic16f1824.h: 1229: } PIE1bits_t;
[; ;pic16f1824.h: 1230: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1824.h: 1275: extern volatile unsigned char PIE2 @ 0x092;
"1277
[; ;pic16f1824.h: 1277: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1824.h: 1280: typedef union {
[; ;pic16f1824.h: 1281: struct {
[; ;pic16f1824.h: 1282: unsigned CCP2IE :1;
[; ;pic16f1824.h: 1283: unsigned :2;
[; ;pic16f1824.h: 1284: unsigned BCL1IE :1;
[; ;pic16f1824.h: 1285: unsigned EEIE :1;
[; ;pic16f1824.h: 1286: unsigned C1IE :1;
[; ;pic16f1824.h: 1287: unsigned C2IE :1;
[; ;pic16f1824.h: 1288: unsigned OSFIE :1;
[; ;pic16f1824.h: 1289: };
[; ;pic16f1824.h: 1290: } PIE2bits_t;
[; ;pic16f1824.h: 1291: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1824.h: 1326: extern volatile unsigned char PIE3 @ 0x093;
"1328
[; ;pic16f1824.h: 1328: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1824.h: 1331: typedef union {
[; ;pic16f1824.h: 1332: struct {
[; ;pic16f1824.h: 1333: unsigned :1;
[; ;pic16f1824.h: 1334: unsigned TMR4IE :1;
[; ;pic16f1824.h: 1335: unsigned :1;
[; ;pic16f1824.h: 1336: unsigned TMR6IE :1;
[; ;pic16f1824.h: 1337: unsigned CCP3IE :1;
[; ;pic16f1824.h: 1338: unsigned CCP4IE :1;
[; ;pic16f1824.h: 1339: };
[; ;pic16f1824.h: 1340: } PIE3bits_t;
[; ;pic16f1824.h: 1341: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1824.h: 1366: extern volatile unsigned char OPTION_REG @ 0x095;
"1368
[; ;pic16f1824.h: 1368: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1824.h: 1371: typedef union {
[; ;pic16f1824.h: 1372: struct {
[; ;pic16f1824.h: 1373: unsigned PS0 :1;
[; ;pic16f1824.h: 1374: unsigned PS1 :1;
[; ;pic16f1824.h: 1375: unsigned PS2 :1;
[; ;pic16f1824.h: 1376: unsigned PSA :1;
[; ;pic16f1824.h: 1377: unsigned TMR0SE :1;
[; ;pic16f1824.h: 1378: unsigned TMR0CS :1;
[; ;pic16f1824.h: 1379: unsigned INTEDG :1;
[; ;pic16f1824.h: 1380: unsigned nWPUEN :1;
[; ;pic16f1824.h: 1381: };
[; ;pic16f1824.h: 1382: struct {
[; ;pic16f1824.h: 1383: unsigned PS :3;
[; ;pic16f1824.h: 1384: unsigned :1;
[; ;pic16f1824.h: 1385: unsigned T0SE :1;
[; ;pic16f1824.h: 1386: unsigned T0CS :1;
[; ;pic16f1824.h: 1387: };
[; ;pic16f1824.h: 1388: } OPTION_REGbits_t;
[; ;pic16f1824.h: 1389: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1824.h: 1449: extern volatile unsigned char PCON @ 0x096;
"1451
[; ;pic16f1824.h: 1451: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1824.h: 1454: typedef union {
[; ;pic16f1824.h: 1455: struct {
[; ;pic16f1824.h: 1456: unsigned nBOR :1;
[; ;pic16f1824.h: 1457: unsigned nPOR :1;
[; ;pic16f1824.h: 1458: unsigned nRI :1;
[; ;pic16f1824.h: 1459: unsigned nRMCLR :1;
[; ;pic16f1824.h: 1460: unsigned :2;
[; ;pic16f1824.h: 1461: unsigned STKUNF :1;
[; ;pic16f1824.h: 1462: unsigned STKOVF :1;
[; ;pic16f1824.h: 1463: };
[; ;pic16f1824.h: 1464: } PCONbits_t;
[; ;pic16f1824.h: 1465: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1824.h: 1500: extern volatile unsigned char WDTCON @ 0x097;
"1502
[; ;pic16f1824.h: 1502: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1824.h: 1505: typedef union {
[; ;pic16f1824.h: 1506: struct {
[; ;pic16f1824.h: 1507: unsigned SWDTEN :1;
[; ;pic16f1824.h: 1508: unsigned WDTPS0 :1;
[; ;pic16f1824.h: 1509: unsigned WDTPS1 :1;
[; ;pic16f1824.h: 1510: unsigned WDTPS2 :1;
[; ;pic16f1824.h: 1511: unsigned WDTPS3 :1;
[; ;pic16f1824.h: 1512: unsigned WDTPS4 :1;
[; ;pic16f1824.h: 1513: };
[; ;pic16f1824.h: 1514: struct {
[; ;pic16f1824.h: 1515: unsigned :1;
[; ;pic16f1824.h: 1516: unsigned WDTPS :5;
[; ;pic16f1824.h: 1517: };
[; ;pic16f1824.h: 1518: } WDTCONbits_t;
[; ;pic16f1824.h: 1519: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1824.h: 1559: extern volatile unsigned char OSCTUNE @ 0x098;
"1561
[; ;pic16f1824.h: 1561: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1824.h: 1564: typedef union {
[; ;pic16f1824.h: 1565: struct {
[; ;pic16f1824.h: 1566: unsigned TUN0 :1;
[; ;pic16f1824.h: 1567: unsigned TUN1 :1;
[; ;pic16f1824.h: 1568: unsigned TUN2 :1;
[; ;pic16f1824.h: 1569: unsigned TUN3 :1;
[; ;pic16f1824.h: 1570: unsigned TUN4 :1;
[; ;pic16f1824.h: 1571: unsigned TUN5 :1;
[; ;pic16f1824.h: 1572: };
[; ;pic16f1824.h: 1573: struct {
[; ;pic16f1824.h: 1574: unsigned TUN :6;
[; ;pic16f1824.h: 1575: };
[; ;pic16f1824.h: 1576: } OSCTUNEbits_t;
[; ;pic16f1824.h: 1577: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1824.h: 1617: extern volatile unsigned char OSCCON @ 0x099;
"1619
[; ;pic16f1824.h: 1619: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1824.h: 1622: typedef union {
[; ;pic16f1824.h: 1623: struct {
[; ;pic16f1824.h: 1624: unsigned SCS0 :1;
[; ;pic16f1824.h: 1625: unsigned SCS1 :1;
[; ;pic16f1824.h: 1626: unsigned :1;
[; ;pic16f1824.h: 1627: unsigned IRCF0 :1;
[; ;pic16f1824.h: 1628: unsigned IRCF1 :1;
[; ;pic16f1824.h: 1629: unsigned IRCF2 :1;
[; ;pic16f1824.h: 1630: unsigned IRCF3 :1;
[; ;pic16f1824.h: 1631: unsigned SPLLEN :1;
[; ;pic16f1824.h: 1632: };
[; ;pic16f1824.h: 1633: struct {
[; ;pic16f1824.h: 1634: unsigned SCS :2;
[; ;pic16f1824.h: 1635: unsigned :1;
[; ;pic16f1824.h: 1636: unsigned IRCF :4;
[; ;pic16f1824.h: 1637: };
[; ;pic16f1824.h: 1638: } OSCCONbits_t;
[; ;pic16f1824.h: 1639: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1824.h: 1689: extern volatile unsigned char OSCSTAT @ 0x09A;
"1691
[; ;pic16f1824.h: 1691: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1824.h: 1694: typedef union {
[; ;pic16f1824.h: 1695: struct {
[; ;pic16f1824.h: 1696: unsigned HFIOFS :1;
[; ;pic16f1824.h: 1697: unsigned LFIOFR :1;
[; ;pic16f1824.h: 1698: unsigned MFIOFR :1;
[; ;pic16f1824.h: 1699: unsigned HFIOFL :1;
[; ;pic16f1824.h: 1700: unsigned HFIOFR :1;
[; ;pic16f1824.h: 1701: unsigned OSTS :1;
[; ;pic16f1824.h: 1702: unsigned PLLR :1;
[; ;pic16f1824.h: 1703: unsigned T1OSCR :1;
[; ;pic16f1824.h: 1704: };
[; ;pic16f1824.h: 1705: } OSCSTATbits_t;
[; ;pic16f1824.h: 1706: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1824.h: 1751: extern volatile unsigned short ADRES @ 0x09B;
"1753
[; ;pic16f1824.h: 1753: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1824.h: 1758: extern volatile unsigned char ADRESL @ 0x09B;
"1760
[; ;pic16f1824.h: 1760: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1824.h: 1763: typedef union {
[; ;pic16f1824.h: 1764: struct {
[; ;pic16f1824.h: 1765: unsigned ADRESL :8;
[; ;pic16f1824.h: 1766: };
[; ;pic16f1824.h: 1767: } ADRESLbits_t;
[; ;pic16f1824.h: 1768: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1824.h: 1778: extern volatile unsigned char ADRESH @ 0x09C;
"1780
[; ;pic16f1824.h: 1780: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1824.h: 1783: typedef union {
[; ;pic16f1824.h: 1784: struct {
[; ;pic16f1824.h: 1785: unsigned ADRESH :8;
[; ;pic16f1824.h: 1786: };
[; ;pic16f1824.h: 1787: } ADRESHbits_t;
[; ;pic16f1824.h: 1788: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1824.h: 1798: extern volatile unsigned char ADCON0 @ 0x09D;
"1800
[; ;pic16f1824.h: 1800: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1824.h: 1803: typedef union {
[; ;pic16f1824.h: 1804: struct {
[; ;pic16f1824.h: 1805: unsigned ADON :1;
[; ;pic16f1824.h: 1806: unsigned GO_nDONE :1;
[; ;pic16f1824.h: 1807: unsigned CHS0 :1;
[; ;pic16f1824.h: 1808: unsigned CHS1 :1;
[; ;pic16f1824.h: 1809: unsigned CHS2 :1;
[; ;pic16f1824.h: 1810: unsigned CHS3 :1;
[; ;pic16f1824.h: 1811: unsigned CHS4 :1;
[; ;pic16f1824.h: 1812: };
[; ;pic16f1824.h: 1813: struct {
[; ;pic16f1824.h: 1814: unsigned :1;
[; ;pic16f1824.h: 1815: unsigned ADGO :1;
[; ;pic16f1824.h: 1816: unsigned CHS :5;
[; ;pic16f1824.h: 1817: };
[; ;pic16f1824.h: 1818: struct {
[; ;pic16f1824.h: 1819: unsigned :1;
[; ;pic16f1824.h: 1820: unsigned GO :1;
[; ;pic16f1824.h: 1821: };
[; ;pic16f1824.h: 1822: } ADCON0bits_t;
[; ;pic16f1824.h: 1823: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1824.h: 1878: extern volatile unsigned char ADCON1 @ 0x09E;
"1880
[; ;pic16f1824.h: 1880: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1824.h: 1883: typedef union {
[; ;pic16f1824.h: 1884: struct {
[; ;pic16f1824.h: 1885: unsigned ADPREF0 :1;
[; ;pic16f1824.h: 1886: unsigned ADPREF1 :1;
[; ;pic16f1824.h: 1887: unsigned ADNREF :1;
[; ;pic16f1824.h: 1888: unsigned :1;
[; ;pic16f1824.h: 1889: unsigned ADCS0 :1;
[; ;pic16f1824.h: 1890: unsigned ADCS1 :1;
[; ;pic16f1824.h: 1891: unsigned ADCS2 :1;
[; ;pic16f1824.h: 1892: unsigned ADFM :1;
[; ;pic16f1824.h: 1893: };
[; ;pic16f1824.h: 1894: struct {
[; ;pic16f1824.h: 1895: unsigned ADPREF :2;
[; ;pic16f1824.h: 1896: unsigned :2;
[; ;pic16f1824.h: 1897: unsigned ADCS :3;
[; ;pic16f1824.h: 1898: };
[; ;pic16f1824.h: 1899: } ADCON1bits_t;
[; ;pic16f1824.h: 1900: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1824.h: 1950: extern volatile unsigned char LATA @ 0x10C;
"1952
[; ;pic16f1824.h: 1952: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1824.h: 1955: typedef union {
[; ;pic16f1824.h: 1956: struct {
[; ;pic16f1824.h: 1957: unsigned LATA0 :1;
[; ;pic16f1824.h: 1958: unsigned LATA1 :1;
[; ;pic16f1824.h: 1959: unsigned LATA2 :1;
[; ;pic16f1824.h: 1960: unsigned :1;
[; ;pic16f1824.h: 1961: unsigned LATA4 :1;
[; ;pic16f1824.h: 1962: unsigned LATA5 :1;
[; ;pic16f1824.h: 1963: };
[; ;pic16f1824.h: 1964: } LATAbits_t;
[; ;pic16f1824.h: 1965: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1824.h: 1995: extern volatile unsigned char LATC @ 0x10E;
"1997
[; ;pic16f1824.h: 1997: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1824.h: 2000: typedef union {
[; ;pic16f1824.h: 2001: struct {
[; ;pic16f1824.h: 2002: unsigned LATC0 :1;
[; ;pic16f1824.h: 2003: unsigned LATC1 :1;
[; ;pic16f1824.h: 2004: unsigned LATC2 :1;
[; ;pic16f1824.h: 2005: unsigned LATC3 :1;
[; ;pic16f1824.h: 2006: unsigned LATC4 :1;
[; ;pic16f1824.h: 2007: unsigned LATC5 :1;
[; ;pic16f1824.h: 2008: };
[; ;pic16f1824.h: 2009: } LATCbits_t;
[; ;pic16f1824.h: 2010: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1824.h: 2045: extern volatile unsigned char CM1CON0 @ 0x111;
"2047
[; ;pic16f1824.h: 2047: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1824.h: 2050: typedef union {
[; ;pic16f1824.h: 2051: struct {
[; ;pic16f1824.h: 2052: unsigned C1SYNC :1;
[; ;pic16f1824.h: 2053: unsigned C1HYS :1;
[; ;pic16f1824.h: 2054: unsigned C1SP :1;
[; ;pic16f1824.h: 2055: unsigned :1;
[; ;pic16f1824.h: 2056: unsigned C1POL :1;
[; ;pic16f1824.h: 2057: unsigned C1OE :1;
[; ;pic16f1824.h: 2058: unsigned C1OUT :1;
[; ;pic16f1824.h: 2059: unsigned C1ON :1;
[; ;pic16f1824.h: 2060: };
[; ;pic16f1824.h: 2061: } CM1CON0bits_t;
[; ;pic16f1824.h: 2062: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1824.h: 2102: extern volatile unsigned char CM1CON1 @ 0x112;
"2104
[; ;pic16f1824.h: 2104: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1824.h: 2107: typedef union {
[; ;pic16f1824.h: 2108: struct {
[; ;pic16f1824.h: 2109: unsigned C1NCH0 :1;
[; ;pic16f1824.h: 2110: unsigned C1NCH1 :1;
[; ;pic16f1824.h: 2111: unsigned :2;
[; ;pic16f1824.h: 2112: unsigned C1PCH0 :1;
[; ;pic16f1824.h: 2113: unsigned C1PCH1 :1;
[; ;pic16f1824.h: 2114: unsigned C1INTN :1;
[; ;pic16f1824.h: 2115: unsigned C1INTP :1;
[; ;pic16f1824.h: 2116: };
[; ;pic16f1824.h: 2117: struct {
[; ;pic16f1824.h: 2118: unsigned C1NCH :2;
[; ;pic16f1824.h: 2119: unsigned :2;
[; ;pic16f1824.h: 2120: unsigned C1PCH :2;
[; ;pic16f1824.h: 2121: };
[; ;pic16f1824.h: 2122: } CM1CON1bits_t;
[; ;pic16f1824.h: 2123: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1824.h: 2168: extern volatile unsigned char CM2CON0 @ 0x113;
"2170
[; ;pic16f1824.h: 2170: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1824.h: 2173: typedef union {
[; ;pic16f1824.h: 2174: struct {
[; ;pic16f1824.h: 2175: unsigned C2SYNC :1;
[; ;pic16f1824.h: 2176: unsigned C2HYS :1;
[; ;pic16f1824.h: 2177: unsigned C2SP :1;
[; ;pic16f1824.h: 2178: unsigned :1;
[; ;pic16f1824.h: 2179: unsigned C2POL :1;
[; ;pic16f1824.h: 2180: unsigned C2OE :1;
[; ;pic16f1824.h: 2181: unsigned C2OUT :1;
[; ;pic16f1824.h: 2182: unsigned C2ON :1;
[; ;pic16f1824.h: 2183: };
[; ;pic16f1824.h: 2184: } CM2CON0bits_t;
[; ;pic16f1824.h: 2185: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1824.h: 2225: extern volatile unsigned char CM2CON1 @ 0x114;
"2227
[; ;pic16f1824.h: 2227: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1824.h: 2230: typedef union {
[; ;pic16f1824.h: 2231: struct {
[; ;pic16f1824.h: 2232: unsigned C2NCH0 :1;
[; ;pic16f1824.h: 2233: unsigned C2NCH1 :1;
[; ;pic16f1824.h: 2234: unsigned :2;
[; ;pic16f1824.h: 2235: unsigned C2PCH0 :1;
[; ;pic16f1824.h: 2236: unsigned C2PCH1 :1;
[; ;pic16f1824.h: 2237: unsigned C2INTN :1;
[; ;pic16f1824.h: 2238: unsigned C2INTP :1;
[; ;pic16f1824.h: 2239: };
[; ;pic16f1824.h: 2240: struct {
[; ;pic16f1824.h: 2241: unsigned C2NCH :2;
[; ;pic16f1824.h: 2242: unsigned :2;
[; ;pic16f1824.h: 2243: unsigned C2PCH :2;
[; ;pic16f1824.h: 2244: };
[; ;pic16f1824.h: 2245: } CM2CON1bits_t;
[; ;pic16f1824.h: 2246: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1824.h: 2291: extern volatile unsigned char CMOUT @ 0x115;
"2293
[; ;pic16f1824.h: 2293: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1824.h: 2296: typedef union {
[; ;pic16f1824.h: 2297: struct {
[; ;pic16f1824.h: 2298: unsigned MC1OUT :1;
[; ;pic16f1824.h: 2299: unsigned MC2OUT :1;
[; ;pic16f1824.h: 2300: };
[; ;pic16f1824.h: 2301: } CMOUTbits_t;
[; ;pic16f1824.h: 2302: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1824.h: 2317: extern volatile unsigned char BORCON @ 0x116;
"2319
[; ;pic16f1824.h: 2319: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1824.h: 2322: typedef union {
[; ;pic16f1824.h: 2323: struct {
[; ;pic16f1824.h: 2324: unsigned BORRDY :1;
[; ;pic16f1824.h: 2325: unsigned :6;
[; ;pic16f1824.h: 2326: unsigned SBOREN :1;
[; ;pic16f1824.h: 2327: };
[; ;pic16f1824.h: 2328: } BORCONbits_t;
[; ;pic16f1824.h: 2329: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1824.h: 2344: extern volatile unsigned char FVRCON @ 0x117;
"2346
[; ;pic16f1824.h: 2346: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1824.h: 2349: typedef union {
[; ;pic16f1824.h: 2350: struct {
[; ;pic16f1824.h: 2351: unsigned ADFVR0 :1;
[; ;pic16f1824.h: 2352: unsigned ADFVR1 :1;
[; ;pic16f1824.h: 2353: unsigned CDAFVR0 :1;
[; ;pic16f1824.h: 2354: unsigned CDAFVR1 :1;
[; ;pic16f1824.h: 2355: unsigned TSRNG :1;
[; ;pic16f1824.h: 2356: unsigned TSEN :1;
[; ;pic16f1824.h: 2357: unsigned FVRRDY :1;
[; ;pic16f1824.h: 2358: unsigned FVREN :1;
[; ;pic16f1824.h: 2359: };
[; ;pic16f1824.h: 2360: struct {
[; ;pic16f1824.h: 2361: unsigned ADFVR :2;
[; ;pic16f1824.h: 2362: unsigned CDAFVR :2;
[; ;pic16f1824.h: 2363: };
[; ;pic16f1824.h: 2364: } FVRCONbits_t;
[; ;pic16f1824.h: 2365: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1824.h: 2420: extern volatile unsigned char DACCON0 @ 0x118;
"2422
[; ;pic16f1824.h: 2422: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1824.h: 2425: typedef union {
[; ;pic16f1824.h: 2426: struct {
[; ;pic16f1824.h: 2427: unsigned DACNSS :1;
[; ;pic16f1824.h: 2428: unsigned :1;
[; ;pic16f1824.h: 2429: unsigned DACPSS0 :1;
[; ;pic16f1824.h: 2430: unsigned DACPSS1 :1;
[; ;pic16f1824.h: 2431: unsigned :1;
[; ;pic16f1824.h: 2432: unsigned DACOE :1;
[; ;pic16f1824.h: 2433: unsigned DACLPS :1;
[; ;pic16f1824.h: 2434: unsigned DACEN :1;
[; ;pic16f1824.h: 2435: };
[; ;pic16f1824.h: 2436: struct {
[; ;pic16f1824.h: 2437: unsigned :2;
[; ;pic16f1824.h: 2438: unsigned DACPSS :2;
[; ;pic16f1824.h: 2439: };
[; ;pic16f1824.h: 2440: } DACCON0bits_t;
[; ;pic16f1824.h: 2441: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1824.h: 2481: extern volatile unsigned char DACCON1 @ 0x119;
"2483
[; ;pic16f1824.h: 2483: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1824.h: 2486: typedef union {
[; ;pic16f1824.h: 2487: struct {
[; ;pic16f1824.h: 2488: unsigned DACR0 :1;
[; ;pic16f1824.h: 2489: unsigned DACR1 :1;
[; ;pic16f1824.h: 2490: unsigned DACR2 :1;
[; ;pic16f1824.h: 2491: unsigned DACR3 :1;
[; ;pic16f1824.h: 2492: unsigned DACR4 :1;
[; ;pic16f1824.h: 2493: };
[; ;pic16f1824.h: 2494: struct {
[; ;pic16f1824.h: 2495: unsigned DACR :5;
[; ;pic16f1824.h: 2496: };
[; ;pic16f1824.h: 2497: } DACCON1bits_t;
[; ;pic16f1824.h: 2498: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1824.h: 2533: extern volatile unsigned char SRCON0 @ 0x11A;
"2535
[; ;pic16f1824.h: 2535: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16f1824.h: 2538: typedef union {
[; ;pic16f1824.h: 2539: struct {
[; ;pic16f1824.h: 2540: unsigned SRPR :1;
[; ;pic16f1824.h: 2541: unsigned SRPS :1;
[; ;pic16f1824.h: 2542: unsigned SRNQEN :1;
[; ;pic16f1824.h: 2543: unsigned SRQEN :1;
[; ;pic16f1824.h: 2544: unsigned SRCLK0 :1;
[; ;pic16f1824.h: 2545: unsigned SRCLK1 :1;
[; ;pic16f1824.h: 2546: unsigned SRCLK2 :1;
[; ;pic16f1824.h: 2547: unsigned SRLEN :1;
[; ;pic16f1824.h: 2548: };
[; ;pic16f1824.h: 2549: struct {
[; ;pic16f1824.h: 2550: unsigned :4;
[; ;pic16f1824.h: 2551: unsigned SRCLK :3;
[; ;pic16f1824.h: 2552: };
[; ;pic16f1824.h: 2553: } SRCON0bits_t;
[; ;pic16f1824.h: 2554: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16f1824.h: 2604: extern volatile unsigned char SRCON1 @ 0x11B;
"2606
[; ;pic16f1824.h: 2606: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16f1824.h: 2609: typedef union {
[; ;pic16f1824.h: 2610: struct {
[; ;pic16f1824.h: 2611: unsigned SRRC1E :1;
[; ;pic16f1824.h: 2612: unsigned SRRC2E :1;
[; ;pic16f1824.h: 2613: unsigned SRRCKE :1;
[; ;pic16f1824.h: 2614: unsigned SRRPE :1;
[; ;pic16f1824.h: 2615: unsigned SRSC1E :1;
[; ;pic16f1824.h: 2616: unsigned SRSC2E :1;
[; ;pic16f1824.h: 2617: unsigned SRSCKE :1;
[; ;pic16f1824.h: 2618: unsigned SRSPE :1;
[; ;pic16f1824.h: 2619: };
[; ;pic16f1824.h: 2620: } SRCON1bits_t;
[; ;pic16f1824.h: 2621: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16f1824.h: 2666: extern volatile unsigned char APFCON0 @ 0x11D;
"2668
[; ;pic16f1824.h: 2668: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic16f1824.h: 2671: typedef union {
[; ;pic16f1824.h: 2672: struct {
[; ;pic16f1824.h: 2673: unsigned :2;
[; ;pic16f1824.h: 2674: unsigned TXCKSEL :1;
[; ;pic16f1824.h: 2675: unsigned T1GSEL :1;
[; ;pic16f1824.h: 2676: unsigned :1;
[; ;pic16f1824.h: 2677: unsigned SSSEL :1;
[; ;pic16f1824.h: 2678: unsigned SDOSEL :1;
[; ;pic16f1824.h: 2679: unsigned RXDTSEL :1;
[; ;pic16f1824.h: 2680: };
[; ;pic16f1824.h: 2681: struct {
[; ;pic16f1824.h: 2682: unsigned :5;
[; ;pic16f1824.h: 2683: unsigned SS1SEL :1;
[; ;pic16f1824.h: 2684: unsigned SDO1SEL :1;
[; ;pic16f1824.h: 2685: };
[; ;pic16f1824.h: 2686: } APFCON0bits_t;
[; ;pic16f1824.h: 2687: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic16f1824.h: 2727: extern volatile unsigned char APFCON1 @ 0x11E;
"2729
[; ;pic16f1824.h: 2729: asm("APFCON1 equ 011Eh");
[; <" APFCON1 equ 011Eh ;# ">
[; ;pic16f1824.h: 2732: typedef union {
[; ;pic16f1824.h: 2733: struct {
[; ;pic16f1824.h: 2734: unsigned CCP2SEL :1;
[; ;pic16f1824.h: 2735: unsigned P2BSEL :1;
[; ;pic16f1824.h: 2736: unsigned P1CSEL :1;
[; ;pic16f1824.h: 2737: unsigned P1DSEL :1;
[; ;pic16f1824.h: 2738: };
[; ;pic16f1824.h: 2739: } APFCON1bits_t;
[; ;pic16f1824.h: 2740: extern volatile APFCON1bits_t APFCON1bits @ 0x11E;
[; ;pic16f1824.h: 2765: extern volatile unsigned char ANSELA @ 0x18C;
"2767
[; ;pic16f1824.h: 2767: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1824.h: 2770: typedef union {
[; ;pic16f1824.h: 2771: struct {
[; ;pic16f1824.h: 2772: unsigned ANSA0 :1;
[; ;pic16f1824.h: 2773: unsigned ANSA1 :1;
[; ;pic16f1824.h: 2774: unsigned ANSA2 :1;
[; ;pic16f1824.h: 2775: unsigned :1;
[; ;pic16f1824.h: 2776: unsigned ANSA4 :1;
[; ;pic16f1824.h: 2777: };
[; ;pic16f1824.h: 2778: struct {
[; ;pic16f1824.h: 2779: unsigned ANSELA :5;
[; ;pic16f1824.h: 2780: };
[; ;pic16f1824.h: 2781: } ANSELAbits_t;
[; ;pic16f1824.h: 2782: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1824.h: 2812: extern volatile unsigned char ANSELC @ 0x18E;
"2814
[; ;pic16f1824.h: 2814: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1824.h: 2817: typedef union {
[; ;pic16f1824.h: 2818: struct {
[; ;pic16f1824.h: 2819: unsigned ANSC0 :1;
[; ;pic16f1824.h: 2820: unsigned ANSC1 :1;
[; ;pic16f1824.h: 2821: unsigned ANSC2 :1;
[; ;pic16f1824.h: 2822: unsigned ANSC3 :1;
[; ;pic16f1824.h: 2823: };
[; ;pic16f1824.h: 2824: struct {
[; ;pic16f1824.h: 2825: unsigned ANSELC :4;
[; ;pic16f1824.h: 2826: };
[; ;pic16f1824.h: 2827: } ANSELCbits_t;
[; ;pic16f1824.h: 2828: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1824.h: 2858: extern volatile unsigned short EEADR @ 0x191;
"2860
[; ;pic16f1824.h: 2860: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16f1824.h: 2865: extern volatile unsigned char EEADRL @ 0x191;
"2867
[; ;pic16f1824.h: 2867: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16f1824.h: 2870: typedef union {
[; ;pic16f1824.h: 2871: struct {
[; ;pic16f1824.h: 2872: unsigned EEADRL :8;
[; ;pic16f1824.h: 2873: };
[; ;pic16f1824.h: 2874: } EEADRLbits_t;
[; ;pic16f1824.h: 2875: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16f1824.h: 2885: extern volatile unsigned char EEADRH @ 0x192;
"2887
[; ;pic16f1824.h: 2887: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16f1824.h: 2890: typedef union {
[; ;pic16f1824.h: 2891: struct {
[; ;pic16f1824.h: 2892: unsigned EEADRH :7;
[; ;pic16f1824.h: 2893: };
[; ;pic16f1824.h: 2894: } EEADRHbits_t;
[; ;pic16f1824.h: 2895: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16f1824.h: 2905: extern volatile unsigned short EEDAT @ 0x193;
"2907
[; ;pic16f1824.h: 2907: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16f1824.h: 2912: extern volatile unsigned char EEDATL @ 0x193;
"2914
[; ;pic16f1824.h: 2914: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16f1824.h: 2917: extern volatile unsigned char EEDATA @ 0x193;
"2919
[; ;pic16f1824.h: 2919: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16f1824.h: 2922: typedef union {
[; ;pic16f1824.h: 2923: struct {
[; ;pic16f1824.h: 2924: unsigned EEDATL :8;
[; ;pic16f1824.h: 2925: };
[; ;pic16f1824.h: 2926: } EEDATLbits_t;
[; ;pic16f1824.h: 2927: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16f1824.h: 2935: typedef union {
[; ;pic16f1824.h: 2936: struct {
[; ;pic16f1824.h: 2937: unsigned EEDATL :8;
[; ;pic16f1824.h: 2938: };
[; ;pic16f1824.h: 2939: } EEDATAbits_t;
[; ;pic16f1824.h: 2940: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16f1824.h: 2950: extern volatile unsigned char EEDATH @ 0x194;
"2952
[; ;pic16f1824.h: 2952: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16f1824.h: 2955: typedef union {
[; ;pic16f1824.h: 2956: struct {
[; ;pic16f1824.h: 2957: unsigned EEDATH :6;
[; ;pic16f1824.h: 2958: };
[; ;pic16f1824.h: 2959: } EEDATHbits_t;
[; ;pic16f1824.h: 2960: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16f1824.h: 2970: extern volatile unsigned char EECON1 @ 0x195;
"2972
[; ;pic16f1824.h: 2972: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16f1824.h: 2975: typedef union {
[; ;pic16f1824.h: 2976: struct {
[; ;pic16f1824.h: 2977: unsigned RD :1;
[; ;pic16f1824.h: 2978: unsigned WR :1;
[; ;pic16f1824.h: 2979: unsigned WREN :1;
[; ;pic16f1824.h: 2980: unsigned WRERR :1;
[; ;pic16f1824.h: 2981: unsigned FREE :1;
[; ;pic16f1824.h: 2982: unsigned LWLO :1;
[; ;pic16f1824.h: 2983: unsigned CFGS :1;
[; ;pic16f1824.h: 2984: unsigned EEPGD :1;
[; ;pic16f1824.h: 2985: };
[; ;pic16f1824.h: 2986: } EECON1bits_t;
[; ;pic16f1824.h: 2987: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16f1824.h: 3032: extern volatile unsigned char EECON2 @ 0x196;
"3034
[; ;pic16f1824.h: 3034: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16f1824.h: 3037: typedef union {
[; ;pic16f1824.h: 3038: struct {
[; ;pic16f1824.h: 3039: unsigned EECON2 :8;
[; ;pic16f1824.h: 3040: };
[; ;pic16f1824.h: 3041: } EECON2bits_t;
[; ;pic16f1824.h: 3042: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16f1824.h: 3052: extern volatile unsigned char RCREG @ 0x199;
"3054
[; ;pic16f1824.h: 3054: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1824.h: 3057: typedef union {
[; ;pic16f1824.h: 3058: struct {
[; ;pic16f1824.h: 3059: unsigned RCREG :8;
[; ;pic16f1824.h: 3060: };
[; ;pic16f1824.h: 3061: } RCREGbits_t;
[; ;pic16f1824.h: 3062: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1824.h: 3072: extern volatile unsigned char TXREG @ 0x19A;
"3074
[; ;pic16f1824.h: 3074: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1824.h: 3077: typedef union {
[; ;pic16f1824.h: 3078: struct {
[; ;pic16f1824.h: 3079: unsigned TXREG :8;
[; ;pic16f1824.h: 3080: };
[; ;pic16f1824.h: 3081: } TXREGbits_t;
[; ;pic16f1824.h: 3082: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1824.h: 3092: extern volatile unsigned short SP1BRG @ 0x19B;
"3094
[; ;pic16f1824.h: 3094: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1824.h: 3099: extern volatile unsigned char SP1BRGL @ 0x19B;
"3101
[; ;pic16f1824.h: 3101: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1824.h: 3104: extern volatile unsigned char SPBRG @ 0x19B;
"3106
[; ;pic16f1824.h: 3106: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1824.h: 3108: extern volatile unsigned char SPBRGL @ 0x19B;
"3110
[; ;pic16f1824.h: 3110: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1824.h: 3113: typedef union {
[; ;pic16f1824.h: 3114: struct {
[; ;pic16f1824.h: 3115: unsigned SPBRGL :8;
[; ;pic16f1824.h: 3116: };
[; ;pic16f1824.h: 3117: } SP1BRGLbits_t;
[; ;pic16f1824.h: 3118: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1824.h: 3126: typedef union {
[; ;pic16f1824.h: 3127: struct {
[; ;pic16f1824.h: 3128: unsigned SPBRGL :8;
[; ;pic16f1824.h: 3129: };
[; ;pic16f1824.h: 3130: } SPBRGbits_t;
[; ;pic16f1824.h: 3131: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1824.h: 3138: typedef union {
[; ;pic16f1824.h: 3139: struct {
[; ;pic16f1824.h: 3140: unsigned SPBRGL :8;
[; ;pic16f1824.h: 3141: };
[; ;pic16f1824.h: 3142: } SPBRGLbits_t;
[; ;pic16f1824.h: 3143: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1824.h: 3153: extern volatile unsigned char SP1BRGH @ 0x19C;
"3155
[; ;pic16f1824.h: 3155: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1824.h: 3158: extern volatile unsigned char SPBRGH @ 0x19C;
"3160
[; ;pic16f1824.h: 3160: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1824.h: 3163: typedef union {
[; ;pic16f1824.h: 3164: struct {
[; ;pic16f1824.h: 3165: unsigned SPBRGH :8;
[; ;pic16f1824.h: 3166: };
[; ;pic16f1824.h: 3167: } SP1BRGHbits_t;
[; ;pic16f1824.h: 3168: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1824.h: 3176: typedef union {
[; ;pic16f1824.h: 3177: struct {
[; ;pic16f1824.h: 3178: unsigned SPBRGH :8;
[; ;pic16f1824.h: 3179: };
[; ;pic16f1824.h: 3180: } SPBRGHbits_t;
[; ;pic16f1824.h: 3181: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1824.h: 3191: extern volatile unsigned char RCSTA @ 0x19D;
"3193
[; ;pic16f1824.h: 3193: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1824.h: 3196: typedef union {
[; ;pic16f1824.h: 3197: struct {
[; ;pic16f1824.h: 3198: unsigned RX9D :1;
[; ;pic16f1824.h: 3199: unsigned OERR :1;
[; ;pic16f1824.h: 3200: unsigned FERR :1;
[; ;pic16f1824.h: 3201: unsigned ADDEN :1;
[; ;pic16f1824.h: 3202: unsigned CREN :1;
[; ;pic16f1824.h: 3203: unsigned SREN :1;
[; ;pic16f1824.h: 3204: unsigned RX9 :1;
[; ;pic16f1824.h: 3205: unsigned SPEN :1;
[; ;pic16f1824.h: 3206: };
[; ;pic16f1824.h: 3207: } RCSTAbits_t;
[; ;pic16f1824.h: 3208: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1824.h: 3253: extern volatile unsigned char TXSTA @ 0x19E;
"3255
[; ;pic16f1824.h: 3255: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1824.h: 3258: typedef union {
[; ;pic16f1824.h: 3259: struct {
[; ;pic16f1824.h: 3260: unsigned TX9D :1;
[; ;pic16f1824.h: 3261: unsigned TRMT :1;
[; ;pic16f1824.h: 3262: unsigned BRGH :1;
[; ;pic16f1824.h: 3263: unsigned SENDB :1;
[; ;pic16f1824.h: 3264: unsigned SYNC :1;
[; ;pic16f1824.h: 3265: unsigned TXEN :1;
[; ;pic16f1824.h: 3266: unsigned TX9 :1;
[; ;pic16f1824.h: 3267: unsigned CSRC :1;
[; ;pic16f1824.h: 3268: };
[; ;pic16f1824.h: 3269: } TXSTAbits_t;
[; ;pic16f1824.h: 3270: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1824.h: 3315: extern volatile unsigned char BAUDCON @ 0x19F;
"3317
[; ;pic16f1824.h: 3317: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1824.h: 3320: typedef union {
[; ;pic16f1824.h: 3321: struct {
[; ;pic16f1824.h: 3322: unsigned ABDEN :1;
[; ;pic16f1824.h: 3323: unsigned WUE :1;
[; ;pic16f1824.h: 3324: unsigned :1;
[; ;pic16f1824.h: 3325: unsigned BRG16 :1;
[; ;pic16f1824.h: 3326: unsigned SCKP :1;
[; ;pic16f1824.h: 3327: unsigned :1;
[; ;pic16f1824.h: 3328: unsigned RCIDL :1;
[; ;pic16f1824.h: 3329: unsigned ABDOVF :1;
[; ;pic16f1824.h: 3330: };
[; ;pic16f1824.h: 3331: } BAUDCONbits_t;
[; ;pic16f1824.h: 3332: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1824.h: 3367: extern volatile unsigned char WPUA @ 0x20C;
"3369
[; ;pic16f1824.h: 3369: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1824.h: 3372: typedef union {
[; ;pic16f1824.h: 3373: struct {
[; ;pic16f1824.h: 3374: unsigned WPUA0 :1;
[; ;pic16f1824.h: 3375: unsigned WPUA1 :1;
[; ;pic16f1824.h: 3376: unsigned WPUA2 :1;
[; ;pic16f1824.h: 3377: unsigned WPUA3 :1;
[; ;pic16f1824.h: 3378: unsigned WPUA4 :1;
[; ;pic16f1824.h: 3379: unsigned WPUA5 :1;
[; ;pic16f1824.h: 3380: };
[; ;pic16f1824.h: 3381: struct {
[; ;pic16f1824.h: 3382: unsigned WPUA :6;
[; ;pic16f1824.h: 3383: };
[; ;pic16f1824.h: 3384: } WPUAbits_t;
[; ;pic16f1824.h: 3385: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1824.h: 3425: extern volatile unsigned char WPUC @ 0x20E;
"3427
[; ;pic16f1824.h: 3427: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1824.h: 3430: typedef union {
[; ;pic16f1824.h: 3431: struct {
[; ;pic16f1824.h: 3432: unsigned WPUC0 :1;
[; ;pic16f1824.h: 3433: unsigned WPUC1 :1;
[; ;pic16f1824.h: 3434: unsigned WPUC2 :1;
[; ;pic16f1824.h: 3435: unsigned WPUC3 :1;
[; ;pic16f1824.h: 3436: unsigned WPUC4 :1;
[; ;pic16f1824.h: 3437: unsigned WPUC5 :1;
[; ;pic16f1824.h: 3438: };
[; ;pic16f1824.h: 3439: } WPUCbits_t;
[; ;pic16f1824.h: 3440: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1824.h: 3475: extern volatile unsigned char SSP1BUF @ 0x211;
"3477
[; ;pic16f1824.h: 3477: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1824.h: 3480: extern volatile unsigned char SSPBUF @ 0x211;
"3482
[; ;pic16f1824.h: 3482: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1824.h: 3485: typedef union {
[; ;pic16f1824.h: 3486: struct {
[; ;pic16f1824.h: 3487: unsigned SSPBUF :8;
[; ;pic16f1824.h: 3488: };
[; ;pic16f1824.h: 3489: } SSP1BUFbits_t;
[; ;pic16f1824.h: 3490: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1824.h: 3498: typedef union {
[; ;pic16f1824.h: 3499: struct {
[; ;pic16f1824.h: 3500: unsigned SSPBUF :8;
[; ;pic16f1824.h: 3501: };
[; ;pic16f1824.h: 3502: } SSPBUFbits_t;
[; ;pic16f1824.h: 3503: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1824.h: 3513: extern volatile unsigned char SSP1ADD @ 0x212;
"3515
[; ;pic16f1824.h: 3515: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1824.h: 3518: extern volatile unsigned char SSPADD @ 0x212;
"3520
[; ;pic16f1824.h: 3520: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1824.h: 3523: typedef union {
[; ;pic16f1824.h: 3524: struct {
[; ;pic16f1824.h: 3525: unsigned SSPADD :8;
[; ;pic16f1824.h: 3526: };
[; ;pic16f1824.h: 3527: } SSP1ADDbits_t;
[; ;pic16f1824.h: 3528: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1824.h: 3536: typedef union {
[; ;pic16f1824.h: 3537: struct {
[; ;pic16f1824.h: 3538: unsigned SSPADD :8;
[; ;pic16f1824.h: 3539: };
[; ;pic16f1824.h: 3540: } SSPADDbits_t;
[; ;pic16f1824.h: 3541: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1824.h: 3551: extern volatile unsigned char SSP1MSK @ 0x213;
"3553
[; ;pic16f1824.h: 3553: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1824.h: 3556: extern volatile unsigned char SSPMSK @ 0x213;
"3558
[; ;pic16f1824.h: 3558: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1824.h: 3561: typedef union {
[; ;pic16f1824.h: 3562: struct {
[; ;pic16f1824.h: 3563: unsigned SSPMSK :8;
[; ;pic16f1824.h: 3564: };
[; ;pic16f1824.h: 3565: } SSP1MSKbits_t;
[; ;pic16f1824.h: 3566: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1824.h: 3574: typedef union {
[; ;pic16f1824.h: 3575: struct {
[; ;pic16f1824.h: 3576: unsigned SSPMSK :8;
[; ;pic16f1824.h: 3577: };
[; ;pic16f1824.h: 3578: } SSPMSKbits_t;
[; ;pic16f1824.h: 3579: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1824.h: 3589: extern volatile unsigned char SSP1STAT @ 0x214;
"3591
[; ;pic16f1824.h: 3591: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1824.h: 3594: extern volatile unsigned char SSPSTAT @ 0x214;
"3596
[; ;pic16f1824.h: 3596: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1824.h: 3599: typedef union {
[; ;pic16f1824.h: 3600: struct {
[; ;pic16f1824.h: 3601: unsigned BF :1;
[; ;pic16f1824.h: 3602: unsigned UA :1;
[; ;pic16f1824.h: 3603: unsigned R_nW :1;
[; ;pic16f1824.h: 3604: unsigned S :1;
[; ;pic16f1824.h: 3605: unsigned P :1;
[; ;pic16f1824.h: 3606: unsigned D_nA :1;
[; ;pic16f1824.h: 3607: unsigned CKE :1;
[; ;pic16f1824.h: 3608: unsigned SMP :1;
[; ;pic16f1824.h: 3609: };
[; ;pic16f1824.h: 3610: } SSP1STATbits_t;
[; ;pic16f1824.h: 3611: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1824.h: 3654: typedef union {
[; ;pic16f1824.h: 3655: struct {
[; ;pic16f1824.h: 3656: unsigned BF :1;
[; ;pic16f1824.h: 3657: unsigned UA :1;
[; ;pic16f1824.h: 3658: unsigned R_nW :1;
[; ;pic16f1824.h: 3659: unsigned S :1;
[; ;pic16f1824.h: 3660: unsigned P :1;
[; ;pic16f1824.h: 3661: unsigned D_nA :1;
[; ;pic16f1824.h: 3662: unsigned CKE :1;
[; ;pic16f1824.h: 3663: unsigned SMP :1;
[; ;pic16f1824.h: 3664: };
[; ;pic16f1824.h: 3665: } SSPSTATbits_t;
[; ;pic16f1824.h: 3666: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1824.h: 3711: extern volatile unsigned char SSP1CON @ 0x215;
"3713
[; ;pic16f1824.h: 3713: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1824.h: 3716: extern volatile unsigned char SSP1CON1 @ 0x215;
"3718
[; ;pic16f1824.h: 3718: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1824.h: 3720: extern volatile unsigned char SSPCON1 @ 0x215;
"3722
[; ;pic16f1824.h: 3722: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1824.h: 3724: extern volatile unsigned char SSPCON @ 0x215;
"3726
[; ;pic16f1824.h: 3726: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1824.h: 3729: typedef union {
[; ;pic16f1824.h: 3730: struct {
[; ;pic16f1824.h: 3731: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3732: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3733: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3734: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3735: unsigned CKP :1;
[; ;pic16f1824.h: 3736: unsigned SSPEN :1;
[; ;pic16f1824.h: 3737: unsigned SSPOV :1;
[; ;pic16f1824.h: 3738: unsigned WCOL :1;
[; ;pic16f1824.h: 3739: };
[; ;pic16f1824.h: 3740: struct {
[; ;pic16f1824.h: 3741: unsigned SSPM :4;
[; ;pic16f1824.h: 3742: };
[; ;pic16f1824.h: 3743: } SSP1CONbits_t;
[; ;pic16f1824.h: 3744: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1824.h: 3792: typedef union {
[; ;pic16f1824.h: 3793: struct {
[; ;pic16f1824.h: 3794: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3795: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3796: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3797: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3798: unsigned CKP :1;
[; ;pic16f1824.h: 3799: unsigned SSPEN :1;
[; ;pic16f1824.h: 3800: unsigned SSPOV :1;
[; ;pic16f1824.h: 3801: unsigned WCOL :1;
[; ;pic16f1824.h: 3802: };
[; ;pic16f1824.h: 3803: struct {
[; ;pic16f1824.h: 3804: unsigned SSPM :4;
[; ;pic16f1824.h: 3805: };
[; ;pic16f1824.h: 3806: } SSP1CON1bits_t;
[; ;pic16f1824.h: 3807: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1824.h: 3854: typedef union {
[; ;pic16f1824.h: 3855: struct {
[; ;pic16f1824.h: 3856: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3857: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3858: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3859: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3860: unsigned CKP :1;
[; ;pic16f1824.h: 3861: unsigned SSPEN :1;
[; ;pic16f1824.h: 3862: unsigned SSPOV :1;
[; ;pic16f1824.h: 3863: unsigned WCOL :1;
[; ;pic16f1824.h: 3864: };
[; ;pic16f1824.h: 3865: struct {
[; ;pic16f1824.h: 3866: unsigned SSPM :4;
[; ;pic16f1824.h: 3867: };
[; ;pic16f1824.h: 3868: } SSPCON1bits_t;
[; ;pic16f1824.h: 3869: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1824.h: 3916: typedef union {
[; ;pic16f1824.h: 3917: struct {
[; ;pic16f1824.h: 3918: unsigned SSPM0 :1;
[; ;pic16f1824.h: 3919: unsigned SSPM1 :1;
[; ;pic16f1824.h: 3920: unsigned SSPM2 :1;
[; ;pic16f1824.h: 3921: unsigned SSPM3 :1;
[; ;pic16f1824.h: 3922: unsigned CKP :1;
[; ;pic16f1824.h: 3923: unsigned SSPEN :1;
[; ;pic16f1824.h: 3924: unsigned SSPOV :1;
[; ;pic16f1824.h: 3925: unsigned WCOL :1;
[; ;pic16f1824.h: 3926: };
[; ;pic16f1824.h: 3927: struct {
[; ;pic16f1824.h: 3928: unsigned SSPM :4;
[; ;pic16f1824.h: 3929: };
[; ;pic16f1824.h: 3930: } SSPCONbits_t;
[; ;pic16f1824.h: 3931: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1824.h: 3981: extern volatile unsigned char SSP1CON2 @ 0x216;
"3983
[; ;pic16f1824.h: 3983: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1824.h: 3986: extern volatile unsigned char SSPCON2 @ 0x216;
"3988
[; ;pic16f1824.h: 3988: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1824.h: 3991: typedef union {
[; ;pic16f1824.h: 3992: struct {
[; ;pic16f1824.h: 3993: unsigned SEN :1;
[; ;pic16f1824.h: 3994: unsigned RSEN :1;
[; ;pic16f1824.h: 3995: unsigned PEN :1;
[; ;pic16f1824.h: 3996: unsigned RCEN :1;
[; ;pic16f1824.h: 3997: unsigned ACKEN :1;
[; ;pic16f1824.h: 3998: unsigned ACKDT :1;
[; ;pic16f1824.h: 3999: unsigned ACKSTAT :1;
[; ;pic16f1824.h: 4000: unsigned GCEN :1;
[; ;pic16f1824.h: 4001: };
[; ;pic16f1824.h: 4002: } SSP1CON2bits_t;
[; ;pic16f1824.h: 4003: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1824.h: 4046: typedef union {
[; ;pic16f1824.h: 4047: struct {
[; ;pic16f1824.h: 4048: unsigned SEN :1;
[; ;pic16f1824.h: 4049: unsigned RSEN :1;
[; ;pic16f1824.h: 4050: unsigned PEN :1;
[; ;pic16f1824.h: 4051: unsigned RCEN :1;
[; ;pic16f1824.h: 4052: unsigned ACKEN :1;
[; ;pic16f1824.h: 4053: unsigned ACKDT :1;
[; ;pic16f1824.h: 4054: unsigned ACKSTAT :1;
[; ;pic16f1824.h: 4055: unsigned GCEN :1;
[; ;pic16f1824.h: 4056: };
[; ;pic16f1824.h: 4057: } SSPCON2bits_t;
[; ;pic16f1824.h: 4058: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1824.h: 4103: extern volatile unsigned char SSP1CON3 @ 0x217;
"4105
[; ;pic16f1824.h: 4105: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1824.h: 4108: extern volatile unsigned char SSPCON3 @ 0x217;
"4110
[; ;pic16f1824.h: 4110: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1824.h: 4113: typedef union {
[; ;pic16f1824.h: 4114: struct {
[; ;pic16f1824.h: 4115: unsigned DHEN :1;
[; ;pic16f1824.h: 4116: unsigned AHEN :1;
[; ;pic16f1824.h: 4117: unsigned SBCDE :1;
[; ;pic16f1824.h: 4118: unsigned SDAHT :1;
[; ;pic16f1824.h: 4119: unsigned BOEN :1;
[; ;pic16f1824.h: 4120: unsigned SCIE :1;
[; ;pic16f1824.h: 4121: unsigned PCIE :1;
[; ;pic16f1824.h: 4122: unsigned ACKTIM :1;
[; ;pic16f1824.h: 4123: };
[; ;pic16f1824.h: 4124: } SSP1CON3bits_t;
[; ;pic16f1824.h: 4125: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1824.h: 4168: typedef union {
[; ;pic16f1824.h: 4169: struct {
[; ;pic16f1824.h: 4170: unsigned DHEN :1;
[; ;pic16f1824.h: 4171: unsigned AHEN :1;
[; ;pic16f1824.h: 4172: unsigned SBCDE :1;
[; ;pic16f1824.h: 4173: unsigned SDAHT :1;
[; ;pic16f1824.h: 4174: unsigned BOEN :1;
[; ;pic16f1824.h: 4175: unsigned SCIE :1;
[; ;pic16f1824.h: 4176: unsigned PCIE :1;
[; ;pic16f1824.h: 4177: unsigned ACKTIM :1;
[; ;pic16f1824.h: 4178: };
[; ;pic16f1824.h: 4179: } SSPCON3bits_t;
[; ;pic16f1824.h: 4180: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1824.h: 4225: extern volatile unsigned short CCPR1 @ 0x291;
"4227
[; ;pic16f1824.h: 4227: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1824.h: 4232: extern volatile unsigned char CCPR1L @ 0x291;
"4234
[; ;pic16f1824.h: 4234: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1824.h: 4237: typedef union {
[; ;pic16f1824.h: 4238: struct {
[; ;pic16f1824.h: 4239: unsigned CCPR1L :8;
[; ;pic16f1824.h: 4240: };
[; ;pic16f1824.h: 4241: } CCPR1Lbits_t;
[; ;pic16f1824.h: 4242: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1824.h: 4252: extern volatile unsigned char CCPR1H @ 0x292;
"4254
[; ;pic16f1824.h: 4254: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1824.h: 4257: typedef union {
[; ;pic16f1824.h: 4258: struct {
[; ;pic16f1824.h: 4259: unsigned CCPR1H :8;
[; ;pic16f1824.h: 4260: };
[; ;pic16f1824.h: 4261: } CCPR1Hbits_t;
[; ;pic16f1824.h: 4262: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1824.h: 4272: extern volatile unsigned char CCP1CON @ 0x293;
"4274
[; ;pic16f1824.h: 4274: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1824.h: 4277: typedef union {
[; ;pic16f1824.h: 4278: struct {
[; ;pic16f1824.h: 4279: unsigned CCP1M0 :1;
[; ;pic16f1824.h: 4280: unsigned CCP1M1 :1;
[; ;pic16f1824.h: 4281: unsigned CCP1M2 :1;
[; ;pic16f1824.h: 4282: unsigned CCP1M3 :1;
[; ;pic16f1824.h: 4283: unsigned DC1B0 :1;
[; ;pic16f1824.h: 4284: unsigned DC1B1 :1;
[; ;pic16f1824.h: 4285: unsigned P1M0 :1;
[; ;pic16f1824.h: 4286: unsigned P1M1 :1;
[; ;pic16f1824.h: 4287: };
[; ;pic16f1824.h: 4288: struct {
[; ;pic16f1824.h: 4289: unsigned CCP1M :4;
[; ;pic16f1824.h: 4290: unsigned DC1B :2;
[; ;pic16f1824.h: 4291: unsigned P1M :2;
[; ;pic16f1824.h: 4292: };
[; ;pic16f1824.h: 4293: } CCP1CONbits_t;
[; ;pic16f1824.h: 4294: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1824.h: 4354: extern volatile unsigned char PWM1CON @ 0x294;
"4356
[; ;pic16f1824.h: 4356: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16f1824.h: 4359: typedef union {
[; ;pic16f1824.h: 4360: struct {
[; ;pic16f1824.h: 4361: unsigned P1DC0 :1;
[; ;pic16f1824.h: 4362: unsigned P1DC1 :1;
[; ;pic16f1824.h: 4363: unsigned P1DC2 :1;
[; ;pic16f1824.h: 4364: unsigned P1DC3 :1;
[; ;pic16f1824.h: 4365: unsigned P1DC4 :1;
[; ;pic16f1824.h: 4366: unsigned P1DC5 :1;
[; ;pic16f1824.h: 4367: unsigned P1DC6 :1;
[; ;pic16f1824.h: 4368: unsigned P1RSEN :1;
[; ;pic16f1824.h: 4369: };
[; ;pic16f1824.h: 4370: struct {
[; ;pic16f1824.h: 4371: unsigned P1DC :7;
[; ;pic16f1824.h: 4372: };
[; ;pic16f1824.h: 4373: } PWM1CONbits_t;
[; ;pic16f1824.h: 4374: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16f1824.h: 4424: extern volatile unsigned char CCP1AS @ 0x295;
"4426
[; ;pic16f1824.h: 4426: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16f1824.h: 4429: extern volatile unsigned char ECCP1AS @ 0x295;
"4431
[; ;pic16f1824.h: 4431: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16f1824.h: 4434: typedef union {
[; ;pic16f1824.h: 4435: struct {
[; ;pic16f1824.h: 4436: unsigned PSS1BD0 :1;
[; ;pic16f1824.h: 4437: unsigned PSS1BD1 :1;
[; ;pic16f1824.h: 4438: unsigned PSS1AC0 :1;
[; ;pic16f1824.h: 4439: unsigned PSS1AC1 :1;
[; ;pic16f1824.h: 4440: unsigned CCP1AS0 :1;
[; ;pic16f1824.h: 4441: unsigned CCP1AS1 :1;
[; ;pic16f1824.h: 4442: unsigned CCP1AS2 :1;
[; ;pic16f1824.h: 4443: unsigned CCP1ASE :1;
[; ;pic16f1824.h: 4444: };
[; ;pic16f1824.h: 4445: struct {
[; ;pic16f1824.h: 4446: unsigned PSS1BD :2;
[; ;pic16f1824.h: 4447: unsigned PSS1AC :2;
[; ;pic16f1824.h: 4448: unsigned CCP1AS :3;
[; ;pic16f1824.h: 4449: };
[; ;pic16f1824.h: 4450: } CCP1ASbits_t;
[; ;pic16f1824.h: 4451: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16f1824.h: 4509: typedef union {
[; ;pic16f1824.h: 4510: struct {
[; ;pic16f1824.h: 4511: unsigned PSS1BD0 :1;
[; ;pic16f1824.h: 4512: unsigned PSS1BD1 :1;
[; ;pic16f1824.h: 4513: unsigned PSS1AC0 :1;
[; ;pic16f1824.h: 4514: unsigned PSS1AC1 :1;
[; ;pic16f1824.h: 4515: unsigned CCP1AS0 :1;
[; ;pic16f1824.h: 4516: unsigned CCP1AS1 :1;
[; ;pic16f1824.h: 4517: unsigned CCP1AS2 :1;
[; ;pic16f1824.h: 4518: unsigned CCP1ASE :1;
[; ;pic16f1824.h: 4519: };
[; ;pic16f1824.h: 4520: struct {
[; ;pic16f1824.h: 4521: unsigned PSS1BD :2;
[; ;pic16f1824.h: 4522: unsigned PSS1AC :2;
[; ;pic16f1824.h: 4523: unsigned CCP1AS :3;
[; ;pic16f1824.h: 4524: };
[; ;pic16f1824.h: 4525: } ECCP1ASbits_t;
[; ;pic16f1824.h: 4526: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16f1824.h: 4586: extern volatile unsigned char PSTR1CON @ 0x296;
"4588
[; ;pic16f1824.h: 4588: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16f1824.h: 4591: typedef union {
[; ;pic16f1824.h: 4592: struct {
[; ;pic16f1824.h: 4593: unsigned STR1A :1;
[; ;pic16f1824.h: 4594: unsigned STR1B :1;
[; ;pic16f1824.h: 4595: unsigned STR1C :1;
[; ;pic16f1824.h: 4596: unsigned STR1D :1;
[; ;pic16f1824.h: 4597: unsigned STR1SYNC :1;
[; ;pic16f1824.h: 4598: };
[; ;pic16f1824.h: 4599: } PSTR1CONbits_t;
[; ;pic16f1824.h: 4600: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16f1824.h: 4630: extern volatile unsigned short CCPR2 @ 0x298;
"4632
[; ;pic16f1824.h: 4632: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1824.h: 4637: extern volatile unsigned char CCPR2L @ 0x298;
"4639
[; ;pic16f1824.h: 4639: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1824.h: 4642: typedef union {
[; ;pic16f1824.h: 4643: struct {
[; ;pic16f1824.h: 4644: unsigned CCPR2L :8;
[; ;pic16f1824.h: 4645: };
[; ;pic16f1824.h: 4646: } CCPR2Lbits_t;
[; ;pic16f1824.h: 4647: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1824.h: 4657: extern volatile unsigned char CCPR2H @ 0x299;
"4659
[; ;pic16f1824.h: 4659: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1824.h: 4662: typedef union {
[; ;pic16f1824.h: 4663: struct {
[; ;pic16f1824.h: 4664: unsigned CCPR2H :8;
[; ;pic16f1824.h: 4665: };
[; ;pic16f1824.h: 4666: } CCPR2Hbits_t;
[; ;pic16f1824.h: 4667: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1824.h: 4677: extern volatile unsigned char CCP2CON @ 0x29A;
"4679
[; ;pic16f1824.h: 4679: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1824.h: 4682: typedef union {
[; ;pic16f1824.h: 4683: struct {
[; ;pic16f1824.h: 4684: unsigned CCP2M0 :1;
[; ;pic16f1824.h: 4685: unsigned CCP2M1 :1;
[; ;pic16f1824.h: 4686: unsigned CCP2M2 :1;
[; ;pic16f1824.h: 4687: unsigned CCP2M3 :1;
[; ;pic16f1824.h: 4688: unsigned DC2B0 :1;
[; ;pic16f1824.h: 4689: unsigned DC2B1 :1;
[; ;pic16f1824.h: 4690: unsigned P2M0 :1;
[; ;pic16f1824.h: 4691: unsigned P2M1 :1;
[; ;pic16f1824.h: 4692: };
[; ;pic16f1824.h: 4693: struct {
[; ;pic16f1824.h: 4694: unsigned CCP2M :4;
[; ;pic16f1824.h: 4695: unsigned DC2B :2;
[; ;pic16f1824.h: 4696: unsigned P2M :2;
[; ;pic16f1824.h: 4697: };
[; ;pic16f1824.h: 4698: } CCP2CONbits_t;
[; ;pic16f1824.h: 4699: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1824.h: 4759: extern volatile unsigned char PWM2CON @ 0x29B;
"4761
[; ;pic16f1824.h: 4761: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16f1824.h: 4764: typedef union {
[; ;pic16f1824.h: 4765: struct {
[; ;pic16f1824.h: 4766: unsigned P2DC0 :1;
[; ;pic16f1824.h: 4767: unsigned P2DC1 :1;
[; ;pic16f1824.h: 4768: unsigned P2DC2 :1;
[; ;pic16f1824.h: 4769: unsigned P2DC3 :1;
[; ;pic16f1824.h: 4770: unsigned P2DC4 :1;
[; ;pic16f1824.h: 4771: unsigned P2DC5 :1;
[; ;pic16f1824.h: 4772: unsigned P2DC6 :1;
[; ;pic16f1824.h: 4773: unsigned P2RSEN :1;
[; ;pic16f1824.h: 4774: };
[; ;pic16f1824.h: 4775: struct {
[; ;pic16f1824.h: 4776: unsigned P2DC :7;
[; ;pic16f1824.h: 4777: };
[; ;pic16f1824.h: 4778: } PWM2CONbits_t;
[; ;pic16f1824.h: 4779: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16f1824.h: 4829: extern volatile unsigned char CCP2AS @ 0x29C;
"4831
[; ;pic16f1824.h: 4831: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16f1824.h: 4834: typedef union {
[; ;pic16f1824.h: 4835: struct {
[; ;pic16f1824.h: 4836: unsigned PSS2BD0 :1;
[; ;pic16f1824.h: 4837: unsigned PSS2BD1 :1;
[; ;pic16f1824.h: 4838: unsigned PSS2AC0 :1;
[; ;pic16f1824.h: 4839: unsigned PSS2AC1 :1;
[; ;pic16f1824.h: 4840: unsigned CCP2AS0 :1;
[; ;pic16f1824.h: 4841: unsigned CCP2AS1 :1;
[; ;pic16f1824.h: 4842: unsigned CCP2AS2 :1;
[; ;pic16f1824.h: 4843: unsigned CCP2ASE :1;
[; ;pic16f1824.h: 4844: };
[; ;pic16f1824.h: 4845: struct {
[; ;pic16f1824.h: 4846: unsigned PSS2BD :2;
[; ;pic16f1824.h: 4847: unsigned PSS2AC :2;
[; ;pic16f1824.h: 4848: unsigned CCP2AS :3;
[; ;pic16f1824.h: 4849: };
[; ;pic16f1824.h: 4850: } CCP2ASbits_t;
[; ;pic16f1824.h: 4851: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16f1824.h: 4911: extern volatile unsigned char PSTR2CON @ 0x29D;
"4913
[; ;pic16f1824.h: 4913: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16f1824.h: 4916: typedef union {
[; ;pic16f1824.h: 4917: struct {
[; ;pic16f1824.h: 4918: unsigned STR2A :1;
[; ;pic16f1824.h: 4919: unsigned STR2B :1;
[; ;pic16f1824.h: 4920: unsigned STR2C :1;
[; ;pic16f1824.h: 4921: unsigned STR2D :1;
[; ;pic16f1824.h: 4922: unsigned STR2SYNC :1;
[; ;pic16f1824.h: 4923: };
[; ;pic16f1824.h: 4924: } PSTR2CONbits_t;
[; ;pic16f1824.h: 4925: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16f1824.h: 4955: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"4957
[; ;pic16f1824.h: 4957: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16f1824.h: 4960: extern volatile unsigned char CCPTMRS @ 0x29E;
"4962
[; ;pic16f1824.h: 4962: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1824.h: 4965: typedef union {
[; ;pic16f1824.h: 4966: struct {
[; ;pic16f1824.h: 4967: unsigned C1TSEL0 :1;
[; ;pic16f1824.h: 4968: unsigned C1TSEL1 :1;
[; ;pic16f1824.h: 4969: unsigned C2TSEL0 :1;
[; ;pic16f1824.h: 4970: unsigned C2TSEL1 :1;
[; ;pic16f1824.h: 4971: unsigned C3TSEL0 :1;
[; ;pic16f1824.h: 4972: unsigned C3TSEL1 :1;
[; ;pic16f1824.h: 4973: unsigned C4TSEL0 :1;
[; ;pic16f1824.h: 4974: unsigned C4TSEL1 :1;
[; ;pic16f1824.h: 4975: };
[; ;pic16f1824.h: 4976: struct {
[; ;pic16f1824.h: 4977: unsigned C1TSEL :2;
[; ;pic16f1824.h: 4978: unsigned C2TSEL :2;
[; ;pic16f1824.h: 4979: unsigned C3TSEL :2;
[; ;pic16f1824.h: 4980: unsigned C4TSEL :2;
[; ;pic16f1824.h: 4981: };
[; ;pic16f1824.h: 4982: } CCPTMRS0bits_t;
[; ;pic16f1824.h: 4983: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16f1824.h: 5046: typedef union {
[; ;pic16f1824.h: 5047: struct {
[; ;pic16f1824.h: 5048: unsigned C1TSEL0 :1;
[; ;pic16f1824.h: 5049: unsigned C1TSEL1 :1;
[; ;pic16f1824.h: 5050: unsigned C2TSEL0 :1;
[; ;pic16f1824.h: 5051: unsigned C2TSEL1 :1;
[; ;pic16f1824.h: 5052: unsigned C3TSEL0 :1;
[; ;pic16f1824.h: 5053: unsigned C3TSEL1 :1;
[; ;pic16f1824.h: 5054: unsigned C4TSEL0 :1;
[; ;pic16f1824.h: 5055: unsigned C4TSEL1 :1;
[; ;pic16f1824.h: 5056: };
[; ;pic16f1824.h: 5057: struct {
[; ;pic16f1824.h: 5058: unsigned C1TSEL :2;
[; ;pic16f1824.h: 5059: unsigned C2TSEL :2;
[; ;pic16f1824.h: 5060: unsigned C3TSEL :2;
[; ;pic16f1824.h: 5061: unsigned C4TSEL :2;
[; ;pic16f1824.h: 5062: };
[; ;pic16f1824.h: 5063: } CCPTMRSbits_t;
[; ;pic16f1824.h: 5064: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1824.h: 5129: extern volatile unsigned short CCPR3 @ 0x311;
"5131
[; ;pic16f1824.h: 5131: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f1824.h: 5136: extern volatile unsigned char CCPR3L @ 0x311;
"5138
[; ;pic16f1824.h: 5138: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f1824.h: 5141: typedef union {
[; ;pic16f1824.h: 5142: struct {
[; ;pic16f1824.h: 5143: unsigned CCPR3L :8;
[; ;pic16f1824.h: 5144: };
[; ;pic16f1824.h: 5145: } CCPR3Lbits_t;
[; ;pic16f1824.h: 5146: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f1824.h: 5156: extern volatile unsigned char CCPR3H @ 0x312;
"5158
[; ;pic16f1824.h: 5158: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f1824.h: 5161: typedef union {
[; ;pic16f1824.h: 5162: struct {
[; ;pic16f1824.h: 5163: unsigned CCPR3H :8;
[; ;pic16f1824.h: 5164: };
[; ;pic16f1824.h: 5165: } CCPR3Hbits_t;
[; ;pic16f1824.h: 5166: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f1824.h: 5176: extern volatile unsigned char CCP3CON @ 0x313;
"5178
[; ;pic16f1824.h: 5178: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f1824.h: 5181: typedef union {
[; ;pic16f1824.h: 5182: struct {
[; ;pic16f1824.h: 5183: unsigned CCP3M0 :1;
[; ;pic16f1824.h: 5184: unsigned CCP3M1 :1;
[; ;pic16f1824.h: 5185: unsigned CCP3M2 :1;
[; ;pic16f1824.h: 5186: unsigned CCP3M3 :1;
[; ;pic16f1824.h: 5187: unsigned DC3B0 :1;
[; ;pic16f1824.h: 5188: unsigned DC3B1 :1;
[; ;pic16f1824.h: 5189: };
[; ;pic16f1824.h: 5190: struct {
[; ;pic16f1824.h: 5191: unsigned CCP3M :4;
[; ;pic16f1824.h: 5192: unsigned DC3B :2;
[; ;pic16f1824.h: 5193: };
[; ;pic16f1824.h: 5194: } CCP3CONbits_t;
[; ;pic16f1824.h: 5195: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f1824.h: 5240: extern volatile unsigned short CCPR4 @ 0x318;
"5242
[; ;pic16f1824.h: 5242: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16f1824.h: 5247: extern volatile unsigned char CCPR4L @ 0x318;
"5249
[; ;pic16f1824.h: 5249: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16f1824.h: 5252: typedef union {
[; ;pic16f1824.h: 5253: struct {
[; ;pic16f1824.h: 5254: unsigned CCPR4L :8;
[; ;pic16f1824.h: 5255: };
[; ;pic16f1824.h: 5256: } CCPR4Lbits_t;
[; ;pic16f1824.h: 5257: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16f1824.h: 5267: extern volatile unsigned char CCPR4H @ 0x319;
"5269
[; ;pic16f1824.h: 5269: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16f1824.h: 5272: typedef union {
[; ;pic16f1824.h: 5273: struct {
[; ;pic16f1824.h: 5274: unsigned CCPR4H :8;
[; ;pic16f1824.h: 5275: };
[; ;pic16f1824.h: 5276: } CCPR4Hbits_t;
[; ;pic16f1824.h: 5277: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16f1824.h: 5287: extern volatile unsigned char CCP4CON @ 0x31A;
"5289
[; ;pic16f1824.h: 5289: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16f1824.h: 5292: typedef union {
[; ;pic16f1824.h: 5293: struct {
[; ;pic16f1824.h: 5294: unsigned CCP4M0 :1;
[; ;pic16f1824.h: 5295: unsigned CCP4M1 :1;
[; ;pic16f1824.h: 5296: unsigned CCP4M2 :1;
[; ;pic16f1824.h: 5297: unsigned CCP4M3 :1;
[; ;pic16f1824.h: 5298: unsigned DC4B0 :1;
[; ;pic16f1824.h: 5299: unsigned DC4B1 :1;
[; ;pic16f1824.h: 5300: };
[; ;pic16f1824.h: 5301: struct {
[; ;pic16f1824.h: 5302: unsigned CCP4M :4;
[; ;pic16f1824.h: 5303: unsigned DC4B :2;
[; ;pic16f1824.h: 5304: };
[; ;pic16f1824.h: 5305: } CCP4CONbits_t;
[; ;pic16f1824.h: 5306: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16f1824.h: 5351: extern volatile unsigned char INLVLA @ 0x38C;
"5353
[; ;pic16f1824.h: 5353: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1824.h: 5356: typedef union {
[; ;pic16f1824.h: 5357: struct {
[; ;pic16f1824.h: 5358: unsigned INLVLA0 :1;
[; ;pic16f1824.h: 5359: unsigned INLVLA1 :1;
[; ;pic16f1824.h: 5360: unsigned INLVLA2 :1;
[; ;pic16f1824.h: 5361: unsigned INLVLA3 :1;
[; ;pic16f1824.h: 5362: unsigned INLVLA4 :1;
[; ;pic16f1824.h: 5363: unsigned INLVLA5 :1;
[; ;pic16f1824.h: 5364: };
[; ;pic16f1824.h: 5365: struct {
[; ;pic16f1824.h: 5366: unsigned INLVLA :6;
[; ;pic16f1824.h: 5367: };
[; ;pic16f1824.h: 5368: } INLVLAbits_t;
[; ;pic16f1824.h: 5369: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1824.h: 5409: extern volatile unsigned char INLVLC @ 0x38E;
"5411
[; ;pic16f1824.h: 5411: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1824.h: 5414: typedef union {
[; ;pic16f1824.h: 5415: struct {
[; ;pic16f1824.h: 5416: unsigned INLVLC0 :1;
[; ;pic16f1824.h: 5417: unsigned INLVLC1 :1;
[; ;pic16f1824.h: 5418: unsigned INLVLC2 :1;
[; ;pic16f1824.h: 5419: unsigned INLVLC3 :1;
[; ;pic16f1824.h: 5420: unsigned INLVLC4 :1;
[; ;pic16f1824.h: 5421: unsigned INLVLC5 :1;
[; ;pic16f1824.h: 5422: };
[; ;pic16f1824.h: 5423: struct {
[; ;pic16f1824.h: 5424: unsigned INLVLC :6;
[; ;pic16f1824.h: 5425: };
[; ;pic16f1824.h: 5426: } INLVLCbits_t;
[; ;pic16f1824.h: 5427: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1824.h: 5467: extern volatile unsigned char IOCAP @ 0x391;
"5469
[; ;pic16f1824.h: 5469: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1824.h: 5472: typedef union {
[; ;pic16f1824.h: 5473: struct {
[; ;pic16f1824.h: 5474: unsigned IOCAP0 :1;
[; ;pic16f1824.h: 5475: unsigned IOCAP1 :1;
[; ;pic16f1824.h: 5476: unsigned IOCAP2 :1;
[; ;pic16f1824.h: 5477: unsigned IOCAP3 :1;
[; ;pic16f1824.h: 5478: unsigned IOCAP4 :1;
[; ;pic16f1824.h: 5479: unsigned IOCAP5 :1;
[; ;pic16f1824.h: 5480: };
[; ;pic16f1824.h: 5481: struct {
[; ;pic16f1824.h: 5482: unsigned IOCAP :6;
[; ;pic16f1824.h: 5483: };
[; ;pic16f1824.h: 5484: } IOCAPbits_t;
[; ;pic16f1824.h: 5485: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1824.h: 5525: extern volatile unsigned char IOCAN @ 0x392;
"5527
[; ;pic16f1824.h: 5527: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1824.h: 5530: typedef union {
[; ;pic16f1824.h: 5531: struct {
[; ;pic16f1824.h: 5532: unsigned IOCAN0 :1;
[; ;pic16f1824.h: 5533: unsigned IOCAN1 :1;
[; ;pic16f1824.h: 5534: unsigned IOCAN2 :1;
[; ;pic16f1824.h: 5535: unsigned IOCAN3 :1;
[; ;pic16f1824.h: 5536: unsigned IOCAN4 :1;
[; ;pic16f1824.h: 5537: unsigned IOCAN5 :1;
[; ;pic16f1824.h: 5538: };
[; ;pic16f1824.h: 5539: struct {
[; ;pic16f1824.h: 5540: unsigned IOCAN :6;
[; ;pic16f1824.h: 5541: };
[; ;pic16f1824.h: 5542: } IOCANbits_t;
[; ;pic16f1824.h: 5543: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1824.h: 5583: extern volatile unsigned char IOCAF @ 0x393;
"5585
[; ;pic16f1824.h: 5585: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1824.h: 5588: typedef union {
[; ;pic16f1824.h: 5589: struct {
[; ;pic16f1824.h: 5590: unsigned IOCAF0 :1;
[; ;pic16f1824.h: 5591: unsigned IOCAF1 :1;
[; ;pic16f1824.h: 5592: unsigned IOCAF2 :1;
[; ;pic16f1824.h: 5593: unsigned IOCAF3 :1;
[; ;pic16f1824.h: 5594: unsigned IOCAF4 :1;
[; ;pic16f1824.h: 5595: unsigned IOCAF5 :1;
[; ;pic16f1824.h: 5596: };
[; ;pic16f1824.h: 5597: struct {
[; ;pic16f1824.h: 5598: unsigned IOCAF :6;
[; ;pic16f1824.h: 5599: };
[; ;pic16f1824.h: 5600: } IOCAFbits_t;
[; ;pic16f1824.h: 5601: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1824.h: 5641: extern volatile unsigned char CLKRCON @ 0x39A;
"5643
[; ;pic16f1824.h: 5643: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16f1824.h: 5646: typedef union {
[; ;pic16f1824.h: 5647: struct {
[; ;pic16f1824.h: 5648: unsigned CLKRDIV0 :1;
[; ;pic16f1824.h: 5649: unsigned CLKRDIV1 :1;
[; ;pic16f1824.h: 5650: unsigned CLKRDIV2 :1;
[; ;pic16f1824.h: 5651: unsigned CLKRDC0 :1;
[; ;pic16f1824.h: 5652: unsigned CLKRDC1 :1;
[; ;pic16f1824.h: 5653: unsigned CLKRSLR :1;
[; ;pic16f1824.h: 5654: unsigned CLKROE :1;
[; ;pic16f1824.h: 5655: unsigned CLKREN :1;
[; ;pic16f1824.h: 5656: };
[; ;pic16f1824.h: 5657: struct {
[; ;pic16f1824.h: 5658: unsigned CLKRDIV :3;
[; ;pic16f1824.h: 5659: unsigned CLKRDC :2;
[; ;pic16f1824.h: 5660: };
[; ;pic16f1824.h: 5661: } CLKRCONbits_t;
[; ;pic16f1824.h: 5662: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16f1824.h: 5717: extern volatile unsigned char MDCON @ 0x39C;
"5719
[; ;pic16f1824.h: 5719: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16f1824.h: 5722: typedef union {
[; ;pic16f1824.h: 5723: struct {
[; ;pic16f1824.h: 5724: unsigned MDBIT :1;
[; ;pic16f1824.h: 5725: unsigned :2;
[; ;pic16f1824.h: 5726: unsigned MDOUT :1;
[; ;pic16f1824.h: 5727: unsigned MDOPOL :1;
[; ;pic16f1824.h: 5728: unsigned MDSLR :1;
[; ;pic16f1824.h: 5729: unsigned MDOE :1;
[; ;pic16f1824.h: 5730: unsigned MDEN :1;
[; ;pic16f1824.h: 5731: };
[; ;pic16f1824.h: 5732: } MDCONbits_t;
[; ;pic16f1824.h: 5733: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16f1824.h: 5768: extern volatile unsigned char MDSRC @ 0x39D;
"5770
[; ;pic16f1824.h: 5770: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16f1824.h: 5773: typedef union {
[; ;pic16f1824.h: 5774: struct {
[; ;pic16f1824.h: 5775: unsigned MDMS0 :1;
[; ;pic16f1824.h: 5776: unsigned MDMS1 :1;
[; ;pic16f1824.h: 5777: unsigned MDMS2 :1;
[; ;pic16f1824.h: 5778: unsigned MDMS3 :1;
[; ;pic16f1824.h: 5779: unsigned :3;
[; ;pic16f1824.h: 5780: unsigned MDMSODIS :1;
[; ;pic16f1824.h: 5781: };
[; ;pic16f1824.h: 5782: struct {
[; ;pic16f1824.h: 5783: unsigned MDMS :4;
[; ;pic16f1824.h: 5784: };
[; ;pic16f1824.h: 5785: } MDSRCbits_t;
[; ;pic16f1824.h: 5786: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16f1824.h: 5821: extern volatile unsigned char MDCARL @ 0x39E;
"5823
[; ;pic16f1824.h: 5823: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic16f1824.h: 5826: typedef union {
[; ;pic16f1824.h: 5827: struct {
[; ;pic16f1824.h: 5828: unsigned MDCL0 :1;
[; ;pic16f1824.h: 5829: unsigned MDCL1 :1;
[; ;pic16f1824.h: 5830: unsigned MDCL2 :1;
[; ;pic16f1824.h: 5831: unsigned MDCL3 :1;
[; ;pic16f1824.h: 5832: unsigned :1;
[; ;pic16f1824.h: 5833: unsigned MDCLSYNC :1;
[; ;pic16f1824.h: 5834: unsigned MDCLPOL :1;
[; ;pic16f1824.h: 5835: unsigned MDCLODIS :1;
[; ;pic16f1824.h: 5836: };
[; ;pic16f1824.h: 5837: struct {
[; ;pic16f1824.h: 5838: unsigned MDCL :4;
[; ;pic16f1824.h: 5839: };
[; ;pic16f1824.h: 5840: } MDCARLbits_t;
[; ;pic16f1824.h: 5841: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic16f1824.h: 5886: extern volatile unsigned char MDCARH @ 0x39F;
"5888
[; ;pic16f1824.h: 5888: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic16f1824.h: 5891: typedef union {
[; ;pic16f1824.h: 5892: struct {
[; ;pic16f1824.h: 5893: unsigned MDCH0 :1;
[; ;pic16f1824.h: 5894: unsigned MDCH1 :1;
[; ;pic16f1824.h: 5895: unsigned MDCH2 :1;
[; ;pic16f1824.h: 5896: unsigned MDCH3 :1;
[; ;pic16f1824.h: 5897: unsigned :1;
[; ;pic16f1824.h: 5898: unsigned MDCHSYNC :1;
[; ;pic16f1824.h: 5899: unsigned MDCHPOL :1;
[; ;pic16f1824.h: 5900: unsigned MDCHODIS :1;
[; ;pic16f1824.h: 5901: };
[; ;pic16f1824.h: 5902: struct {
[; ;pic16f1824.h: 5903: unsigned MDCH :4;
[; ;pic16f1824.h: 5904: };
[; ;pic16f1824.h: 5905: } MDCARHbits_t;
[; ;pic16f1824.h: 5906: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic16f1824.h: 5951: extern volatile unsigned char TMR4 @ 0x415;
"5953
[; ;pic16f1824.h: 5953: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1824.h: 5956: typedef union {
[; ;pic16f1824.h: 5957: struct {
[; ;pic16f1824.h: 5958: unsigned TMR4 :8;
[; ;pic16f1824.h: 5959: };
[; ;pic16f1824.h: 5960: } TMR4bits_t;
[; ;pic16f1824.h: 5961: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1824.h: 5971: extern volatile unsigned char PR4 @ 0x416;
"5973
[; ;pic16f1824.h: 5973: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1824.h: 5976: typedef union {
[; ;pic16f1824.h: 5977: struct {
[; ;pic16f1824.h: 5978: unsigned PR4 :8;
[; ;pic16f1824.h: 5979: };
[; ;pic16f1824.h: 5980: } PR4bits_t;
[; ;pic16f1824.h: 5981: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1824.h: 5991: extern volatile unsigned char T4CON @ 0x417;
"5993
[; ;pic16f1824.h: 5993: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1824.h: 5996: typedef union {
[; ;pic16f1824.h: 5997: struct {
[; ;pic16f1824.h: 5998: unsigned T4CKPS0 :1;
[; ;pic16f1824.h: 5999: unsigned T4CKPS1 :1;
[; ;pic16f1824.h: 6000: unsigned TMR4ON :1;
[; ;pic16f1824.h: 6001: unsigned T4OUTPS0 :1;
[; ;pic16f1824.h: 6002: unsigned T4OUTPS1 :1;
[; ;pic16f1824.h: 6003: unsigned T4OUTPS2 :1;
[; ;pic16f1824.h: 6004: unsigned T4OUTPS3 :1;
[; ;pic16f1824.h: 6005: };
[; ;pic16f1824.h: 6006: struct {
[; ;pic16f1824.h: 6007: unsigned T4CKPS :2;
[; ;pic16f1824.h: 6008: unsigned :1;
[; ;pic16f1824.h: 6009: unsigned T4OUTPS :4;
[; ;pic16f1824.h: 6010: };
[; ;pic16f1824.h: 6011: } T4CONbits_t;
[; ;pic16f1824.h: 6012: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1824.h: 6062: extern volatile unsigned char TMR6 @ 0x41C;
"6064
[; ;pic16f1824.h: 6064: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1824.h: 6067: typedef union {
[; ;pic16f1824.h: 6068: struct {
[; ;pic16f1824.h: 6069: unsigned TMR6 :8;
[; ;pic16f1824.h: 6070: };
[; ;pic16f1824.h: 6071: } TMR6bits_t;
[; ;pic16f1824.h: 6072: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1824.h: 6082: extern volatile unsigned char PR6 @ 0x41D;
"6084
[; ;pic16f1824.h: 6084: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1824.h: 6087: typedef union {
[; ;pic16f1824.h: 6088: struct {
[; ;pic16f1824.h: 6089: unsigned PR6 :8;
[; ;pic16f1824.h: 6090: };
[; ;pic16f1824.h: 6091: } PR6bits_t;
[; ;pic16f1824.h: 6092: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1824.h: 6102: extern volatile unsigned char T6CON @ 0x41E;
"6104
[; ;pic16f1824.h: 6104: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1824.h: 6107: typedef union {
[; ;pic16f1824.h: 6108: struct {
[; ;pic16f1824.h: 6109: unsigned T6CKPS0 :1;
[; ;pic16f1824.h: 6110: unsigned T6CKPS1 :1;
[; ;pic16f1824.h: 6111: unsigned TMR6ON :1;
[; ;pic16f1824.h: 6112: unsigned T6OUTPS0 :1;
[; ;pic16f1824.h: 6113: unsigned T6OUTPS1 :1;
[; ;pic16f1824.h: 6114: unsigned T6OUTPS2 :1;
[; ;pic16f1824.h: 6115: unsigned T6OUTPS3 :1;
[; ;pic16f1824.h: 6116: };
[; ;pic16f1824.h: 6117: struct {
[; ;pic16f1824.h: 6118: unsigned T6CKPS :2;
[; ;pic16f1824.h: 6119: unsigned :1;
[; ;pic16f1824.h: 6120: unsigned T6OUTPS :4;
[; ;pic16f1824.h: 6121: };
[; ;pic16f1824.h: 6122: } T6CONbits_t;
[; ;pic16f1824.h: 6123: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1824.h: 6173: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6175
[; ;pic16f1824.h: 6175: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1824.h: 6178: typedef union {
[; ;pic16f1824.h: 6179: struct {
[; ;pic16f1824.h: 6180: unsigned C_SHAD :1;
[; ;pic16f1824.h: 6181: unsigned DC_SHAD :1;
[; ;pic16f1824.h: 6182: unsigned Z_SHAD :1;
[; ;pic16f1824.h: 6183: };
[; ;pic16f1824.h: 6184: } STATUS_SHADbits_t;
[; ;pic16f1824.h: 6185: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1824.h: 6205: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6207
[; ;pic16f1824.h: 6207: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1824.h: 6210: typedef union {
[; ;pic16f1824.h: 6211: struct {
[; ;pic16f1824.h: 6212: unsigned WREG_SHAD :8;
[; ;pic16f1824.h: 6213: };
[; ;pic16f1824.h: 6214: } WREG_SHADbits_t;
[; ;pic16f1824.h: 6215: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1824.h: 6225: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6227
[; ;pic16f1824.h: 6227: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1824.h: 6230: typedef union {
[; ;pic16f1824.h: 6231: struct {
[; ;pic16f1824.h: 6232: unsigned BSR_SHAD :5;
[; ;pic16f1824.h: 6233: };
[; ;pic16f1824.h: 6234: } BSR_SHADbits_t;
[; ;pic16f1824.h: 6235: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1824.h: 6245: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6247
[; ;pic16f1824.h: 6247: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1824.h: 6250: typedef union {
[; ;pic16f1824.h: 6251: struct {
[; ;pic16f1824.h: 6252: unsigned PCLATH_SHAD :7;
[; ;pic16f1824.h: 6253: };
[; ;pic16f1824.h: 6254: } PCLATH_SHADbits_t;
[; ;pic16f1824.h: 6255: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1824.h: 6265: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6267
[; ;pic16f1824.h: 6267: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1824.h: 6270: typedef union {
[; ;pic16f1824.h: 6271: struct {
[; ;pic16f1824.h: 6272: unsigned FSR0L_SHAD :8;
[; ;pic16f1824.h: 6273: };
[; ;pic16f1824.h: 6274: } FSR0L_SHADbits_t;
[; ;pic16f1824.h: 6275: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1824.h: 6285: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6287
[; ;pic16f1824.h: 6287: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1824.h: 6290: typedef union {
[; ;pic16f1824.h: 6291: struct {
[; ;pic16f1824.h: 6292: unsigned FSR0H_SHAD :8;
[; ;pic16f1824.h: 6293: };
[; ;pic16f1824.h: 6294: } FSR0H_SHADbits_t;
[; ;pic16f1824.h: 6295: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1824.h: 6305: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6307
[; ;pic16f1824.h: 6307: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1824.h: 6310: typedef union {
[; ;pic16f1824.h: 6311: struct {
[; ;pic16f1824.h: 6312: unsigned FSR1L_SHAD :8;
[; ;pic16f1824.h: 6313: };
[; ;pic16f1824.h: 6314: } FSR1L_SHADbits_t;
[; ;pic16f1824.h: 6315: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1824.h: 6325: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6327
[; ;pic16f1824.h: 6327: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1824.h: 6330: typedef union {
[; ;pic16f1824.h: 6331: struct {
[; ;pic16f1824.h: 6332: unsigned FSR1H_SHAD :8;
[; ;pic16f1824.h: 6333: };
[; ;pic16f1824.h: 6334: } FSR1H_SHADbits_t;
[; ;pic16f1824.h: 6335: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1824.h: 6345: extern volatile unsigned char STKPTR @ 0xFED;
"6347
[; ;pic16f1824.h: 6347: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1824.h: 6350: typedef union {
[; ;pic16f1824.h: 6351: struct {
[; ;pic16f1824.h: 6352: unsigned STKPTR :5;
[; ;pic16f1824.h: 6353: };
[; ;pic16f1824.h: 6354: } STKPTRbits_t;
[; ;pic16f1824.h: 6355: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1824.h: 6365: extern volatile unsigned char TOSL @ 0xFEE;
"6367
[; ;pic16f1824.h: 6367: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1824.h: 6370: typedef union {
[; ;pic16f1824.h: 6371: struct {
[; ;pic16f1824.h: 6372: unsigned TOSL :8;
[; ;pic16f1824.h: 6373: };
[; ;pic16f1824.h: 6374: } TOSLbits_t;
[; ;pic16f1824.h: 6375: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1824.h: 6385: extern volatile unsigned char TOSH @ 0xFEF;
"6387
[; ;pic16f1824.h: 6387: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1824.h: 6390: typedef union {
[; ;pic16f1824.h: 6391: struct {
[; ;pic16f1824.h: 6392: unsigned TOSH :7;
[; ;pic16f1824.h: 6393: };
[; ;pic16f1824.h: 6394: } TOSHbits_t;
[; ;pic16f1824.h: 6395: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1824.h: 6410: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1824.h: 6412: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1824.h: 6414: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1824.h: 6416: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1824.h: 6418: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1824.h: 6420: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1824.h: 6422: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1824.h: 6424: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1824.h: 6426: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1824.h: 6428: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1824.h: 6430: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1824.h: 6432: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1824.h: 6434: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1824.h: 6436: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1824.h: 6438: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1824.h: 6440: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1824.h: 6442: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1824.h: 6444: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1824.h: 6446: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1824.h: 6448: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1824.h: 6450: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1824.h: 6452: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1824.h: 6454: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1824.h: 6456: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1824.h: 6458: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1824.h: 6460: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1824.h: 6462: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1824.h: 6464: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1824.h: 6466: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1824.h: 6468: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1824.h: 6470: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1824.h: 6472: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1824.h: 6474: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1824.h: 6476: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1824.h: 6478: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1824.h: 6480: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1824.h: 6482: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1824.h: 6484: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1824.h: 6486: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1824.h: 6488: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1824.h: 6490: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1824.h: 6492: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1824.h: 6494: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1824.h: 6496: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1824.h: 6498: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1824.h: 6500: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1824.h: 6502: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1824.h: 6504: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1824.h: 6506: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1824.h: 6508: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1824.h: 6510: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1824.h: 6512: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1824.h: 6514: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1824.h: 6516: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1824.h: 6518: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1824.h: 6520: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1824.h: 6522: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic16f1824.h: 6524: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic16f1824.h: 6526: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1824.h: 6528: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1824.h: 6530: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1824.h: 6532: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1824.h: 6534: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1824.h: 6536: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1824.h: 6538: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1824.h: 6540: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1824.h: 6542: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1824.h: 6544: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1824.h: 6546: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1824.h: 6548: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1824.h: 6550: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1824.h: 6552: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1824.h: 6554: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1824.h: 6556: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic16f1824.h: 6558: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic16f1824.h: 6560: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic16f1824.h: 6562: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic16f1824.h: 6564: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic16f1824.h: 6566: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic16f1824.h: 6568: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1824.h: 6570: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16f1824.h: 6572: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16f1824.h: 6574: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16f1824.h: 6576: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16f1824.h: 6578: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1824.h: 6580: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1824.h: 6582: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1824.h: 6584: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1824.h: 6586: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1824.h: 6588: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1824.h: 6590: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16f1824.h: 6592: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16f1824.h: 6594: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16f1824.h: 6596: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16f1824.h: 6598: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1824.h: 6600: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1824.h: 6602: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1824.h: 6604: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1824.h: 6606: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1824.h: 6608: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1824.h: 6610: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON1)*8) + 0;
[; ;pic16f1824.h: 6612: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1824.h: 6614: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1824.h: 6616: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f1824.h: 6618: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f1824.h: 6620: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f1824.h: 6622: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f1824.h: 6624: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1824.h: 6626: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1824.h: 6628: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f1824.h: 6630: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f1824.h: 6632: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f1824.h: 6634: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f1824.h: 6636: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1824.h: 6638: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1824.h: 6640: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16f1824.h: 6642: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1824.h: 6644: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1824.h: 6646: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1824.h: 6648: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1824.h: 6650: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1824.h: 6652: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1824.h: 6654: extern volatile __bit CKP @ (((unsigned) &SSP1CON)*8) + 4;
[; ;pic16f1824.h: 6656: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16f1824.h: 6658: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16f1824.h: 6660: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16f1824.h: 6662: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16f1824.h: 6664: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16f1824.h: 6666: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16f1824.h: 6668: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic16f1824.h: 6670: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic16f1824.h: 6672: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16f1824.h: 6674: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16f1824.h: 6676: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16f1824.h: 6678: extern volatile __bit CPSCH3 @ (((unsigned) &CPSCON1)*8) + 3;
[; ;pic16f1824.h: 6680: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16f1824.h: 6682: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16f1824.h: 6684: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic16f1824.h: 6686: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16f1824.h: 6688: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16f1824.h: 6690: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1824.h: 6692: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1824.h: 6694: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1824.h: 6696: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1824.h: 6698: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16f1824.h: 6700: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16f1824.h: 6702: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1824.h: 6704: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1824.h: 6706: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16f1824.h: 6708: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1824.h: 6710: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1824.h: 6712: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1824.h: 6714: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1824.h: 6716: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1824.h: 6718: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1824.h: 6720: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1824.h: 6722: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1824.h: 6724: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1824.h: 6726: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1824.h: 6728: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f1824.h: 6730: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f1824.h: 6732: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f1824.h: 6734: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f1824.h: 6736: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1824.h: 6738: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1824.h: 6740: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1824.h: 6742: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f1824.h: 6744: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f1824.h: 6746: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16f1824.h: 6748: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1824.h: 6750: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16f1824.h: 6752: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1824.h: 6754: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1824.h: 6756: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1824.h: 6758: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1824.h: 6760: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1824.h: 6762: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1824.h: 6764: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1824.h: 6766: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1824.h: 6768: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1824.h: 6770: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1824.h: 6772: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1824.h: 6774: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1824.h: 6776: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1824.h: 6778: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1824.h: 6780: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1824.h: 6782: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1824.h: 6784: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1824.h: 6786: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1824.h: 6788: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1824.h: 6790: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1824.h: 6792: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1824.h: 6794: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1824.h: 6796: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1824.h: 6798: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1824.h: 6800: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1824.h: 6802: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1824.h: 6804: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1824.h: 6806: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1824.h: 6808: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1824.h: 6810: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1824.h: 6812: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1824.h: 6814: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1824.h: 6816: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1824.h: 6818: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1824.h: 6820: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1824.h: 6822: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1824.h: 6824: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1824.h: 6826: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1824.h: 6828: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1824.h: 6830: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1824.h: 6832: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1824.h: 6834: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1824.h: 6836: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1824.h: 6838: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1824.h: 6840: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1824.h: 6842: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1824.h: 6844: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1824.h: 6846: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1824.h: 6848: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1824.h: 6850: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1824.h: 6852: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1824.h: 6854: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1824.h: 6856: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1824.h: 6858: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1824.h: 6860: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1824.h: 6862: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1824.h: 6864: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1824.h: 6866: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1824.h: 6868: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1824.h: 6870: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1824.h: 6872: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16f1824.h: 6874: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1824.h: 6876: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1824.h: 6878: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16f1824.h: 6880: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16f1824.h: 6882: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16f1824.h: 6884: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16f1824.h: 6886: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16f1824.h: 6888: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic16f1824.h: 6890: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16f1824.h: 6892: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16f1824.h: 6894: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16f1824.h: 6896: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16f1824.h: 6898: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16f1824.h: 6900: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16f1824.h: 6902: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic16f1824.h: 6904: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16f1824.h: 6906: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16f1824.h: 6908: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16f1824.h: 6910: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16f1824.h: 6912: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16f1824.h: 6914: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16f1824.h: 6916: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16f1824.h: 6918: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic16f1824.h: 6920: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic16f1824.h: 6922: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16f1824.h: 6924: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16f1824.h: 6926: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic16f1824.h: 6928: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1824.h: 6930: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1824.h: 6932: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1824.h: 6934: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1824.h: 6936: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1824.h: 6938: extern volatile __bit P1CSEL @ (((unsigned) &APFCON1)*8) + 2;
[; ;pic16f1824.h: 6940: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16f1824.h: 6942: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16f1824.h: 6944: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16f1824.h: 6946: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16f1824.h: 6948: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1824.h: 6950: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1824.h: 6952: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1824.h: 6954: extern volatile __bit P1DSEL @ (((unsigned) &APFCON1)*8) + 3;
[; ;pic16f1824.h: 6956: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16f1824.h: 6958: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f1824.h: 6960: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1824.h: 6962: extern volatile __bit P2BSEL @ (((unsigned) &APFCON1)*8) + 1;
[; ;pic16f1824.h: 6964: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16f1824.h: 6966: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16f1824.h: 6968: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16f1824.h: 6970: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16f1824.h: 6972: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1824.h: 6974: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1824.h: 6976: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1824.h: 6978: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16f1824.h: 6980: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16f1824.h: 6982: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1824.h: 6984: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1824.h: 6986: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1824.h: 6988: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1824.h: 6990: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1824.h: 6992: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1824.h: 6994: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1824.h: 6996: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1824.h: 6998: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1824.h: 7000: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16f1824.h: 7002: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16f1824.h: 7004: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16f1824.h: 7006: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16f1824.h: 7008: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16f1824.h: 7010: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16f1824.h: 7012: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16f1824.h: 7014: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16f1824.h: 7016: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1824.h: 7018: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1824.h: 7020: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1824.h: 7022: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1824.h: 7024: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1824.h: 7026: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1824.h: 7028: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1824.h: 7030: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1824.h: 7032: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1824.h: 7034: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1824.h: 7036: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1824.h: 7038: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1824.h: 7040: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1824.h: 7042: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1824.h: 7044: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1824.h: 7046: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1824.h: 7048: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f1824.h: 7050: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1824.h: 7052: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1824.h: 7054: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1824.h: 7056: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON0)*8) + 7;
[; ;pic16f1824.h: 7058: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1824.h: 7060: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1824.h: 7062: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1824.h: 7064: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1824.h: 7066: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1824.h: 7068: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1824.h: 7070: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1824.h: 7072: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1824.h: 7074: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16f1824.h: 7076: extern volatile __bit SDOSEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16f1824.h: 7078: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1824.h: 7080: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1824.h: 7082: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1824.h: 7084: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1824.h: 7086: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1824.h: 7088: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16f1824.h: 7090: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16f1824.h: 7092: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16f1824.h: 7094: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1824.h: 7096: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16f1824.h: 7098: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16f1824.h: 7100: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16f1824.h: 7102: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16f1824.h: 7104: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16f1824.h: 7106: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16f1824.h: 7108: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16f1824.h: 7110: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16f1824.h: 7112: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16f1824.h: 7114: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16f1824.h: 7116: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16f1824.h: 7118: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16f1824.h: 7120: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16f1824.h: 7122: extern volatile __bit SS1SEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16f1824.h: 7124: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1824.h: 7126: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1824.h: 7128: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON)*8) + 5;
[; ;pic16f1824.h: 7130: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON)*8) + 0;
[; ;pic16f1824.h: 7132: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON)*8) + 1;
[; ;pic16f1824.h: 7134: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON)*8) + 2;
[; ;pic16f1824.h: 7136: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON)*8) + 3;
[; ;pic16f1824.h: 7138: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON)*8) + 6;
[; ;pic16f1824.h: 7140: extern volatile __bit SSSEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16f1824.h: 7142: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1824.h: 7144: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1824.h: 7146: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16f1824.h: 7148: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16f1824.h: 7150: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16f1824.h: 7152: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16f1824.h: 7154: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16f1824.h: 7156: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16f1824.h: 7158: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16f1824.h: 7160: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16f1824.h: 7162: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16f1824.h: 7164: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16f1824.h: 7166: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1824.h: 7168: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1824.h: 7170: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1824.h: 7172: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1824.h: 7174: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1824.h: 7176: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1824.h: 7178: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16f1824.h: 7180: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1824.h: 7182: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1824.h: 7184: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1824.h: 7186: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1824.h: 7188: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1824.h: 7190: extern volatile __bit T1GSEL @ (((unsigned) &APFCON0)*8) + 3;
[; ;pic16f1824.h: 7192: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1824.h: 7194: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1824.h: 7196: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1824.h: 7198: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1824.h: 7200: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1824.h: 7202: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1824.h: 7204: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1824.h: 7206: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1824.h: 7208: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1824.h: 7210: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1824.h: 7212: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1824.h: 7214: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1824.h: 7216: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1824.h: 7218: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1824.h: 7220: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1824.h: 7222: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1824.h: 7224: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1824.h: 7226: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1824.h: 7228: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1824.h: 7230: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1824.h: 7232: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1824.h: 7234: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1824.h: 7236: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1824.h: 7238: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1824.h: 7240: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1824.h: 7242: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1824.h: 7244: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1824.h: 7246: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1824.h: 7248: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1824.h: 7250: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1824.h: 7252: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1824.h: 7254: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1824.h: 7256: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1824.h: 7258: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1824.h: 7260: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1824.h: 7262: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1824.h: 7264: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1824.h: 7266: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1824.h: 7268: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1824.h: 7270: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1824.h: 7272: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1824.h: 7274: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1824.h: 7276: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1824.h: 7278: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1824.h: 7280: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1824.h: 7282: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1824.h: 7284: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1824.h: 7286: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1824.h: 7288: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1824.h: 7290: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1824.h: 7292: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1824.h: 7294: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1824.h: 7296: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1824.h: 7298: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1824.h: 7300: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1824.h: 7302: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1824.h: 7304: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1824.h: 7306: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1824.h: 7308: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1824.h: 7310: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1824.h: 7312: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1824.h: 7314: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1824.h: 7316: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1824.h: 7318: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1824.h: 7320: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1824.h: 7322: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1824.h: 7324: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1824.h: 7326: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1824.h: 7328: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1824.h: 7330: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON0)*8) + 2;
[; ;pic16f1824.h: 7332: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1824.h: 7334: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1824.h: 7336: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1824.h: 7338: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1824.h: 7340: extern volatile __bit WCOL @ (((unsigned) &SSP1CON)*8) + 7;
[; ;pic16f1824.h: 7342: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1824.h: 7344: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1824.h: 7346: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1824.h: 7348: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1824.h: 7350: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1824.h: 7352: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1824.h: 7354: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1824.h: 7356: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1824.h: 7358: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1824.h: 7360: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1824.h: 7362: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1824.h: 7364: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1824.h: 7366: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1824.h: 7368: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1824.h: 7370: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1824.h: 7372: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1824.h: 7374: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1824.h: 7376: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f1824.h: 7378: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f1824.h: 7380: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f1824.h: 7382: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1824.h: 7384: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1824.h: 7386: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1824.h: 7388: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1824.h: 7390: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1824.h: 7392: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1824.h: 7394: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1824.h: 7396: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1824.h: 7398: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1824.h: 7400: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1824.h: 7402: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 29: extern void __nop(void);
[; ;pic.h: 78: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 114: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 115: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 116: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 117: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 153: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 155: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 158: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 193: extern __bank0 unsigned char __resetbits;
[; ;pic.h: 194: extern __bank0 __bit __powerdown;
[; ;pic.h: 195: extern __bank0 __bit __timeout;
"5 source/ledTask.c
[v _st_led `S1 ~T0 @X0 1 s ]
[; ;ledTask.c: 5: static ST_LED st_led;
"8
[v _led_init `(v ~T0 @X0 1 ef ]
{
[; ;ledTask.c: 8: void led_init(void){
[e :U _led_init ]
[f ]
[; ;ledTask.c: 9: st_led.period = 0;
"9
[e = . _st_led 1 -> -> 0 `i `us ]
[; ;ledTask.c: 10: st_led.count = 0;
"10
[e = . _st_led 2 -> -> 0 `i `us ]
[; ;ledTask.c: 11: st_led.times = 0;
"11
[e = . _st_led 3 -> -> 0 `i `uc ]
[; ;ledTask.c: 12: st_led.times_cnt = 0;
"12
[e = . _st_led 4 -> -> 0 `i `uc ]
[; ;ledTask.c: 14: TRISA &= ~(1<<4);
"14
[e =& _TRISA -> ~ << -> 1 `i -> 4 `i `uc ]
[; ;ledTask.c: 15: RA4 = 1;
"15
[e = _RA4 -> -> 1 `i `b ]
[; ;ledTask.c: 16: }
"16
[e :UE 337 ]
}
"18
[v _led_task `(v ~T0 @X0 1 ef ]
{
[; ;ledTask.c: 18: void led_task(void){
[e :U _led_task ]
[f ]
[; ;ledTask.c: 20: if(0 != st_led.period) {
"20
[e $ ! != -> -> 0 `i `ui -> . _st_led 1 `ui 339  ]
{
[; ;ledTask.c: 21: st_led.count++;
"21
[e ++ . _st_led 2 -> -> 1 `i `us ]
[; ;ledTask.c: 22: if(st_led.count == st_led.period) {
"22
[e $ ! == -> . _st_led 2 `ui -> . _st_led 1 `ui 340  ]
{
[; ;ledTask.c: 23: if( (1) == st_led.stats ) {
"23
[e $ ! == -> 1 `i -> . _st_led 0 `i 341  ]
{
[; ;ledTask.c: 24: RA4 = 0;
"24
[e = _RA4 -> -> 0 `i `b ]
[; ;ledTask.c: 25: st_led.stats = (0);
"25
[e = . _st_led 0 -> -> 0 `i `uc ]
"26
}
[; ;ledTask.c: 26: } else {
[e $U 342  ]
[e :U 341 ]
{
[; ;ledTask.c: 27: if (0 != st_led.times){
"27
[e $ ! != -> 0 `i -> . _st_led 3 `i 343  ]
{
[; ;ledTask.c: 28: st_led.times_cnt--;
"28
[e -- . _st_led 4 -> -> 1 `i `uc ]
[; ;ledTask.c: 29: if (0 == st_led.times_cnt) {
"29
[e $ ! == -> 0 `i -> . _st_led 4 `i 344  ]
{
[; ;ledTask.c: 30: st_led.times = 0;
"30
[e = . _st_led 3 -> -> 0 `i `uc ]
[; ;ledTask.c: 31: st_led.times_cnt = 0;
"31
[e = . _st_led 4 -> -> 0 `i `uc ]
[; ;ledTask.c: 32: st_led.period = 0;
"32
[e = . _st_led 1 -> -> 0 `i `us ]
[; ;ledTask.c: 33: st_led.count = 0;
"33
[e = . _st_led 2 -> -> 0 `i `us ]
[; ;ledTask.c: 34: st_led.stats = (0);
"34
[e = . _st_led 0 -> -> 0 `i `uc ]
"35
}
[e :U 344 ]
"36
}
[e :U 343 ]
[; ;ledTask.c: 35: }
[; ;ledTask.c: 36: }
[; ;ledTask.c: 37: RA4 = 1;
"37
[e = _RA4 -> -> 1 `i `b ]
[; ;ledTask.c: 38: st_led.stats = (1);
"38
[e = . _st_led 0 -> -> 1 `i `uc ]
"39
}
[e :U 342 ]
[; ;ledTask.c: 39: }
[; ;ledTask.c: 40: st_led.count = 0;
"40
[e = . _st_led 2 -> -> 0 `i `us ]
"41
}
[e :U 340 ]
"42
}
[e :U 339 ]
[; ;ledTask.c: 41: }
[; ;ledTask.c: 42: }
[; ;ledTask.c: 43: }
"43
[e :UE 338 ]
}
"45
[v _led_ctrl `(v ~T0 @X0 1 ef2`us`uc ]
{
[; ;ledTask.c: 45: void led_ctrl(U16ET period, U08ET times){
[e :U _led_ctrl ]
[v _period `us ~T0 @X0 1 r1 ]
[v _times `uc ~T0 @X0 1 r2 ]
[f ]
[; ;ledTask.c: 46: if (0 != period) RA4 = 0;
"46
[e $ ! != -> -> 0 `i `ui -> _period `ui 346  ]
[e = _RA4 -> -> 0 `i `b ]
[e $U 347  ]
"47
[e :U 346 ]
[; ;ledTask.c: 47: else RA4 = 1;;
[e = _RA4 -> -> 1 `i `b ]
[e :U 347 ]
[; ;ledTask.c: 48: st_led.times = times;
"48
[e = . _st_led 3 _times ]
[; ;ledTask.c: 49: st_led.times_cnt = times;
"49
[e = . _st_led 4 _times ]
[; ;ledTask.c: 50: st_led.period = period;
"50
[e = . _st_led 1 _period ]
[; ;ledTask.c: 51: st_led.count = 0;
"51
[e = . _st_led 2 -> -> 0 `i `us ]
[; ;ledTask.c: 52: st_led.stats = (0);
"52
[e = . _st_led 0 -> -> 0 `i `uc ]
[; ;ledTask.c: 53: }
"53
[e :UE 345 ]
}
