{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681874709377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681874709380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 10:25:09 2023 " "Processing started: Wed Apr 19 10:25:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681874709380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681874709380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_8 -c wrapper_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_8 -c wrapper_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681874709380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681874710102 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper_8.sv(19) " "Verilog HDL Module Instantiation warning at wrapper_8.sv(19): ignored dangling comma in List of Port Connections" {  } { { "wrapper_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681874710180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_8 " "Found entity 1: wrapper_8" {  } { { "wrapper_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681874710183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681874710183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681874710183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681874710183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681874710191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681874710191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681874710193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681874710193 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "design_8.sv(31) " "Verilog HDL Module Instantiation warning at design_8.sv(31): ignored dangling comma in List of Port Connections" {  } { { "design_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681874710196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_8 " "Found entity 1: design_8" {  } { { "design_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681874710196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681874710196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_8 " "Elaborating entity \"wrapper_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681874710263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_8 design_8:dut " "Elaborating entity \"design_8\" for hierarchy \"design_8:dut\"" {  } { { "wrapper_8.sv" "dut" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681874710266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder design_8:dut\|adder:adder0 " "Elaborating entity \"adder\" for hierarchy \"design_8:dut\|adder:adder0\"" {  } { { "design_8.sv" "adder0" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681874710292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec design_8:dut\|bin2dec:bin2dec0 " "Elaborating entity \"bin2dec\" for hierarchy \"design_8:dut\|bin2dec:bin2dec0\"" {  } { { "design_8.sv" "bin2dec0" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681874710304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(14) " "Verilog HDL assignment warning at bin2dec.sv(14): truncated value with size 32 to match size of target (17)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681874710304 "|wrapper_8|design_8:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(15) " "Verilog HDL assignment warning at bin2dec.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681874710304 "|wrapper_8|design_8:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(25) " "Verilog HDL assignment warning at bin2dec.sv(25): truncated value with size 32 to match size of target (17)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681874710307 "|wrapper_8|design_8:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(26) " "Verilog HDL assignment warning at bin2dec.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681874710307 "|wrapper_8|design_8:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 bin2dec.sv(30) " "Verilog HDL assignment warning at bin2dec.sv(30): truncated value with size 17 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681874710313 "|wrapper_8|design_8:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 bin2dec.sv(34) " "Verilog HDL assignment warning at bin2dec.sv(34): truncated value with size 17 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681874710313 "|wrapper_8|design_8:dut|bin2dec:bin2dec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD design_8:dut\|LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"design_8:dut\|LCD:LCD\"" {  } { { "design_8.sv" "LCD" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681874710340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "wrapper_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681874712927 "|wrapper_8|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "wrapper_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681874712927 "|wrapper_8|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wrapper_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681874712927 "|wrapper_8|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681874712927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681874714136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681874714136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "773 " "Implemented 773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681874714242 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681874714242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "743 " "Implemented 743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681874714242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681874714242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681874714273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 10:25:14 2023 " "Processing ended: Wed Apr 19 10:25:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681874714273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681874714273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681874714273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681874714273 ""}
