<stg><name>fft_32pt_Pipeline_VITIS_LOOP_131_2</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %r_imag_V_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_22

]]></Node>
<StgValue><ssdm name="r_imag_V_22_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %r_imag_V_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_21

]]></Node>
<StgValue><ssdm name="r_imag_V_21_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %r_real_V_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_18

]]></Node>
<StgValue><ssdm name="r_real_V_18_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %r_real_V_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_17

]]></Node>
<StgValue><ssdm name="r_real_V_17_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %r_imag_V_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_20

]]></Node>
<StgValue><ssdm name="r_imag_V_20_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %r_imag_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V

]]></Node>
<StgValue><ssdm name="r_imag_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %r_real_V_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_16

]]></Node>
<StgValue><ssdm name="r_real_V_16_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %r_real_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V

]]></Node>
<StgValue><ssdm name="r_real_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %r_imag_V_76_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_76

]]></Node>
<StgValue><ssdm name="r_imag_V_76_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %r_imag_V_75_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_75

]]></Node>
<StgValue><ssdm name="r_imag_V_75_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %r_real_V_66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_66

]]></Node>
<StgValue><ssdm name="r_real_V_66_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %r_real_V_65_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_65

]]></Node>
<StgValue><ssdm name="r_real_V_65_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %r_imag_V_74_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_74

]]></Node>
<StgValue><ssdm name="r_imag_V_74_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %r_imag_V_73_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_imag_V_73

]]></Node>
<StgValue><ssdm name="r_imag_V_73_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %r_real_V_64_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_64

]]></Node>
<StgValue><ssdm name="r_real_V_64_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %r_real_V_63_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_real_V_63

]]></Node>
<StgValue><ssdm name="r_real_V_63_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i2 0, i2 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body23.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body23.i:0 %k_3 = load i2 %k

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body23.i:1 %icmp_ln131 = icmp_eq  i2 %k_3, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body23.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body23.i:3 %add_ln131 = add i2 %k_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body23.i:4 %br_ln131 = br i1 %icmp_ln131, void %for.body23.i.split, void %for.body.i1622.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2">
<![CDATA[
for.body23.i.split:3 %empty_56 = trunc i2 %k_3

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.body23.i.split:4 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_56, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
for.body23.i.split:5 %zext_ln79 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:7 %TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="TWIDDLE_REAL_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:8 %wk_real_V = load i6 %TWIDDLE_REAL_V_addr

]]></Node>
<StgValue><ssdm name="wk_real_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:9 %TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="TWIDDLE_IMAG_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:10 %wk_imag_V = load i6 %TWIDDLE_IMAG_V_addr

]]></Node>
<StgValue><ssdm name="wk_imag_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body23.i.split:81 %store_ln131 = store i2 %add_ln131, i2 %k

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="4">
<![CDATA[
for.body23.i.split:6 %zext_ln79_1 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:8 %wk_real_V = load i6 %TWIDDLE_REAL_V_addr

]]></Node>
<StgValue><ssdm name="wk_real_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:10 %wk_imag_V = load i6 %TWIDDLE_IMAG_V_addr

]]></Node>
<StgValue><ssdm name="wk_imag_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.body23.i.split:11 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %empty_56, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body23.i.split:12 %empty_57 = sub i6 %p_shl, i6 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
for.body23.i.split:13 %zext_ln79_2 = zext i6 %empty_57

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:14 %TWIDDLE_REAL_V_addr_2 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="TWIDDLE_REAL_V_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:15 %w3k_real_V = load i6 %TWIDDLE_REAL_V_addr_2

]]></Node>
<StgValue><ssdm name="w3k_real_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:16 %TWIDDLE_IMAG_V_addr_2 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="TWIDDLE_IMAG_V_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:17 %w3k_imag_V = load i6 %TWIDDLE_IMAG_V_addr_2

]]></Node>
<StgValue><ssdm name="w3k_imag_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body23.i.split:18 %icmp_ln136 = icmp_eq  i2 %k_3, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body23.i.split:19 %b_real_V_8 = select i1 %icmp_ln136, i32 %r_real_V_63_read, i32 %r_real_V_64_read

]]></Node>
<StgValue><ssdm name="b_real_V_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body23.i.split:20 %b_imag_V_12 = select i1 %icmp_ln136, i32 %r_imag_V_73_read, i32 %r_imag_V_74_read

]]></Node>
<StgValue><ssdm name="b_imag_V_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="55" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:15 %w3k_real_V = load i6 %TWIDDLE_REAL_V_addr_2

]]></Node>
<StgValue><ssdm name="w3k_real_V"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="6">
<![CDATA[
for.body23.i.split:17 %w3k_imag_V = load i6 %TWIDDLE_IMAG_V_addr_2

]]></Node>
<StgValue><ssdm name="w3k_imag_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="48" op_0_bw="18">
<![CDATA[
for.body23.i.split:21 %sext_ln1273 = sext i18 %wk_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="48" op_0_bw="32">
<![CDATA[
for.body23.i.split:22 %sext_ln1273_8 = sext i32 %b_real_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="18">
<![CDATA[
for.body23.i.split:23 %sext_ln1273_9 = sext i18 %wk_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="32">
<![CDATA[
for.body23.i.split:24 %sext_ln1273_10 = sext i32 %b_imag_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1273_10"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:25 %mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:26 %mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln1348"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:29 %mul_ln813_4 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln813_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:30 %mul_ln1347 = mul i48 %sext_ln1273, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body23.i.split:33 %b_real_V_9 = select i1 %icmp_ln136, i32 %r_real_V_65_read, i32 %r_real_V_66_read

]]></Node>
<StgValue><ssdm name="b_real_V_9"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body23.i.split:34 %b_imag_V_13 = select i1 %icmp_ln136, i32 %r_imag_V_75_read, i32 %r_imag_V_76_read

]]></Node>
<StgValue><ssdm name="b_imag_V_13"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="67" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:25 %mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln813"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:26 %mul_ln1348 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln1348"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:29 %mul_ln813_4 = mul i48 %sext_ln1273_9, i48 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="mul_ln813_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:30 %mul_ln1347 = mul i48 %sext_ln1273, i48 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="48" op_0_bw="18">
<![CDATA[
for.body23.i.split:35 %sext_ln1273_11 = sext i18 %w3k_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_11"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="48" op_0_bw="32">
<![CDATA[
for.body23.i.split:36 %sext_ln1273_12 = sext i32 %b_real_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1273_12"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="48" op_0_bw="18">
<![CDATA[
for.body23.i.split:37 %sext_ln1273_13 = sext i18 %w3k_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_13"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="32">
<![CDATA[
for.body23.i.split:38 %sext_ln1273_14 = sext i32 %b_imag_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1273_14"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:39 %mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln813_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:40 %mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln1348_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:43 %mul_ln813_6 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln813_6"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:44 %mul_ln1347_2 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="79" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:27 %ret_V = sub i48 %mul_ln813, i48 %mul_ln1348

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body23.i.split:28 %c_real_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="c_real_V"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:31 %ret_V_10 = add i48 %mul_ln813_4, i48 %mul_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body23.i.split:32 %c_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_10, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="c_imag_V"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:39 %mul_ln813_5 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln813_5"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:40 %mul_ln1348_2 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln1348_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:43 %mul_ln813_6 = mul i48 %sext_ln1273_13, i48 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="mul_ln813_6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:44 %mul_ln1347_2 = mul i48 %sext_ln1273_11, i48 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
for.body.i1622.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="87" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:41 %ret_V_11 = sub i48 %mul_ln813_5, i48 %mul_ln1348_2

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body23.i.split:42 %d_real_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_11, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="d_real_V"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body23.i.split:45 %ret_V_12 = add i48 %mul_ln813_6, i48 %mul_ln1347_2

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body23.i.split:46 %d_imag_V = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_12, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="d_imag_V"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:47 %cpd_real_V = add i32 %d_real_V, i32 %c_real_V

]]></Node>
<StgValue><ssdm name="cpd_real_V"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:48 %cpd_imag_V = add i32 %d_imag_V, i32 %c_imag_V

]]></Node>
<StgValue><ssdm name="cpd_imag_V"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:49 %cmd_real_V = sub i32 %c_real_V, i32 %d_real_V

]]></Node>
<StgValue><ssdm name="cmd_real_V"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:50 %cmd_imag_V = sub i32 %c_imag_V, i32 %d_imag_V

]]></Node>
<StgValue><ssdm name="cmd_imag_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="2">
<![CDATA[
for.body23.i.split:0 %zext_ln131 = zext i2 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body23.i.split:1 %specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln132"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body23.i.split:2 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body23.i.split:51 %a_real_V_16 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_real_V_read, i32 %r_real_V_16_read, i1 %empty_56

]]></Node>
<StgValue><ssdm name="a_real_V_16"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body23.i.split:52 %a_imag_V_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_imag_V_read, i32 %r_imag_V_20_read, i1 %empty_56

]]></Node>
<StgValue><ssdm name="a_imag_V_10"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:53 %r_real_V_24 = add i32 %cpd_real_V, i32 %a_real_V_16

]]></Node>
<StgValue><ssdm name="r_real_V_24"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:54 %r_imag_V_31 = add i32 %cpd_imag_V, i32 %a_imag_V_10

]]></Node>
<StgValue><ssdm name="r_imag_V_31"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:55 %o1_out_real_V_addr = getelementptr i32 %o1_out_real_V, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="o1_out_real_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:56 %o1_out_imag_V_addr = getelementptr i32 %o1_out_imag_V, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:57 %store_ln142 = store i32 %r_real_V_24, i2 %o1_out_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:58 %store_ln142 = store i32 %r_imag_V_31, i2 %o1_out_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body23.i.split:59 %xor_ln143 = xor i2 %k_3, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln143"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="2">
<![CDATA[
for.body23.i.split:60 %add_ln143_cast = zext i2 %xor_ln143

]]></Node>
<StgValue><ssdm name="add_ln143_cast"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body23.i.split:61 %a_real_V_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_real_V_17_read, i32 %r_real_V_18_read, i1 %empty_56

]]></Node>
<StgValue><ssdm name="a_real_V_18"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body23.i.split:62 %a_imag_V_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %r_imag_V_21_read, i32 %r_imag_V_22_read, i1 %empty_56

]]></Node>
<StgValue><ssdm name="a_imag_V_12"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:63 %r_real_V_25 = add i32 %cmd_imag_V, i32 %a_real_V_18

]]></Node>
<StgValue><ssdm name="r_real_V_25"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:64 %r_imag_V_33 = sub i32 %a_imag_V_12, i32 %cmd_real_V

]]></Node>
<StgValue><ssdm name="r_imag_V_33"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:65 %o1_out_real_V_addr_1 = getelementptr i32 %o1_out_real_V, i64 0, i64 %add_ln143_cast

]]></Node>
<StgValue><ssdm name="o1_out_real_V_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:66 %o1_out_imag_V_addr_1 = getelementptr i32 %o1_out_imag_V, i64 0, i64 %add_ln143_cast

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:67 %store_ln143 = store i32 %r_real_V_25, i2 %o1_out_real_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:68 %store_ln143 = store i32 %r_imag_V_33, i2 %o1_out_imag_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:69 %r_real_V_26 = sub i32 %a_real_V_16, i32 %cpd_real_V

]]></Node>
<StgValue><ssdm name="r_real_V_26"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:70 %r_imag_V_34 = sub i32 %a_imag_V_10, i32 %cpd_imag_V

]]></Node>
<StgValue><ssdm name="r_imag_V_34"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:71 %o1_out_real_V_4_addr = getelementptr i32 %o1_out_real_V_4, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="o1_out_real_V_4_addr"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:72 %o1_out_imag_V_4_addr = getelementptr i32 %o1_out_imag_V_4, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_4_addr"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:73 %store_ln144 = store i32 %r_real_V_26, i2 %o1_out_real_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:74 %store_ln144 = store i32 %r_imag_V_34, i2 %o1_out_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:75 %r_real_V_27 = sub i32 %a_real_V_18, i32 %cmd_imag_V

]]></Node>
<StgValue><ssdm name="r_real_V_27"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body23.i.split:76 %r_imag_V_35 = add i32 %a_imag_V_12, i32 %cmd_real_V

]]></Node>
<StgValue><ssdm name="r_imag_V_35"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:77 %o1_out_real_V_4_addr_1 = getelementptr i32 %o1_out_real_V_4, i64 0, i64 %add_ln143_cast

]]></Node>
<StgValue><ssdm name="o1_out_real_V_4_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body23.i.split:78 %o1_out_imag_V_4_addr_1 = getelementptr i32 %o1_out_imag_V_4, i64 0, i64 %add_ln143_cast

]]></Node>
<StgValue><ssdm name="o1_out_imag_V_4_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:79 %store_ln145 = store i32 %r_real_V_27, i2 %o1_out_real_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.body23.i.split:80 %store_ln145 = store i32 %r_imag_V_35, i2 %o1_out_imag_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.body23.i.split:82 %br_ln131 = br void %for.body23.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
