Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Rodrigo/Documents/Curso_ICTP/Lab4_DivisorFrecuencia/divisorFrecuencia_tb_isim_beh.exe" -prj "C:/Users/Rodrigo/Documents/Curso_ICTP/Lab4_DivisorFrecuencia/divisorFrecuencia_tb_beh.prj" "work.divisorFrecuencia_tb" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Rodrigo/Documents/Curso_ICTP/Lab4_DivisorFrecuencia/divisorFrecuencia_mod.vhd" into library work
Parsing VHDL file "C:/Users/Rodrigo/Documents/Curso_ICTP/Lab4_DivisorFrecuencia/divisorFrecuencia_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity divisorFrecuencia_mod [\divisorFrecuencia_mod(3)\]
Compiling architecture behavior of entity divisorfrecuencia_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Rodrigo/Documents/Curso_ICTP/Lab4_DivisorFrecuencia/divisorFrecuencia_tb_isim_beh.exe
Fuse Memory Usage: 28900 KB
Fuse CPU Usage: 514 ms
