

================================================================
== Vivado HLS Report for 'poly_Sq_frombytes_1'
================================================================
* Date:           Sun Aug 23 20:04:18 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  701|  701|  701|  701|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  696|  696|         8|          -|          -|    87|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	10  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "br label %1" [packq.c:56]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_s, %2 ]" [packq.c:56]   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %next_mul, %2 ]"   --->   Operation 16 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.23ns)   --->   "%exitcond = icmp eq i7 %i, -41" [packq.c:56]   --->   Operation 17 'icmp' 'exitcond' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 87, i64 87, i64 87)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "%tmp_s = add i7 %i, 1" [packq.c:56]   --->   Operation 19 'add' 'tmp_s' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [packq.c:56]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "%sum = add i11 280, %phi_mul" [packq.c:58]   --->   Operation 21 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sum_cast = zext i11 %sum to i64" [packq.c:58]   --->   Operation 22 'zext' 'sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum_cast" [packq.c:58]   --->   Operation 23 'getelementptr' 'a_addr_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [packq.c:58]   --->   Operation 24 'load' 'a_load_7' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "%sum2 = add i11 281, %phi_mul" [packq.c:58]   --->   Operation 25 'add' 'sum2' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sum2_cast = zext i11 %sum2 to i64" [packq.c:58]   --->   Operation 26 'zext' 'sum2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum2_cast" [packq.c:58]   --->   Operation 27 'getelementptr' 'a_addr_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [packq.c:58]   --->   Operation 28 'load' 'a_load_8' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1450 x i8]* %a, i64 0, i64 1415" [packq.c:74]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:74]   --->   Operation 30 'load' 'a_load' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1450 x i8]* %a, i64 0, i64 1416" [packq.c:74]   --->   Operation 31 'getelementptr' 'a_addr_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:74]   --->   Operation 32 'load' 'a_load_1' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [packq.c:58]   --->   Operation 33 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 34 [1/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [packq.c:58]   --->   Operation 34 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i8 %a_load_8 to i5" [packq.c:58]   --->   Operation 35 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_49 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %tmp_76, i8 %a_load_7)" [packq.c:58]   --->   Operation 36 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_50 = zext i13 %tmp_49 to i16" [packq.c:58]   --->   Operation 37 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:58]   --->   Operation 38 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_52 = zext i10 %tmp_51 to i64" [packq.c:58]   --->   Operation 39 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_52" [packq.c:58]   --->   Operation 40 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.77ns)   --->   "store i16 %tmp_50, i16* %r_coeffs_addr_5, align 2" [packq.c:58]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_53 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_8, i32 5, i32 7)" [packq.c:59]   --->   Operation 42 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "%sum4 = add i11 282, %phi_mul" [packq.c:59]   --->   Operation 43 'add' 'sum4' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sum4_cast = zext i11 %sum4 to i64" [packq.c:59]   --->   Operation 44 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum4_cast" [packq.c:59]   --->   Operation 45 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [packq.c:59]   --->   Operation 46 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "%sum6 = add i11 283, %phi_mul" [packq.c:59]   --->   Operation 47 'add' 'sum6' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sum6_cast = zext i11 %sum6 to i64" [packq.c:59]   --->   Operation 48 'zext' 'sum6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum6_cast" [packq.c:59]   --->   Operation 49 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [packq.c:59]   --->   Operation 50 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_71 = zext i3 %tmp_53 to i8" [packq.c:59]   --->   Operation 51 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [packq.c:59]   --->   Operation 52 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_54 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_9, i3 0)" [packq.c:59]   --->   Operation 53 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [packq.c:59]   --->   Operation 54 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i8 %a_load_10 to i2" [packq.c:59]   --->   Operation 55 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_67 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %tmp_71)" [packq.c:59]   --->   Operation 56 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.83ns)   --->   "%tmp_68 = or i11 %tmp_67, %tmp_54" [packq.c:59]   --->   Operation 57 'or' 'tmp_68' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_55 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_84, i11 %tmp_68)" [packq.c:59]   --->   Operation 58 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i13 %tmp_55 to i16" [packq.c:59]   --->   Operation 59 'zext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_56 = or i10 %tmp_51, 1" [packq.c:59]   --->   Operation 60 'or' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_60 = zext i10 %tmp_56 to i64" [packq.c:59]   --->   Operation 61 'zext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_60" [packq.c:59]   --->   Operation 62 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.77ns)   --->   "store i16 %tmp_83_cast, i16* %r_coeffs_addr_6, align 2" [packq.c:59]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_61 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_10, i32 2, i32 7)" [packq.c:60]   --->   Operation 64 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "%sum8 = add i11 284, %phi_mul" [packq.c:60]   --->   Operation 65 'add' 'sum8' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sum8_cast = zext i11 %sum8 to i64" [packq.c:60]   --->   Operation 66 'zext' 'sum8_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum8_cast" [packq.c:60]   --->   Operation 67 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [packq.c:60]   --->   Operation 68 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 69 [1/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [packq.c:60]   --->   Operation 69 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i8 %a_load_11 to i7" [packq.c:60]   --->   Operation 70 'trunc' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_69 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_92, i6 %tmp_61)" [packq.c:60]   --->   Operation 71 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i13 %tmp_69 to i16" [packq.c:60]   --->   Operation 72 'zext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_72 = or i10 %tmp_51, 2" [packq.c:60]   --->   Operation 73 'or' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_73 = zext i10 %tmp_72 to i64" [packq.c:60]   --->   Operation 74 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_73" [packq.c:60]   --->   Operation 75 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.77ns)   --->   "store i16 %tmp_92_cast, i16* %r_coeffs_addr_7, align 2" [packq.c:60]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_11, i32 7)" [packq.c:61]   --->   Operation 77 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "%sum1 = add i11 285, %phi_mul" [packq.c:61]   --->   Operation 78 'add' 'sum1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sum1_cast = zext i11 %sum1 to i64" [packq.c:61]   --->   Operation 79 'zext' 'sum1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum1_cast" [packq.c:61]   --->   Operation 80 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [packq.c:61]   --->   Operation 81 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 82 [1/1] (1.76ns)   --->   "%sum3 = add i11 286, %phi_mul" [packq.c:61]   --->   Operation 82 'add' 'sum3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sum3_cast = zext i11 %sum3 to i64" [packq.c:61]   --->   Operation 83 'zext' 'sum3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum3_cast" [packq.c:61]   --->   Operation 84 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (2.77ns)   --->   "%a_load_13 = load i8* %a_addr_13, align 1" [packq.c:61]   --->   Operation 85 'load' 'a_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_93 = zext i1 %tmp_99 to i8" [packq.c:61]   --->   Operation 86 'zext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [packq.c:61]   --->   Operation 87 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_75 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_12, i1 false)" [packq.c:61]   --->   Operation 88 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/2] (2.77ns)   --->   "%a_load_13 = load i8* %a_addr_13, align 1" [packq.c:61]   --->   Operation 89 'load' 'a_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i8 %a_load_13 to i4" [packq.c:61]   --->   Operation 90 'trunc' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_77 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_93)" [packq.c:61]   --->   Operation 91 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.83ns)   --->   "%tmp_78 = or i9 %tmp_77, %tmp_75" [packq.c:61]   --->   Operation 92 'or' 'tmp_78' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_79 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %tmp_107, i9 %tmp_78)" [packq.c:61]   --->   Operation 93 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_106_cast = zext i13 %tmp_79 to i16" [packq.c:61]   --->   Operation 94 'zext' 'tmp_106_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_80 = or i10 %tmp_51, 3" [packq.c:61]   --->   Operation 95 'or' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_81 = zext i10 %tmp_80 to i64" [packq.c:61]   --->   Operation 96 'zext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_81" [packq.c:61]   --->   Operation 97 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.77ns)   --->   "store i16 %tmp_106_cast, i16* %r_coeffs_addr_8, align 2" [packq.c:61]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_13, i32 4, i32 7)" [packq.c:62]   --->   Operation 99 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.76ns)   --->   "%sum5 = add i11 287, %phi_mul" [packq.c:62]   --->   Operation 100 'add' 'sum5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%sum5_cast = zext i11 %sum5 to i64" [packq.c:62]   --->   Operation 101 'zext' 'sum5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum5_cast" [packq.c:62]   --->   Operation 102 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_14, align 1" [packq.c:62]   --->   Operation 103 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 104 [1/1] (1.76ns)   --->   "%sum7 = add i11 288, %phi_mul" [packq.c:62]   --->   Operation 104 'add' 'sum7' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sum7_cast = zext i11 %sum7 to i64" [packq.c:62]   --->   Operation 105 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum7_cast" [packq.c:62]   --->   Operation 106 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_15, align 1" [packq.c:62]   --->   Operation 107 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 7 <SV = 6> <Delay = 6.34>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_94 = zext i4 %tmp_82 to i8" [packq.c:62]   --->   Operation 108 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_14, align 1" [packq.c:62]   --->   Operation 109 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_83 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %a_load_14, i4 0)" [packq.c:62]   --->   Operation 110 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_15, align 1" [packq.c:62]   --->   Operation 111 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i8 %a_load_15 to i1" [packq.c:62]   --->   Operation 112 'trunc' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_85 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %tmp_94)" [packq.c:62]   --->   Operation 113 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.80ns)   --->   "%tmp_86 = or i12 %tmp_85, %tmp_83" [packq.c:62]   --->   Operation 114 'or' 'tmp_86' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_87 = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %tmp_111, i12 %tmp_86)" [packq.c:62]   --->   Operation 115 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i13 %tmp_87 to i16" [packq.c:62]   --->   Operation 116 'zext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_88 = or i10 %tmp_51, 4" [packq.c:62]   --->   Operation 117 'or' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_89 = zext i10 %tmp_88 to i64" [packq.c:62]   --->   Operation 118 'zext' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_89" [packq.c:62]   --->   Operation 119 'getelementptr' 'r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.77ns)   --->   "store i16 %tmp_120_cast, i16* %r_coeffs_addr_9, align 2" [packq.c:62]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_15, i32 1, i32 7)" [packq.c:63]   --->   Operation 121 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.76ns)   --->   "%sum9 = add i11 289, %phi_mul" [packq.c:63]   --->   Operation 122 'add' 'sum9' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%sum9_cast = zext i11 %sum9 to i64" [packq.c:63]   --->   Operation 123 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum9_cast" [packq.c:63]   --->   Operation 124 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (2.77ns)   --->   "%a_load_16 = load i8* %a_addr_16, align 1" [packq.c:63]   --->   Operation 125 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 126 [1/1] (1.76ns)   --->   "%sum10 = add i11 290, %phi_mul" [packq.c:64]   --->   Operation 126 'add' 'sum10' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%sum10_cast = zext i11 %sum10 to i64" [packq.c:64]   --->   Operation 127 'zext' 'sum10_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum10_cast" [packq.c:64]   --->   Operation 128 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (2.77ns)   --->   "%a_load_17 = load i8* %a_addr_17, align 1" [packq.c:64]   --->   Operation 129 'load' 'a_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 130 [1/1] (1.76ns)   --->   "%next_mul = add i11 13, %phi_mul"   --->   Operation 130 'add' 'next_mul' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/2] (2.77ns)   --->   "%a_load_16 = load i8* %a_addr_16, align 1" [packq.c:63]   --->   Operation 131 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i8 %a_load_16 to i6" [packq.c:63]   --->   Operation 132 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_91 = call i13 @_ssdm_op_BitConcatenate.i13.i6.i7(i6 %tmp_112, i7 %tmp_90)" [packq.c:63]   --->   Operation 133 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i13 %tmp_91 to i16" [packq.c:63]   --->   Operation 134 'zext' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_95 = or i10 %tmp_51, 5" [packq.c:63]   --->   Operation 135 'or' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_96 = zext i10 %tmp_95 to i64" [packq.c:63]   --->   Operation 136 'zext' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_96" [packq.c:63]   --->   Operation 137 'getelementptr' 'r_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (2.77ns)   --->   "store i16 %tmp_129_cast, i16* %r_coeffs_addr_10, align 2" [packq.c:63]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_97 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_16, i32 6, i32 7)" [packq.c:64]   --->   Operation 139 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/2] (2.77ns)   --->   "%a_load_17 = load i8* %a_addr_17, align 1" [packq.c:64]   --->   Operation 140 'load' 'a_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 141 [1/1] (1.76ns)   --->   "%sum11 = add i11 291, %phi_mul" [packq.c:64]   --->   Operation 141 'add' 'sum11' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%sum11_cast = zext i11 %sum11 to i64" [packq.c:64]   --->   Operation 142 'zext' 'sum11_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum11_cast" [packq.c:64]   --->   Operation 143 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (2.77ns)   --->   "%a_load_18 = load i8* %a_addr_18, align 1" [packq.c:64]   --->   Operation 144 'load' 'a_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 145 [1/1] (1.76ns)   --->   "%sum12 = add i11 292, %phi_mul" [packq.c:65]   --->   Operation 145 'add' 'sum12' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sum12_cast = zext i11 %sum12 to i64" [packq.c:65]   --->   Operation 146 'zext' 'sum12_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [1450 x i8]* %a, i64 0, i64 %sum12_cast" [packq.c:65]   --->   Operation 147 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (2.77ns)   --->   "%a_load_19 = load i8* %a_addr_19, align 1" [packq.c:65]   --->   Operation 148 'load' 'a_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 9 <SV = 8> <Delay = 5.54>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_108 = zext i2 %tmp_97 to i8" [packq.c:64]   --->   Operation 149 'zext' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_17, i2 0)" [packq.c:64]   --->   Operation 150 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (2.77ns)   --->   "%a_load_18 = load i8* %a_addr_18, align 1" [packq.c:64]   --->   Operation 151 'load' 'a_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i8 %a_load_18 to i3" [packq.c:64]   --->   Operation 152 'trunc' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_100 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_108)" [packq.c:64]   --->   Operation 153 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.87ns)   --->   "%tmp_101 = or i10 %tmp_100, %tmp_98" [packq.c:64]   --->   Operation 154 'or' 'tmp_101' <Predicate = true> <Delay = 0.87> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_102 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %tmp_113, i10 %tmp_101)" [packq.c:64]   --->   Operation 155 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i13 %tmp_102 to i16" [packq.c:64]   --->   Operation 156 'zext' 'tmp_143_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_103 = or i10 %tmp_51, 6" [packq.c:64]   --->   Operation 157 'or' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_104 = zext i10 %tmp_103 to i64" [packq.c:64]   --->   Operation 158 'zext' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_104" [packq.c:64]   --->   Operation 159 'getelementptr' 'r_coeffs_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (2.77ns)   --->   "store i16 %tmp_143_cast, i16* %r_coeffs_addr_11, align 2" [packq.c:64]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_105 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_18, i32 3, i32 7)" [packq.c:65]   --->   Operation 161 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/2] (2.77ns)   --->   "%a_load_19 = load i8* %a_addr_19, align 1" [packq.c:65]   --->   Operation 162 'load' 'a_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_106 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %a_load_19, i5 %tmp_105)" [packq.c:65]   --->   Operation 163 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i13 %tmp_106 to i16" [packq.c:65]   --->   Operation 164 'zext' 'tmp_151_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_109 = or i10 %tmp_51, 7" [packq.c:65]   --->   Operation 165 'or' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_110 = zext i10 %tmp_109 to i64" [packq.c:65]   --->   Operation 166 'zext' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_110" [packq.c:65]   --->   Operation 167 'getelementptr' 'r_coeffs_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (2.77ns)   --->   "store i16 %tmp_151_cast, i16* %r_coeffs_addr_12, align 2" [packq.c:65]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "br label %1" [packq.c:56]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.77>
ST_10 : Operation 170 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:74]   --->   Operation 170 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load, i32 7)" [packq.c:74]   --->   Operation 171 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:74]   --->   Operation 172 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1450 x i8]* %a, i64 0, i64 1417" [packq.c:74]   --->   Operation 173 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:74]   --->   Operation 174 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1450 x i8]* %a, i64 0, i64 1414" [packq.c:75]   --->   Operation 175 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [2/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [packq.c:75]   --->   Operation 176 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i8 %a_load to i7" [packq.c:75]   --->   Operation 177 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 5.54>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_59 = zext i1 %tmp to i8" [packq.c:74]   --->   Operation 178 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_1, i1 false)" [packq.c:74]   --->   Operation 179 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:74]   --->   Operation 180 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i8 %a_load_2 to i4" [packq.c:74]   --->   Operation 181 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_59)" [packq.c:74]   --->   Operation 182 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.83ns)   --->   "%tmp_58 = or i9 %tmp_57, %tmp_36" [packq.c:74]   --->   Operation 183 'or' 'tmp_58' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_37 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %tmp_63, i9 %tmp_58)" [packq.c:74]   --->   Operation 184 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i13 %tmp_37 to i16" [packq.c:74]   --->   Operation 185 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 699" [packq.c:74]   --->   Operation 186 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (2.77ns)   --->   "store i16 %tmp_47_cast, i16* %r_coeffs_addr, align 2" [packq.c:74]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 188 [1/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [packq.c:75]   --->   Operation 188 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_38 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_3, i32 2, i32 7)" [packq.c:75]   --->   Operation 189 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_42 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_66, i6 %tmp_38)" [packq.c:75]   --->   Operation 190 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i13 %tmp_42 to i16" [packq.c:75]   --->   Operation 191 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 698" [packq.c:75]   --->   Operation 192 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (2.77ns)   --->   "store i16 %tmp_52_cast, i16* %r_coeffs_addr_2, align 2" [packq.c:75]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1450 x i8]* %a, i64 0, i64 1412" [packq.c:78]   --->   Operation 194 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [2/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [packq.c:78]   --->   Operation 195 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1450 x i8]* %a, i64 0, i64 1413" [packq.c:78]   --->   Operation 196 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [2/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [packq.c:78]   --->   Operation 197 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i8 %a_load_3 to i2" [packq.c:75]   --->   Operation 198 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 6.38>
ST_12 : Operation 199 [1/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [packq.c:78]   --->   Operation 199 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_43 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_4, i32 5, i32 7)" [packq.c:78]   --->   Operation 200 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_62 = zext i3 %tmp_43 to i8" [packq.c:78]   --->   Operation 201 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [packq.c:78]   --->   Operation 202 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_44 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_5, i3 0)" [packq.c:78]   --->   Operation 203 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_64 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %tmp_62)" [packq.c:78]   --->   Operation 204 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.83ns)   --->   "%tmp_65 = or i11 %tmp_64, %tmp_44" [packq.c:78]   --->   Operation 205 'or' 'tmp_65' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_45 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_70, i11 %tmp_65)" [packq.c:78]   --->   Operation 206 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i13 %tmp_45 to i16" [packq.c:78]   --->   Operation 207 'zext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 697" [packq.c:78]   --->   Operation 208 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (2.77ns)   --->   "store i16 %tmp_60_cast, i16* %r_coeffs_addr_3, align 2" [packq.c:78]   --->   Operation 209 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1450 x i8]* %a, i64 0, i64 1411" [packq.c:79]   --->   Operation 210 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [2/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [packq.c:79]   --->   Operation 211 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i8 %a_load_4 to i5" [packq.c:78]   --->   Operation 212 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 5.54>
ST_13 : Operation 213 [1/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [packq.c:79]   --->   Operation 213 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_40 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %tmp_74, i8 %a_load_6)" [packq.c:78]   --->   Operation 214 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_46 = zext i13 %tmp_40 to i16" [packq.c:79]   --->   Operation 215 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 696" [packq.c:79]   --->   Operation 216 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (2.77ns)   --->   "store i16 %tmp_46, i16* %r_coeffs_addr_4, align 2" [packq.c:79]   --->   Operation 217 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "ret void" [packq.c:81]   --->   Operation 218 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', packq.c:56) with incoming values : ('tmp_s', packq.c:56) [5]  (1.35 ns)

 <State 2>: 4.54ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [6]  (0 ns)
	'add' operation ('sum', packq.c:58) [13]  (1.76 ns)
	'getelementptr' operation ('a_addr_7', packq.c:58) [15]  (0 ns)
	'load' operation ('a_load_7', packq.c:58) on array 'a' [16]  (2.77 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_7', packq.c:58) on array 'a' [16]  (2.77 ns)
	'store' operation (packq.c:58) of variable 'tmp_50', packq.c:58 on array 'r_coeffs' [27]  (2.77 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_9', packq.c:59) on array 'a' [33]  (2.77 ns)
	'or' operation ('tmp_68', packq.c:59) [41]  (0.837 ns)
	'store' operation (packq.c:59) of variable 'tmp_83_cast', packq.c:59 on array 'r_coeffs' [47]  (2.77 ns)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_11', packq.c:60) on array 'a' [52]  (2.77 ns)
	'store' operation (packq.c:60) of variable 'tmp_92_cast', packq.c:60 on array 'r_coeffs' [59]  (2.77 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_12', packq.c:61) on array 'a' [65]  (2.77 ns)
	'or' operation ('tmp_78', packq.c:61) [73]  (0.837 ns)
	'store' operation (packq.c:61) of variable 'tmp_106_cast', packq.c:61 on array 'r_coeffs' [79]  (2.77 ns)

 <State 7>: 6.34ns
The critical path consists of the following:
	'load' operation ('a_load_14', packq.c:62) on array 'a' [85]  (2.77 ns)
	'or' operation ('tmp_86', packq.c:62) [93]  (0.8 ns)
	'store' operation (packq.c:62) of variable 'tmp_120_cast', packq.c:62 on array 'r_coeffs' [99]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_16', packq.c:63) on array 'a' [104]  (2.77 ns)
	'store' operation (packq.c:63) of variable 'tmp_129_cast', packq.c:63 on array 'r_coeffs' [111]  (2.77 ns)

 <State 9>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_18', packq.c:64) on array 'a' [122]  (2.77 ns)
	'store' operation (packq.c:64) of variable 'tmp_143_cast', packq.c:64 on array 'r_coeffs' [131]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'load' operation ('a_load', packq.c:74) on array 'a' [146]  (2.77 ns)

 <State 11>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_2', packq.c:74) on array 'a' [153]  (2.77 ns)
	'store' operation (packq.c:74) of variable 'tmp_47_cast', packq.c:74 on array 'r_coeffs' [160]  (2.77 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_4', packq.c:78) on array 'a' [170]  (2.77 ns)
	'or' operation ('tmp_65', packq.c:78) [178]  (0.837 ns)
	'store' operation (packq.c:78) of variable 'tmp_60_cast', packq.c:78 on array 'r_coeffs' [182]  (2.77 ns)

 <State 13>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_6', packq.c:79) on array 'a' [184]  (2.77 ns)
	'store' operation (packq.c:79) of variable 'tmp_46', packq.c:79 on array 'r_coeffs' [189]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
