# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:25 on Oct 04,2023
# vlog -reportprogress 300 ./ram8x16.v 
# -- Compiling module ram8x16
# 
# Top level modules:
# 	ram8x16
# End time: 16:26:25 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:25 on Oct 04,2023
# vlog -reportprogress 300 ./DE1_SoC_task2.sv 
# -- Compiling module DE1_SoC_task2
# -- Compiling module DE1_SoC_task2_testbench
# 
# Top level modules:
# 	DE1_SoC_task2_testbench
# End time: 16:26:25 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:25 on Oct 04,2023
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:26:25 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:25 on Oct 04,2023
# vlog -reportprogress 300 ./fsm.sv 
# -- Compiling module fsm
# -- Compiling module fsm_testbench
# 
# Top level modules:
# 	fsm_testbench
# End time: 16:26:25 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:25 on Oct 04,2023
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 16:26:25 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:26 on Oct 04,2023
# vlog -reportprogress 300 ./display.sv 
# -- Compiling module display
# -- Compiling module display_testbench
# 
# Top level modules:
# 	display_testbench
# End time: 16:26:26 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:26 on Oct 04,2023
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 16:26:26 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:26 on Oct 04,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 16:26:26 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:26 on Oct 04,2023
# vlog -reportprogress 300 ./DE1_SoC_task2.sv 
# -- Compiling module DE1_SoC_task2
# -- Compiling module DE1_SoC_task2_testbench
# 
# Top level modules:
# 	DE1_SoC_task2_testbench
# End time: 16:26:26 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work control_testbench -Lf altera_mf_ver 
# Start time: 16:26:28 on Oct 04,2023
# Loading sv_std.std
# Loading work.control_testbench
# Loading work.control
# Loading work.clock_divider
# Loading work.fsm
# Loading work.datapath
# Loading work.counter
# Loading work.ram8x16
# Loading altera_mf_ver.altsyncram
# Loading work.display
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./control.sv(189)
#    Time: 4050 ps  Iteration: 1  Instance: /control_testbench
# Break in Module control_testbench at ./control.sv line 189
# End time: 16:26:42 on Oct 04,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
