Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep 23 14:45:16 2024
| Host         : DESKTOP-5BJAETF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]_rep__0/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.640    -1490.346                    417                 7318        0.085        0.000                      0                 7318        1.100        0.000                       0                  3057  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           1.716        0.000                      0                   46        0.145        0.000                      0                   46        4.232        0.000                       0                   309  
  clkout2          31.920        0.000                      0                  309        0.085        0.000                      0                  309       19.358        0.000                       0                   167  
  clkout3          37.328        0.000                      0                 5046        0.108        0.000                      0                 5046       49.600        0.000                       0                  2577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.570     -505.055                    385                  649        0.269        0.000                      0                  649  
clkout3       clkout0            -6.640    -1240.149                    222                  222        1.231        0.000                      0                  222  
clkout0       clkout2             4.929        0.000                      0                   12        0.224        0.000                      0                   12  
clkout3       clkout2            15.335        0.000                      0                  135        0.274        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.224        0.000                      0                 1269        1.318        0.000                      0                 1269  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y9    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        3.035ns  (logic 0.792ns (26.092%)  route 2.243ns (73.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 2.817 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.214     2.817    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X46Y183        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y183        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.523 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.681     4.204    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X46Y180        LUT3 (Prop_lut3_I0_O)        0.043     4.247 r  vga/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=10, routed)          1.054     5.301    vga/U12/MEMDATA[1]
    SLICE_X55Y182        LUT5 (Prop_lut5_I4_O)        0.043     5.344 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.509     5.853    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     8.369    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.594     7.775    
                         clock uncertainty           -0.066     7.709    
    SLICE_X42Y182        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.569    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.833ns  (logic 0.792ns (27.956%)  route 2.041ns (72.044%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 2.817 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.214     2.817    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X46Y183        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y183        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.523 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.681     4.204    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X46Y180        LUT3 (Prop_lut3_I0_O)        0.043     4.247 r  vga/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=10, routed)          0.928     5.174    vga/U12/MEMDATA[1]
    SLICE_X39Y172        LUT5 (Prop_lut5_I4_O)        0.043     5.217 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.433     5.650    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X40Y180        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     8.369    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X40Y180        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.594     7.775    
                         clock uncertainty           -0.066     7.709    
    SLICE_X40Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.569    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.683ns  (logic 0.882ns (32.875%)  route 1.801ns (67.125%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 8.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.213     2.816    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X46Y182        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.516 r  vga/MEMBUF_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.436     3.952    vga/MEMBUF_reg_0_63_0_2_n_2
    SLICE_X47Y183        LUT3 (Prop_lut3_I2_O)        0.050     4.002 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          1.022     5.024    vga/U12/MEMDATA[2]
    SLICE_X42Y173        LUT5 (Prop_lut5_I4_O)        0.132     5.156 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.343     5.499    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.078     8.368    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.594     7.774    
                         clock uncertainty           -0.066     7.708    
    SLICE_X42Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.597    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.666ns  (logic 0.792ns (29.706%)  route 1.874ns (70.294%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 8.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 2.817 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.214     2.817    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X46Y183        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y183        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.523 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.681     4.204    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X46Y180        LUT3 (Prop_lut3_I0_O)        0.043     4.247 r  vga/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=10, routed)          0.914     5.161    vga/U12/MEMDATA[1]
    SLICE_X42Y178        LUT5 (Prop_lut5_I4_O)        0.043     5.204 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.279     5.483    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.078     8.368    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.594     7.774    
                         clock uncertainty           -0.066     7.708    
    SLICE_X42Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.596    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.632ns  (logic 0.882ns (33.516%)  route 1.750ns (66.484%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.213     2.816    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X46Y182        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.516 r  vga/MEMBUF_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.436     3.952    vga/MEMBUF_reg_0_63_0_2_n_2
    SLICE_X47Y183        LUT3 (Prop_lut3_I2_O)        0.050     4.002 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          0.640     4.642    vga/U12/MEMDATA[2]
    SLICE_X58Y179        LUT5 (Prop_lut5_I4_O)        0.132     4.774 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.674     5.448    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     8.369    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.594     7.775    
                         clock uncertainty           -0.066     7.709    
    SLICE_X40Y181        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.598    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.591ns  (logic 0.782ns (30.185%)  route 1.809ns (69.815%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.213     2.816    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X46Y182        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.512 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.545     4.057    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X47Y183        LUT3 (Prop_lut3_I2_O)        0.043     4.100 r  vga/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=10, routed)          0.882     4.982    vga/U12/MEMDATA[0]
    SLICE_X43Y179        LUT5 (Prop_lut5_I4_O)        0.043     5.025 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.381     5.407    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     8.369    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.594     7.775    
                         clock uncertainty           -0.066     7.709    
    SLICE_X42Y182        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.574    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.568ns  (logic 0.782ns (30.448%)  route 1.786ns (69.552%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.213     2.816    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X46Y182        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.512 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.545     4.057    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X47Y183        LUT3 (Prop_lut3_I2_O)        0.043     4.100 r  vga/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=10, routed)          0.818     4.918    vga/U12/MEMDATA[0]
    SLICE_X47Y184        LUT5 (Prop_lut5_I4_O)        0.043     4.961 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.423     5.385    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     8.369    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.594     7.775    
                         clock uncertainty           -0.066     7.709    
    SLICE_X40Y181        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.574    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.565ns  (logic 0.792ns (30.879%)  route 1.773ns (69.121%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 2.817 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.214     2.817    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X46Y183        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y183        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.523 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.681     4.204    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X46Y180        LUT3 (Prop_lut3_I0_O)        0.043     4.247 r  vga/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=10, routed)          0.725     4.972    vga/U12/MEMDATA[1]
    SLICE_X41Y181        LUT5 (Prop_lut5_I4_O)        0.043     5.015 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.367     5.382    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     8.369    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.594     7.775    
                         clock uncertainty           -0.066     7.709    
    SLICE_X40Y181        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.597    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.523ns  (logic 0.782ns (30.989%)  route 1.741ns (69.011%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 8.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.213     2.816    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X46Y182        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.512 r  vga/MEMBUF_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.545     4.057    vga/MEMBUF_reg_0_63_0_2_n_0
    SLICE_X47Y183        LUT3 (Prop_lut3_I2_O)        0.043     4.100 r  vga/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=10, routed)          0.781     4.881    vga/U12/MEMDATA[0]
    SLICE_X42Y175        LUT5 (Prop_lut5_I4_O)        0.043     4.924 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.416     5.340    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.078     8.368    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.594     7.774    
                         clock uncertainty           -0.066     7.708    
    SLICE_X42Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.573    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.482ns  (logic 0.882ns (35.539%)  route 1.600ns (64.461%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 8.369 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns = ( 2.816 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     5.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -0.604 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.603 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.213     2.816    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X46Y182        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y182        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.516 r  vga/MEMBUF_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.436     3.952    vga/MEMBUF_reg_0_63_0_2_n_2
    SLICE_X47Y183        LUT3 (Prop_lut3_I2_O)        0.050     4.002 r  vga/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=10, routed)          0.724     4.726    vga/U12/MEMDATA[2]
    SLICE_X48Y183        LUT5 (Prop_lut5_I4_O)        0.132     4.858 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.440     5.298    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.079     8.369    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.594     7.775    
                         clock uncertainty           -0.066     7.709    
    SLICE_X42Y182        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.562    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.562    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  2.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.652%)  route 0.267ns (69.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.536    -0.584    vga/CLK_OUT1
    SLICE_X42Y195        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y195        FDRE (Prop_fdre_C_Q)         0.118    -0.466 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.267    -0.199    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.073    -0.528    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.345    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.118ns (28.716%)  route 0.293ns (71.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.536    -0.584    vga/CLK_OUT1
    SLICE_X42Y196        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y196        FDRE (Prop_fdre_C_Q)         0.118    -0.466 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.293    -0.173    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.073    -0.528    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.345    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.118ns (27.920%)  route 0.305ns (72.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.536    -0.584    vga/CLK_OUT1
    SLICE_X42Y196        FDSE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y196        FDSE (Prop_fdse_C_Q)         0.118    -0.466 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.305    -0.162    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.073    -0.528    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.345    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.118ns (26.740%)  route 0.323ns (73.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.536    -0.584    vga/CLK_OUT1
    SLICE_X42Y194        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y194        FDRE (Prop_fdre_C_Q)         0.118    -0.466 r  vga/ascii_code_reg[5]/Q
                         net (fo=2, routed)           0.323    -0.143    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.073    -0.528    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.345    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.881%)  route 0.147ns (50.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.536    -0.584    vga/CLK_OUT1
    SLICE_X42Y194        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y194        FDRE (Prop_fdre_C_Q)         0.118    -0.466 r  vga/ascii_code_reg[5]/Q
                         net (fo=2, routed)           0.147    -0.320    vga/U12/ascii_code_reg[5]_0[0]
    SLICE_X42Y194        LUT6 (Prop_lut6_I5_O)        0.028    -0.292 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    vga/U12_n_52
    SLICE_X42Y194        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.740    -0.626    vga/CLK_OUT1
    SLICE_X42Y194        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.042    -0.584    
    SLICE_X42Y194        FDRE (Hold_fdre_C_D)         0.087    -0.497    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.100ns (22.044%)  route 0.354ns (77.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.537    -0.583    vga/CLK_OUT1
    SLICE_X41Y196        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y196        FDRE (Prop_fdre_C_Q)         0.100    -0.483 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.354    -0.130    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.073    -0.528    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.345    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.118ns (25.886%)  route 0.338ns (74.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.536    -0.584    vga/CLK_OUT1
    SLICE_X42Y195        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y195        FDRE (Prop_fdre_C_Q)         0.118    -0.466 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.338    -0.128    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.073    -0.528    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.345    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.100ns (21.025%)  route 0.376ns (78.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.537    -0.583    vga/CLK_OUT1
    SLICE_X41Y195        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y195        FDRE (Prop_fdre_C_Q)         0.100    -0.483 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.108    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.073    -0.528    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.345    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 vga/strdata_reg[38]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.234ns (30.890%)  route 0.524ns (69.110%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.533    -0.587    vga/CLK_OUT1
    SLICE_X39Y186        FDSE                                         r  vga/strdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDSE (Prop_fdse_C_Q)         0.100    -0.487 r  vga/strdata_reg[38]/Q
                         net (fo=1, routed)           0.094    -0.394    vga/U12/strdata__0[34]
    SLICE_X40Y186        LUT6 (Prop_lut6_I2_O)        0.028    -0.366 f  vga/U12/ascii_code[6]_i_31/O
                         net (fo=1, routed)           0.169    -0.197    vga/U12/ascii_code[6]_i_31_n_0
    SLICE_X41Y186        LUT6 (Prop_lut6_I1_O)        0.028    -0.169 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=1, routed)           0.261     0.092    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X41Y196        LUT5 (Prop_lut5_I4_O)        0.028     0.120 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.000     0.120    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X41Y196        MUXF7 (Prop_muxf7_I0_O)      0.050     0.170 r  vga/U12/ascii_code_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     0.170    vga/U12_n_93
    SLICE_X41Y196        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.741    -0.625    vga/CLK_OUT1
    SLICE_X41Y196        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.056    -0.569    
    SLICE_X41Y196        FDRE (Hold_fdre_C_D)         0.070    -0.499    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 vga/strdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.227ns (27.105%)  route 0.610ns (72.895%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.535    -0.585    vga/CLK_OUT1
    SLICE_X36Y187        FDRE                                         r  vga/strdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y187        FDRE (Prop_fdre_C_Q)         0.100    -0.485 r  vga/strdata_reg[25]/Q
                         net (fo=1, routed)           0.135    -0.350    vga/U12/strdata__0[22]
    SLICE_X38Y186        LUT6 (Prop_lut6_I0_O)        0.028    -0.322 r  vga/U12/ascii_code[1]_i_15/O
                         net (fo=1, routed)           0.232    -0.090    vga/U12/ascii_code0[1]
    SLICE_X42Y186        LUT6 (Prop_lut6_I0_O)        0.028    -0.062 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.243     0.181    vga/U12/ascii_code[1]_i_6_n_0
    SLICE_X42Y195        LUT5 (Prop_lut5_I4_O)        0.028     0.209 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.000     0.209    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X42Y195        MUXF7 (Prop_muxf7_I0_O)      0.043     0.252 r  vga/U12/ascii_code_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.252    vga/U12_n_89
    SLICE_X42Y195        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.740    -0.626    vga/CLK_OUT1
    SLICE_X42Y195        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.073    -0.553    
    SLICE_X42Y195        FDRE (Hold_fdre_C_D)         0.092    -0.461    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.713    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y78     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X43Y161    vga/code_exe_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X54Y168    vga/code_exe_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X54Y163    vga/code_exe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y183    vga/code_exe_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X54Y182    vga/code_exe_reg[6]_rep__1/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X54Y173    vga/code_id_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X55Y162    vga/code_id_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y182    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y182    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y182    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y182    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y183    vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y183    vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y183    vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y183    vga/MEMBUF_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y183    vga/data_buf_reg_0_3_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y183    vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y181    vga/MEMBUF_reg_0_63_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y181    vga/MEMBUF_reg_0_63_31_31/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y180    vga/MEMBUF_reg_128_191_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y180    vga/MEMBUF_reg_128_191_31_31/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X40Y180    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X40Y180    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X40Y180    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X40Y180    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X40Y180    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X40Y180    vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       31.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.920ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.666ns (8.404%)  route 7.259ns (91.596%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.218    -2.179    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.223    -1.956 r  vga/U12/h_count_reg[3]/Q
                         net (fo=701, routed)         1.121    -0.834    vga/U12/ADDRC[0]
    SLICE_X38Y191        LUT4 (Prop_lut4_I0_O)        0.043    -0.791 r  vga/U12/h_count[8]_i_2/O
                         net (fo=4, routed)           0.331    -0.461    vga/U12/h_count[8]_i_2_n_0
    SLICE_X39Y190        LUT5 (Prop_lut5_I2_O)        0.049    -0.412 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=28, routed)          1.382     0.970    vga/U12/col_addr[7]
    SLICE_X42Y192        LUT6 (Prop_lut6_I0_O)        0.136     1.106 r  vga/U12/R[3]_i_11/O
                         net (fo=3, routed)           0.537     1.643    vga/U12/p_39_in
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.043     1.686 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.443     2.129    vga/U12/R[3]_i_12_n_0
    SLICE_X40Y192        LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_17/O
                         net (fo=1, routed)           0.432     2.604    vga/U12/R[3]_i_17_n_0
    SLICE_X39Y192        LUT5 (Prop_lut5_I4_O)        0.043     2.647 r  vga/U12/R[3]_i_6/O
                         net (fo=1, routed)           0.355     3.002    vga/U12/R[3]_i_6_n_0
    SLICE_X39Y192        LUT6 (Prop_lut6_I5_O)        0.043     3.045 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.847     4.892    vga/U12/dout1
    SLICE_X20Y144        LUT5 (Prop_lut5_I4_O)        0.043     4.935 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.811     5.746    vga/U12/G[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)       -0.002    37.666    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.666    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 31.920    

Slack (MET) :             31.998ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 0.674ns (8.695%)  route 7.077ns (91.305%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.218    -2.179    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.223    -1.956 r  vga/U12/h_count_reg[3]/Q
                         net (fo=701, routed)         1.121    -0.834    vga/U12/ADDRC[0]
    SLICE_X38Y191        LUT4 (Prop_lut4_I0_O)        0.043    -0.791 r  vga/U12/h_count[8]_i_2/O
                         net (fo=4, routed)           0.331    -0.461    vga/U12/h_count[8]_i_2_n_0
    SLICE_X39Y190        LUT5 (Prop_lut5_I2_O)        0.049    -0.412 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=28, routed)          1.382     0.970    vga/U12/col_addr[7]
    SLICE_X42Y192        LUT6 (Prop_lut6_I0_O)        0.136     1.106 r  vga/U12/R[3]_i_11/O
                         net (fo=3, routed)           0.537     1.643    vga/U12/p_39_in
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.043     1.686 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.443     2.129    vga/U12/R[3]_i_12_n_0
    SLICE_X40Y192        LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_17/O
                         net (fo=1, routed)           0.432     2.604    vga/U12/R[3]_i_17_n_0
    SLICE_X39Y192        LUT5 (Prop_lut5_I4_O)        0.043     2.647 r  vga/U12/R[3]_i_6/O
                         net (fo=1, routed)           0.355     3.002    vga/U12/R[3]_i_6_n_0
    SLICE_X39Y192        LUT6 (Prop_lut6_I5_O)        0.043     3.045 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.847     4.892    vga/U12/dout1
    SLICE_X20Y144        LUT5 (Prop_lut5_I4_O)        0.051     4.943 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.630     5.573    vga/U12/B[2]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)       -0.097    37.571    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.571    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                 31.998    

Slack (MET) :             32.022ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.666ns (8.523%)  route 7.149ns (91.477%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.218    -2.179    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.223    -1.956 r  vga/U12/h_count_reg[3]/Q
                         net (fo=701, routed)         1.121    -0.834    vga/U12/ADDRC[0]
    SLICE_X38Y191        LUT4 (Prop_lut4_I0_O)        0.043    -0.791 r  vga/U12/h_count[8]_i_2/O
                         net (fo=4, routed)           0.331    -0.461    vga/U12/h_count[8]_i_2_n_0
    SLICE_X39Y190        LUT5 (Prop_lut5_I2_O)        0.049    -0.412 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=28, routed)          1.382     0.970    vga/U12/col_addr[7]
    SLICE_X42Y192        LUT6 (Prop_lut6_I0_O)        0.136     1.106 r  vga/U12/R[3]_i_11/O
                         net (fo=3, routed)           0.537     1.643    vga/U12/p_39_in
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.043     1.686 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.443     2.129    vga/U12/R[3]_i_12_n_0
    SLICE_X40Y192        LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_17/O
                         net (fo=1, routed)           0.432     2.604    vga/U12/R[3]_i_17_n_0
    SLICE_X39Y192        LUT5 (Prop_lut5_I4_O)        0.043     2.647 r  vga/U12/R[3]_i_6/O
                         net (fo=1, routed)           0.355     3.002    vga/U12/R[3]_i_6_n_0
    SLICE_X39Y192        LUT6 (Prop_lut6_I5_O)        0.043     3.045 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.847     4.892    vga/U12/dout1
    SLICE_X20Y144        LUT5 (Prop_lut5_I4_O)        0.043     4.935 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.701     5.636    vga/U12/G[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)       -0.010    37.658    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.658    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                 32.022    

Slack (MET) :             32.031ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.666ns (8.522%)  route 7.149ns (91.478%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.218    -2.179    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.223    -1.956 r  vga/U12/h_count_reg[3]/Q
                         net (fo=701, routed)         1.121    -0.834    vga/U12/ADDRC[0]
    SLICE_X38Y191        LUT4 (Prop_lut4_I0_O)        0.043    -0.791 r  vga/U12/h_count[8]_i_2/O
                         net (fo=4, routed)           0.331    -0.461    vga/U12/h_count[8]_i_2_n_0
    SLICE_X39Y190        LUT5 (Prop_lut5_I2_O)        0.049    -0.412 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=28, routed)          1.382     0.970    vga/U12/col_addr[7]
    SLICE_X42Y192        LUT6 (Prop_lut6_I0_O)        0.136     1.106 r  vga/U12/R[3]_i_11/O
                         net (fo=3, routed)           0.537     1.643    vga/U12/p_39_in
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.043     1.686 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.443     2.129    vga/U12/R[3]_i_12_n_0
    SLICE_X40Y192        LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_17/O
                         net (fo=1, routed)           0.432     2.604    vga/U12/R[3]_i_17_n_0
    SLICE_X39Y192        LUT5 (Prop_lut5_I4_O)        0.043     2.647 r  vga/U12/R[3]_i_6/O
                         net (fo=1, routed)           0.355     3.002    vga/U12/R[3]_i_6_n_0
    SLICE_X39Y192        LUT6 (Prop_lut6_I5_O)        0.043     3.045 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.739     4.784    vga/U12/dout1
    SLICE_X20Y144        LUT2 (Prop_lut2_I0_O)        0.043     4.827 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.810     5.636    vga/U12/R[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)        0.000    37.668    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.668    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                 32.031    

Slack (MET) :             32.142ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 0.666ns (8.644%)  route 7.039ns (91.356%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.218    -2.179    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.223    -1.956 r  vga/U12/h_count_reg[3]/Q
                         net (fo=701, routed)         1.121    -0.834    vga/U12/ADDRC[0]
    SLICE_X38Y191        LUT4 (Prop_lut4_I0_O)        0.043    -0.791 r  vga/U12/h_count[8]_i_2/O
                         net (fo=4, routed)           0.331    -0.461    vga/U12/h_count[8]_i_2_n_0
    SLICE_X39Y190        LUT5 (Prop_lut5_I2_O)        0.049    -0.412 r  vga/U12/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=28, routed)          1.382     0.970    vga/U12/col_addr[7]
    SLICE_X42Y192        LUT6 (Prop_lut6_I0_O)        0.136     1.106 r  vga/U12/R[3]_i_11/O
                         net (fo=3, routed)           0.537     1.643    vga/U12/p_39_in
    SLICE_X41Y192        LUT2 (Prop_lut2_I1_O)        0.043     1.686 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.443     2.129    vga/U12/R[3]_i_12_n_0
    SLICE_X40Y192        LUT6 (Prop_lut6_I5_O)        0.043     2.172 r  vga/U12/R[3]_i_17/O
                         net (fo=1, routed)           0.432     2.604    vga/U12/R[3]_i_17_n_0
    SLICE_X39Y192        LUT5 (Prop_lut5_I4_O)        0.043     2.647 r  vga/U12/R[3]_i_6/O
                         net (fo=1, routed)           0.355     3.002    vga/U12/R[3]_i_6_n_0
    SLICE_X39Y192        LUT6 (Prop_lut6_I5_O)        0.043     3.045 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.739     4.784    vga/U12/dout1
    SLICE_X20Y144        LUT2 (Prop_lut2_I0_O)        0.043     4.827 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.699     5.526    vga/U12/R[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)        0.000    37.668    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.668    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                 32.142    

Slack (MET) :             33.325ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.358ns (5.588%)  route 6.048ns (94.412%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.278     0.331    vga/U12/ADDRC[2]
    SLICE_X38Y190        LUT4 (Prop_lut4_I2_O)        0.043     0.374 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         3.036     3.411    vga/U12/B_reg[1]_0
    SLICE_X20Y144        LUT4 (Prop_lut4_I3_O)        0.049     3.460 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.775     4.235    vga/U12/G[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.108    37.560    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                 33.325    

Slack (MET) :             33.410ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.360ns (5.699%)  route 5.956ns (94.301%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.278     0.331    vga/U12/ADDRC[2]
    SLICE_X38Y190        LUT4 (Prop_lut4_I2_O)        0.043     0.374 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         2.926     3.300    vga/U12/B_reg[1]_0
    SLICE_X20Y144        LUT4 (Prop_lut4_I2_O)        0.051     3.351 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.793     4.145    vga/U12/B[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.113    37.555    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 33.410    

Slack (MET) :             33.435ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 0.358ns (5.686%)  route 5.938ns (94.314%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.278     0.331    vga/U12/ADDRC[2]
    SLICE_X38Y190        LUT4 (Prop_lut4_I2_O)        0.043     0.374 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         3.036     3.411    vga/U12/B_reg[1]_0
    SLICE_X20Y144        LUT4 (Prop_lut4_I3_O)        0.049     3.460 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.665     4.124    vga/U12/G[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.108    37.560    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                 33.435    

Slack (MET) :             33.512ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.360ns (5.801%)  route 5.846ns (94.199%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.278     0.331    vga/U12/ADDRC[2]
    SLICE_X38Y190        LUT4 (Prop_lut4_I2_O)        0.043     0.374 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         2.926     3.300    vga/U12/B_reg[1]_0
    SLICE_X20Y144        LUT4 (Prop_lut4_I2_O)        0.051     3.351 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.683     4.034    vga/U12/B[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.122    37.546    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.546    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                 33.512    

Slack (MET) :             33.608ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.352ns (5.657%)  route 5.870ns (94.343%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.278     0.331    vga/U12/ADDRC[2]
    SLICE_X38Y190        LUT4 (Prop_lut4_I2_O)        0.043     0.374 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=133, routed)         2.926     3.300    vga/U12/B_reg[1]_0
    SLICE_X20Y144        LUT4 (Prop_lut4_I3_O)        0.043     3.343 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.707     4.050    vga/U12/B[3]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.687    37.749    
                         clock uncertainty           -0.081    37.668    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)       -0.010    37.658    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.658    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                 33.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.530    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X51Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.100    -0.430 r  DISPLAY/P2S_SEG/buff_reg[37]/Q
                         net (fo=1, routed)           0.055    -0.376    DISPLAY/P2S_SEG/buff__0[37]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.028    -0.348 r  DISPLAY/P2S_SEG/buff[38]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    DISPLAY/P2S_SEG/buff[38]_i_1_n_0
    SLICE_X50Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.807    -0.559    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism              0.040    -0.519    
    SLICE_X50Y83         FDSE (Hold_fdse_C_D)         0.087    -0.432    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.623    -0.497    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X89Y70         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.397 r  DISPLAY/P2S_LED/buff_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.342    DISPLAY/P2S_LED/buff[3]
    SLICE_X88Y70         LUT6 (Prop_lut6_I2_O)        0.028    -0.314 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X88Y70         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.840    -0.526    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X88Y70         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism              0.040    -0.486    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.087    -0.399    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.530    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X51Y83         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.100    -0.430 r  DISPLAY/P2S_SEG/buff_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.375    DISPLAY/P2S_SEG/buff__0[21]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.028    -0.347 r  DISPLAY/P2S_SEG/buff[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    DISPLAY/P2S_SEG/buff[22]_i_1_n_0
    SLICE_X50Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.807    -0.559    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism              0.040    -0.519    
    SLICE_X50Y83         FDSE (Hold_fdse_C_D)         0.087    -0.432    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.749%)  route 0.145ns (59.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.530    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X53Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDSE (Prop_fdse_C_Q)         0.100    -0.430 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.145    -0.285    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X54Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.805    -0.561    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X54Y83         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.058    -0.503    
    SLICE_X54Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.401    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.704%)  route 0.134ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.530    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X52Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDSE (Prop_fdse_C_Q)         0.100    -0.430 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.134    -0.296    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.806    -0.560    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.041    -0.519    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.420    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.454%)  route 0.190ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.591    -0.529    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X52Y84         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDSE (Prop_fdse_C_Q)         0.100    -0.429 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.190    -0.239    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.806    -0.560    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.041    -0.519    
    SLICE_X50Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.365    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.081%)  route 0.138ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.591    -0.529    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X52Y84         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDSE (Prop_fdse_C_Q)         0.100    -0.429 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.138    -0.292    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X50Y84         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.808    -0.558    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y84         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.041    -0.517    
    SLICE_X50Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.418    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.346%)  route 0.148ns (59.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.590    -0.530    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X53Y83         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDSE (Prop_fdse_C_Q)         0.100    -0.430 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.282    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X50Y84         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.808    -0.558    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y84         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism              0.041    -0.517    
    SLICE_X50Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.415    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.384%)  route 0.081ns (38.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.538    -0.582    vga/U12/CLK_OUT3
    SLICE_X36Y193        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  vga/U12/v_count_reg[4]/Q
                         net (fo=11, routed)          0.081    -0.402    vga/U12/PRow[4]
    SLICE_X37Y193        LUT6 (Prop_lut6_I1_O)        0.028    -0.374 r  vga/U12/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    vga/U12/v_count[5]_i_1_n_0
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.742    -0.624    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[5]/C
                         clock pessimism              0.053    -0.571    
    SLICE_X37Y193        FDRE (Hold_fdre_C_D)         0.060    -0.511    vga/U12/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.146ns (60.409%)  route 0.096ns (39.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.623    -0.497    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X88Y70         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  DISPLAY/P2S_LED/buff_reg[6]/Q
                         net (fo=1, routed)           0.096    -0.284    DISPLAY/P2S_LED/buff[6]
    SLICE_X88Y69         LUT6 (Prop_lut6_I2_O)        0.028    -0.256 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X88Y69         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.841    -0.525    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X88Y69         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism              0.041    -0.484    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.087    -0.397    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X96Y54     BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X73Y72     DISPLAY/P2S_LED/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X82Y69     DISPLAY/P2S_LED/buff_reg[12]_DISPLAY_P2S_LED_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X37Y193    vga/U12/v_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X38Y192    vga/U12/v_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X83Y69     DISPLAY/P2S_LED/buff_reg_r/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X83Y69     DISPLAY/P2S_LED/buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X50Y84     DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_7/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y84     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y84     DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X82Y69     DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X82Y69     DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y84     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X54Y83     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X54Y83     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y82     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y82     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y82     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X82Y69     DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y82     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y82     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y82     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y82     DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X82Y69     DISPLAY/P2S_LED/buff_reg[11]_srl4___DISPLAY_P2S_LED_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y84     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X50Y84     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X54Y83     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X54Y83     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       37.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.328ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[118][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.509ns  (logic 0.395ns (3.158%)  route 12.114ns (96.842%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 50.334 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.117     9.129    core/data_ram/i___39_i_1_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I2_O)        0.043     9.172 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          2.214    11.386    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X39Y156        LUT6 (Prop_lut6_I3_O)        0.043    11.429 r  core/data_ram/data[118][3]_i_2/O
                         net (fo=1, routed)           1.082    12.510    core/data_ram/data[118][3]_i_2_n_0
    SLICE_X48Y158        LUT6 (Prop_lut6_I0_O)        0.043    12.553 r  core/data_ram/data[118][3]_i_1/O
                         net (fo=1, routed)           0.000    12.553    core/data_ram/data[118][3]_i_1_n_0
    SLICE_X48Y158        FDRE                                         r  core/data_ram/data_reg[118][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.079    50.334    core/data_ram/debug_clk
    SLICE_X48Y158        FDRE                                         r  core/data_ram/data_reg[118][3]/C  (IS_INVERTED)
                         clock pessimism             -0.396    49.938    
                         clock uncertainty           -0.095    49.844    
    SLICE_X48Y158        FDRE (Setup_fdre_C_D)        0.038    49.882    core/data_ram/data_reg[118][3]
  -------------------------------------------------------------------
                         required time                         49.882    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                 37.328    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[38][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 0.352ns (3.079%)  route 11.079ns (96.921%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.320ns = ( 50.320 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 r  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         5.322    10.333    core/data_ram/i___39_i_1_n_0
    SLICE_X61Y163        LUT6 (Prop_lut6_I2_O)        0.043    10.376 r  core/data_ram/data[38][3]_i_2/O
                         net (fo=1, routed)           1.056    11.432    core/data_ram/data[38][3]_i_2_n_0
    SLICE_X59Y179        LUT6 (Prop_lut6_I1_O)        0.043    11.475 r  core/data_ram/data[38][3]_i_1/O
                         net (fo=1, routed)           0.000    11.475    core/data_ram/data[38][3]_i_1_n_0
    SLICE_X59Y179        FDRE                                         r  core/data_ram/data_reg[38][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.065    50.320    core/data_ram/debug_clk
    SLICE_X59Y179        FDRE                                         r  core/data_ram/data_reg[38][3]/C  (IS_INVERTED)
                         clock pessimism             -0.316    50.004    
                         clock uncertainty           -0.095    49.910    
    SLICE_X59Y179        FDRE (Setup_fdre_C_D)        0.037    49.947    core/data_ram/data_reg[38][3]
  -------------------------------------------------------------------
                         required time                         49.947    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.725ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[102][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.148ns  (logic 0.395ns (3.543%)  route 10.753ns (96.457%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 50.354 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.117     9.129    core/data_ram/i___39_i_1_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I2_O)        0.043     9.172 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          1.491    10.663    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I5_O)        0.043    10.706 r  core/data_ram/data[102][3]_i_2/O
                         net (fo=1, routed)           0.444    11.150    core/data_ram/data[102][3]_i_2_n_0
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.043    11.193 r  core/data_ram/data[102][3]_i_1/O
                         net (fo=1, routed)           0.000    11.193    core/data_ram/data[102][3]_i_1_n_0
    SLICE_X44Y141        FDRE                                         r  core/data_ram/data_reg[102][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.099    50.354    core/data_ram/debug_clk
    SLICE_X44Y141        FDRE                                         r  core/data_ram/data_reg[102][3]/C  (IS_INVERTED)
                         clock pessimism             -0.409    49.945    
                         clock uncertainty           -0.095    49.851    
    SLICE_X44Y141        FDRE (Setup_fdre_C_D)        0.067    49.918    core/data_ram/data_reg[102][3]
  -------------------------------------------------------------------
                         required time                         49.918    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                 38.725    

Slack (MET) :             38.826ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[110][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 0.352ns (3.194%)  route 10.669ns (96.806%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 50.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.117     9.129    core/data_ram/i___39_i_1_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I2_O)        0.043     9.172 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          1.851    11.023    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X43Y149        LUT6 (Prop_lut6_I0_O)        0.043    11.066 r  core/data_ram/data[110][3]_i_1/O
                         net (fo=1, routed)           0.000    11.066    core/data_ram/data[110][3]_i_1_n_0
    SLICE_X43Y149        FDRE                                         r  core/data_ram/data_reg[110][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.103    50.358    core/data_ram/debug_clk
    SLICE_X43Y149        FDRE                                         r  core/data_ram/data_reg[110][3]/C  (IS_INVERTED)
                         clock pessimism             -0.409    49.949    
                         clock uncertainty           -0.095    49.855    
    SLICE_X43Y149        FDRE (Setup_fdre_C_D)        0.037    49.892    core/data_ram/data_reg[110][3]
  -------------------------------------------------------------------
                         required time                         49.892    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                 38.826    

Slack (MET) :             38.849ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[54][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 0.395ns (3.565%)  route 10.684ns (96.435%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.324ns = ( 50.324 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.117     9.129    core/data_ram/i___39_i_1_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I2_O)        0.043     9.172 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          0.787     9.959    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.043    10.002 f  core/data_ram/data[54][3]_i_2/O
                         net (fo=1, routed)           1.078    11.080    core/data_ram/data[54][3]_i_2_n_0
    SLICE_X59Y165        LUT6 (Prop_lut6_I1_O)        0.043    11.123 r  core/data_ram/data[54][3]_i_1/O
                         net (fo=1, routed)           0.000    11.123    core/data_ram/data[54][3]_i_1_n_0
    SLICE_X59Y165        FDRE                                         r  core/data_ram/data_reg[54][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.069    50.324    core/data_ram/debug_clk
    SLICE_X59Y165        FDRE                                         r  core/data_ram/data_reg[54][3]/C  (IS_INVERTED)
                         clock pessimism             -0.296    50.028    
                         clock uncertainty           -0.095    49.934    
    SLICE_X59Y165        FDRE (Setup_fdre_C_D)        0.038    49.972    core/data_ram/data_reg[54][3]
  -------------------------------------------------------------------
                         required time                         49.972    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 38.849    

Slack (MET) :             39.030ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[6][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 0.395ns (3.658%)  route 10.403ns (96.342%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.339ns = ( 50.339 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.117     9.129    core/data_ram/i___39_i_1_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I2_O)        0.043     9.172 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          1.185    10.357    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I2_O)        0.043    10.400 f  core/data_ram/data[6][3]_i_2/O
                         net (fo=1, routed)           0.399    10.799    core/data_ram/data[6][3]_i_2_n_0
    SLICE_X59Y133        LUT6 (Prop_lut6_I2_O)        0.043    10.842 r  core/data_ram/data[6][3]_i_1/O
                         net (fo=1, routed)           0.000    10.842    core/data_ram/data[6][3]_i_1_n_0
    SLICE_X59Y133        FDRE                                         r  core/data_ram/data_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.084    50.339    core/data_ram/debug_clk
    SLICE_X59Y133        FDRE                                         r  core/data_ram/data_reg[6][3]/C  (IS_INVERTED)
                         clock pessimism             -0.409    49.930    
                         clock uncertainty           -0.095    49.836    
    SLICE_X59Y133        FDRE (Setup_fdre_C_D)        0.037    49.873    core/data_ram/data_reg[6][3]
  -------------------------------------------------------------------
                         required time                         49.873    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                 39.030    

Slack (MET) :             39.059ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[62][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.887ns  (logic 0.395ns (3.628%)  route 10.492ns (96.372%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.331ns = ( 50.331 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 f  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.117     9.129    core/data_ram/i___39_i_1_n_0
    SLICE_X71Y145        LUT6 (Prop_lut6_I2_O)        0.043     9.172 f  core/data_ram/data[110][3]_i_2/O
                         net (fo=10, routed)          1.090    10.262    core/data_ram/data[110][3]_i_2_n_0
    SLICE_X72Y159        LUT6 (Prop_lut6_I2_O)        0.043    10.305 f  core/data_ram/data[62][3]_i_2/O
                         net (fo=1, routed)           0.583    10.888    core/data_ram/data[62][3]_i_2_n_0
    SLICE_X62Y162        LUT6 (Prop_lut6_I2_O)        0.043    10.931 r  core/data_ram/data[62][3]_i_1/O
                         net (fo=1, routed)           0.000    10.931    core/data_ram/data[62][3]_i_1_n_0
    SLICE_X62Y162        FDRE                                         r  core/data_ram/data_reg[62][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.076    50.331    core/data_ram/debug_clk
    SLICE_X62Y162        FDRE                                         r  core/data_ram/data_reg[62][3]/C  (IS_INVERTED)
                         clock pessimism             -0.316    50.015    
                         clock uncertainty           -0.095    49.921    
    SLICE_X62Y162        FDRE (Setup_fdre_C_D)        0.069    49.990    core/data_ram/data_reg[62][3]
  -------------------------------------------------------------------
                         required time                         49.990    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                 39.059    

Slack (MET) :             39.252ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[60][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.658ns  (logic 0.352ns (3.303%)  route 10.306ns (96.697%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 50.327 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 r  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.913     9.925    core/data_ram/i___39_i_1_n_0
    SLICE_X69Y161        LUT6 (Prop_lut6_I3_O)        0.043     9.968 r  core/data_ram/data[60][4]_i_2/O
                         net (fo=1, routed)           0.692    10.660    core/data_ram/data[60][4]_i_2_n_0
    SLICE_X61Y164        LUT6 (Prop_lut6_I3_O)        0.043    10.703 r  core/data_ram/data[60][4]_i_1/O
                         net (fo=1, routed)           0.000    10.703    core/data_ram/data[60][4]_i_1_n_0
    SLICE_X61Y164        FDRE                                         r  core/data_ram/data_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.072    50.327    core/data_ram/debug_clk
    SLICE_X61Y164        FDRE                                         r  core/data_ram/data_reg[60][4]/C  (IS_INVERTED)
                         clock pessimism             -0.316    50.011    
                         clock uncertainty           -0.095    49.917    
    SLICE_X61Y164        FDRE (Setup_fdre_C_D)        0.038    49.955    core/data_ram/data_reg[60][4]
  -------------------------------------------------------------------
                         required time                         49.955    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                 39.252    

Slack (MET) :             39.299ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[53][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 0.352ns (3.318%)  route 10.258ns (96.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.326ns = ( 50.326 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 r  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.713     9.724    core/data_ram/i___39_i_1_n_0
    SLICE_X68Y162        LUT6 (Prop_lut6_I0_O)        0.043     9.767 f  core/data_ram/data[53][4]_i_3/O
                         net (fo=1, routed)           0.844    10.612    core/data_ram/data[53][4]_i_3_n_0
    SLICE_X61Y165        LUT6 (Prop_lut6_I5_O)        0.043    10.655 r  core/data_ram/data[53][4]_i_1/O
                         net (fo=1, routed)           0.000    10.655    core/data_ram/data[53][4]_i_1_n_0
    SLICE_X61Y165        FDRE                                         r  core/data_ram/data_reg[53][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.071    50.326    core/data_ram/debug_clk
    SLICE_X61Y165        FDRE                                         r  core/data_ram/data_reg[53][4]/C  (IS_INVERTED)
                         clock pessimism             -0.316    50.010    
                         clock uncertainty           -0.095    49.916    
    SLICE_X61Y165        FDRE (Setup_fdre_C_D)        0.038    49.954    core/data_ram/data_reg[53][4]
  -------------------------------------------------------------------
                         required time                         49.954    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 39.299    

Slack (MET) :             39.323ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[52][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 0.352ns (3.324%)  route 10.238ns (96.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.331ns = ( 50.331 - 50.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.198     0.044    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y171        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y171        FDRE (Prop_fdre_C_Q)         0.223     0.267 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=485, routed)         4.701     4.968    core/data_ram/u_b_h_w_MEM_reg[2][1]
    SLICE_X38Y135        LUT2 (Prop_lut2_I0_O)        0.043     5.011 r  core/data_ram/i___39_i_1/O
                         net (fo=102, routed)         4.462     9.473    core/data_ram/i___39_i_1_n_0
    SLICE_X72Y161        LUT6 (Prop_lut6_I3_O)        0.043     9.516 r  core/data_ram/data[52][5]_i_2/O
                         net (fo=1, routed)           1.075    10.592    core/data_ram/data[52][5]_i_2_n_0
    SLICE_X60Y157        LUT6 (Prop_lut6_I3_O)        0.043    10.635 r  core/data_ram/data[52][5]_i_1/O
                         net (fo=1, routed)           0.000    10.635    core/data_ram/data[52][5]_i_1_n_0
    SLICE_X60Y157        FDRE                                         r  core/data_ram/data_reg[52][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.076    50.331    core/data_ram/debug_clk
    SLICE_X60Y157        FDRE                                         r  core/data_ram/data_reg[52][5]/C  (IS_INVERTED)
                         clock pessimism             -0.316    50.015    
                         clock uncertainty           -0.095    49.921    
    SLICE_X60Y157        FDRE (Setup_fdre_C_D)        0.037    49.958    core/data_ram/data_reg[52][5]
  -------------------------------------------------------------------
                         required time                         49.958    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 39.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.146ns (40.336%)  route 0.216ns (59.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.409ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.518     0.409    core/reg_IF_ID/debug_clk
    SLICE_X54Y170        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y170        FDCE (Prop_fdce_C_Q)         0.118     0.527 r  core/reg_IF_ID/IR_ID_reg[10]/Q
                         net (fo=3, routed)           0.216     0.743    core/reg_IF_ID/Imm32_EX_reg[12][9]
    SLICE_X57Y170        LUT2 (Prop_lut2_I0_O)        0.028     0.771 r  core/reg_IF_ID/IR_EX[10]_i_1/O
                         net (fo=1, routed)           0.000     0.771    core/reg_ID_EX/IR_ID_reg[10]
    SLICE_X57Y170        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.720     0.654    core/reg_ID_EX/debug_clk
    SLICE_X57Y170        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[10]/C
                         clock pessimism             -0.051     0.603    
    SLICE_X57Y170        FDCE (Hold_fdce_C_D)         0.060     0.663    core/reg_ID_EX/IR_EX_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.145ns (36.184%)  route 0.256ns (63.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.649ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.514     0.405    core/REG_PC/debug_clk
    SLICE_X58Y174        FDCE                                         r  core/REG_PC/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y174        FDCE (Prop_fdce_C_Q)         0.118     0.523 r  core/REG_PC/Q_reg[17]/Q
                         net (fo=4, routed)           0.256     0.779    core/REG_PC/Q[17]
    SLICE_X54Y174        LUT2 (Prop_lut2_I0_O)        0.027     0.806 r  core/REG_PC/PCurrent_ID[17]_i_1/O
                         net (fo=1, routed)           0.000     0.806    core/reg_IF_ID/Q_reg[31]_0[17]
    SLICE_X54Y174        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.715     0.649    core/reg_IF_ID/debug_clk
    SLICE_X54Y174        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/C
                         clock pessimism             -0.051     0.598    
    SLICE_X54Y174        FDCE (Hold_fdce_C_D)         0.096     0.694    core/reg_IF_ID/PCurrent_ID_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X73Y100        FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.064    -0.407    rst_count[0]
    SLICE_X73Y100        FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.748    -0.618    clk_cpu
    SLICE_X73Y100        FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.047    -0.571    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.047    -0.524    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.605%)  route 0.090ns (41.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X73Y100        FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.090    -0.381    rst_count[0]
    SLICE_X72Y100        LUT6 (Prop_lut6_I2_O)        0.028    -0.353 r  rst_all_i_1/O
                         net (fo=1, routed)           0.000    -0.353    rst_all_i_1_n_0
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.748    -0.618    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
                         clock pessimism              0.058    -0.560    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.087    -0.473    rst_all_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.170%)  route 0.255ns (71.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.528     0.419    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y191        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y191        FDCE (Prop_fdce_C_Q)         0.100     0.519 r  core/reg_EXE_MEM/IR_MEM_reg[25]/Q
                         net (fo=2, routed)           0.255     0.774    core/reg_MEM_WB/inst_MEM[22]
    SLICE_X58Y186        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.726     0.660    core/reg_MEM_WB/debug_clk
    SLICE_X58Y186        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/C
                         clock pessimism             -0.051     0.609    
    SLICE_X58Y186        FDCE (Hold_fdce_C_D)         0.040     0.649    core/reg_MEM_WB/IR_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.957%)  route 0.113ns (53.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.516     0.407    core/reg_EXE_MEM/debug_clk
    SLICE_X59Y177        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y177        FDCE (Prop_fdce_C_Q)         0.100     0.507 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=2, routed)           0.113     0.620    core/reg_MEM_WB/PC_MEM[15]
    SLICE_X61Y178        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.720     0.654    core/reg_MEM_WB/debug_clk
    SLICE_X61Y178        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/C
                         clock pessimism             -0.216     0.438    
    SLICE_X61Y178        FDCE (Hold_fdce_C_D)         0.038     0.476    core/reg_MEM_WB/PCurrent_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.107ns (63.742%)  route 0.061ns (36.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.107    -0.464 r  rst_count_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.403    rst_count[2]
    SLICE_X72Y100        FDRE                                         r  rst_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.748    -0.618    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_count_reg[3]/C
                         clock pessimism              0.047    -0.571    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.023    -0.548    rst_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.521     0.412    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y182        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDCE (Prop_fdce_C_Q)         0.100     0.512 r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/Q
                         net (fo=2, routed)           0.103     0.615    core/reg_MEM_WB/PC_MEM[25]
    SLICE_X56Y183        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.724     0.658    core/reg_MEM_WB/debug_clk
    SLICE_X56Y183        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[25]/C
                         clock pessimism             -0.233     0.425    
    SLICE_X56Y183        FDCE (Hold_fdce_C_D)         0.044     0.469    core/reg_MEM_WB/PCurrent_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.968%)  route 0.113ns (53.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.521     0.412    core/reg_ID_EX/debug_clk
    SLICE_X53Y180        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y180        FDCE (Prop_fdce_C_Q)         0.100     0.512 r  core/reg_ID_EX/IR_EX_reg[12]/Q
                         net (fo=2, routed)           0.113     0.625    core/reg_EXE_MEM/inst_EXE[11]
    SLICE_X55Y181        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.722     0.656    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y181        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/C
                         clock pessimism             -0.216     0.440    
    SLICE_X55Y181        FDCE (Hold_fdce_C_D)         0.038     0.478    core/reg_EXE_MEM/IR_MEM_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rst_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.695%)  route 0.110ns (52.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X73Y100        FDRE                                         r  rst_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  rst_count_reg[9]/Q
                         net (fo=2, routed)           0.110    -0.362    rst_count[9]
    SLICE_X71Y100        FDRE                                         r  rst_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.747    -0.619    clk_cpu
    SLICE_X71Y100        FDRE                                         r  rst_count_reg[10]/C
                         clock pessimism              0.078    -0.541    
    SLICE_X71Y100        FDRE (Hold_fdre_C_D)         0.032    -0.509    rst_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y8    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[127][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X50Y156    core/register/register_reg[31][22]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X47Y162    core/register/register_reg[3][5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X43Y167    core/register/register_reg[10][17]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X43Y166    core/register/register_reg[4][4]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X43Y167    core/register/register_reg[10][7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X44Y159    core/register/register_reg[4][7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X43Y166    core/register/register_reg[4][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X50Y156    core/register/register_reg[31][22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X47Y162    core/register/register_reg[3][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X43Y167    core/register/register_reg[10][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X43Y166    core/register/register_reg[4][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X43Y167    core/register/register_reg[10][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X44Y159    core/register/register_reg[4][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X44Y159    core/register/register_reg[4][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X43Y166    core/register/register_reg[4][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X51Y188    core/register/register_reg[5][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X51Y188    core/register/register_reg[5][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X45Y144    core/data_ram/data_reg[98][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X45Y143    core/data_ram/data_reg[98][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y145    core/data_ram/data_reg[99][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X46Y145    core/data_ram/data_reg[99][7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X37Y165    core/register/register_reg[30][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X48Y158    core/data_ram/data_reg[118][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X61Y136    core/data_ram/data_reg[11][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X67Y151    core/data_ram/data_reg[124][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X45Y143    core/data_ram/data_reg[125][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X44Y146    core/data_ram/data_reg[125][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          385  Failing Endpoints,  Worst Slack       -2.570ns,  Total Violation     -505.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.395ns (5.727%)  route 6.502ns (94.273%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 3.373 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.803    -0.143    vga/U12/ADDRC[2]
    SLICE_X36Y192        LUT6 (Prop_lut6_I0_O)        0.043    -0.100 f  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          2.153     2.053    vga/U12/strdata_reg[34]_0
    SLICE_X54Y186        LUT2 (Prop_lut2_I0_O)        0.043     2.096 r  vga/U12/code_wb[31]_i_3/O
                         net (fo=5, routed)           0.634     2.730    vga/U12/code_wb[31]_i_3_n_0
    SLICE_X57Y182        LUT6 (Prop_lut6_I0_O)        0.043     2.773 r  vga/U12/code_exe[31]_i_1/O
                         net (fo=38, routed)          1.952     4.725    vga/U12_n_127
    SLICE_X43Y161        FDRE                                         r  vga/code_exe_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.083     3.373    vga/CLK_OUT1
    SLICE_X43Y161        FDRE                                         r  vga/code_exe_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.553    
                         clock uncertainty           -0.201     2.352    
    SLICE_X43Y161        FDRE (Setup_fdre_C_CE)      -0.197     2.155    vga/code_exe_reg[10]
  -------------------------------------------------------------------
                         required time                          2.155    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.435ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.576ns (8.297%)  route 6.367ns (91.703%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.081     0.135    vga/U12/ADDRC[2]
    SLICE_X40Y186        LUT2 (Prop_lut2_I0_O)        0.043     0.178 r  vga/U12/MEMBUF_reg_0_63_0_2_i_5/O
                         net (fo=101, routed)         2.884     3.062    core/register/ADDRA[1]
    SLICE_X48Y162        MUXF8 (Prop_muxf8_S_O)       0.141     3.203 r  core/register/code_wb_reg[17]_i_5/O
                         net (fo=1, routed)           1.075     4.278    core/register_n_129
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.126     4.404 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.367     4.771    vga/D[17]
    SLICE_X54Y173        FDRE                                         r  vga/code_id_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.064     3.354    vga/CLK_OUT1
    SLICE_X54Y173        FDRE                                         r  vga/code_id_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.534    
                         clock uncertainty           -0.201     2.333    
    SLICE_X54Y173        FDRE (Setup_fdre_C_D)        0.003     2.336    vga/code_id_reg[17]
  -------------------------------------------------------------------
                         required time                          2.336    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 -2.435    

Slack (VIOLATED) :        -2.425ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.576ns (8.315%)  route 6.351ns (91.685%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.081     0.135    vga/U12/ADDRC[2]
    SLICE_X40Y186        LUT2 (Prop_lut2_I0_O)        0.043     0.178 r  vga/U12/MEMBUF_reg_0_63_0_2_i_5/O
                         net (fo=101, routed)         2.884     3.062    core/register/ADDRA[1]
    SLICE_X48Y162        MUXF8 (Prop_muxf8_S_O)       0.141     3.203 r  core/register/code_wb_reg[17]_i_5/O
                         net (fo=1, routed)           1.075     4.278    core/register_n_129
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.126     4.404 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.351     4.756    vga/D[17]
    SLICE_X54Y180        FDRE                                         r  vga/code_exe_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.069     3.359    vga/CLK_OUT1
    SLICE_X54Y180        FDRE                                         r  vga/code_exe_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.539    
                         clock uncertainty           -0.201     2.338    
    SLICE_X54Y180        FDRE (Setup_fdre_C_D)       -0.007     2.331    vga/code_exe_reg[17]
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                 -2.425    

Slack (VIOLATED) :        -2.393ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 0.395ns (5.865%)  route 6.339ns (94.135%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 3.366 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.803    -0.143    vga/U12/ADDRC[2]
    SLICE_X36Y192        LUT6 (Prop_lut6_I0_O)        0.043    -0.100 f  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          2.153     2.053    vga/U12/strdata_reg[34]_0
    SLICE_X54Y186        LUT2 (Prop_lut2_I0_O)        0.043     2.096 r  vga/U12/code_wb[31]_i_3/O
                         net (fo=5, routed)           0.457     2.553    vga/U12/code_wb[31]_i_3_n_0
    SLICE_X53Y184        LUT6 (Prop_lut6_I0_O)        0.043     2.596 r  vga/U12/code_if[31]_i_1/O
                         net (fo=38, routed)          1.967     4.563    vga/U12_n_129
    SLICE_X54Y159        FDRE                                         r  vga/code_if_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.076     3.366    vga/CLK_OUT1
    SLICE_X54Y159        FDRE                                         r  vga/code_if_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.546    
                         clock uncertainty           -0.201     2.345    
    SLICE_X54Y159        FDRE (Setup_fdre_C_CE)      -0.175     2.170    vga/code_if_reg[1]
  -------------------------------------------------------------------
                         required time                          2.170    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                 -2.393    

Slack (VIOLATED) :        -2.386ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 0.576ns (8.356%)  route 6.318ns (91.644%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.081     0.135    vga/U12/ADDRC[2]
    SLICE_X40Y186        LUT2 (Prop_lut2_I0_O)        0.043     0.178 r  vga/U12/MEMBUF_reg_0_63_0_2_i_5/O
                         net (fo=101, routed)         2.884     3.062    core/register/ADDRA[1]
    SLICE_X48Y162        MUXF8 (Prop_muxf8_S_O)       0.141     3.203 r  core/register/code_wb_reg[17]_i_5/O
                         net (fo=1, routed)           1.075     4.278    core/register_n_129
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.126     4.404 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.318     4.722    vga/D[17]
    SLICE_X54Y176        FDRE                                         r  vga/code_if_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.064     3.354    vga/CLK_OUT1
    SLICE_X54Y176        FDRE                                         r  vga/code_if_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.534    
                         clock uncertainty           -0.201     2.333    
    SLICE_X54Y176        FDRE (Setup_fdre_C_D)        0.003     2.336    vga/code_if_reg[17]
  -------------------------------------------------------------------
                         required time                          2.336    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 -2.386    

Slack (VIOLATED) :        -2.382ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.576ns (8.363%)  route 6.312ns (91.637%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.081     0.135    vga/U12/ADDRC[2]
    SLICE_X40Y186        LUT2 (Prop_lut2_I0_O)        0.043     0.178 r  vga/U12/MEMBUF_reg_0_63_0_2_i_5/O
                         net (fo=101, routed)         2.884     3.062    core/register/ADDRA[1]
    SLICE_X48Y162        MUXF8 (Prop_muxf8_S_O)       0.141     3.203 r  core/register/code_wb_reg[17]_i_5/O
                         net (fo=1, routed)           1.075     4.278    core/register_n_129
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.126     4.404 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.312     4.716    vga/D[17]
    SLICE_X51Y179        FDRE                                         r  vga/code_wb_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.069     3.359    vga/CLK_OUT1
    SLICE_X51Y179        FDRE                                         r  vga/code_wb_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.539    
                         clock uncertainty           -0.201     2.338    
    SLICE_X51Y179        FDRE (Setup_fdre_C_D)       -0.004     2.334    vga/code_wb_reg[17]
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 -2.382    

Slack (VIOLATED) :        -2.373ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 0.576ns (8.370%)  route 6.306ns (91.630%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 3.358 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.081     0.135    vga/U12/ADDRC[2]
    SLICE_X40Y186        LUT2 (Prop_lut2_I0_O)        0.043     0.178 r  vga/U12/MEMBUF_reg_0_63_0_2_i_5/O
                         net (fo=101, routed)         2.884     3.062    core/register/ADDRA[1]
    SLICE_X48Y162        MUXF8 (Prop_muxf8_S_O)       0.141     3.203 r  core/register/code_wb_reg[17]_i_5/O
                         net (fo=1, routed)           1.075     4.278    core/register_n_129
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.126     4.404 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.306     4.710    vga/D[17]
    SLICE_X54Y179        FDRE                                         r  vga/code_mem_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.068     3.358    vga/CLK_OUT1
    SLICE_X54Y179        FDRE                                         r  vga/code_mem_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.538    
                         clock uncertainty           -0.201     2.337    
    SLICE_X54Y179        FDRE (Setup_fdre_C_D)        0.001     2.338    vga/code_mem_reg[17]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 -2.373    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 0.594ns (8.795%)  route 6.160ns (91.205%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         1.081     0.135    vga/U12/ADDRC[2]
    SLICE_X40Y186        LUT2 (Prop_lut2_I0_O)        0.043     0.178 r  vga/U12/MEMBUF_reg_0_63_0_2_i_5/O
                         net (fo=101, routed)         3.332     3.510    core/U1_3/ADDRA[1]
    SLICE_X52Y164        MUXF7 (Prop_muxf7_S_O)       0.163     3.673 r  core/U1_3/code_wb_reg[10]_i_2/O
                         net (fo=1, routed)           0.255     3.927    core/U1_3_n_79
    SLICE_X52Y165        LUT6 (Prop_lut6_I0_O)        0.122     4.049 r  core/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.533     4.582    vga/D[10]
    SLICE_X53Y171        FDRE                                         r  vga/code_mem_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.067     3.357    vga/CLK_OUT1
    SLICE_X53Y171        FDRE                                         r  vga/code_mem_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.537    
                         clock uncertainty           -0.201     2.336    
    SLICE_X53Y171        FDRE (Setup_fdre_C_D)       -0.018     2.318    vga/code_mem_reg[10]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 0.395ns (6.027%)  route 6.159ns (93.973%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 3.356 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.803    -0.143    vga/U12/ADDRC[2]
    SLICE_X36Y192        LUT6 (Prop_lut6_I0_O)        0.043    -0.100 f  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          2.153     2.053    vga/U12/strdata_reg[34]_0
    SLICE_X54Y186        LUT2 (Prop_lut2_I0_O)        0.043     2.096 r  vga/U12/code_wb[31]_i_3/O
                         net (fo=5, routed)           0.448     2.544    vga/U12/code_wb[31]_i_3_n_0
    SLICE_X55Y187        LUT6 (Prop_lut6_I0_O)        0.043     2.587 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.795     4.382    vga/U12_n_128
    SLICE_X56Y168        FDRE                                         r  vga/code_id_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.066     3.356    vga/CLK_OUT1
    SLICE_X56Y168        FDRE                                         r  vga/code_id_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.536    
                         clock uncertainty           -0.201     2.335    
    SLICE_X56Y168        FDRE (Setup_fdre_C_CE)      -0.197     2.138    vga/code_id_reg[2]
  -------------------------------------------------------------------
                         required time                          2.138    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[2]_rep/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 0.395ns (6.027%)  route 6.159ns (93.973%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 3.356 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.225    -2.172    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.223    -1.949 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.959    -0.989    vga/U12/PRow[0]
    SLICE_X38Y193        LUT5 (Prop_lut5_I1_O)        0.043    -0.946 r  vga/U12/MEMBUF_reg_0_63_0_2_i_6/O
                         net (fo=389, routed)         0.803    -0.143    vga/U12/ADDRC[2]
    SLICE_X36Y192        LUT6 (Prop_lut6_I0_O)        0.043    -0.100 f  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          2.153     2.053    vga/U12/strdata_reg[34]_0
    SLICE_X54Y186        LUT2 (Prop_lut2_I0_O)        0.043     2.096 r  vga/U12/code_wb[31]_i_3/O
                         net (fo=5, routed)           0.448     2.544    vga/U12/code_wb[31]_i_3_n_0
    SLICE_X55Y187        LUT6 (Prop_lut6_I0_O)        0.043     2.587 r  vga/U12/code_id[31]_i_1/O
                         net (fo=38, routed)          1.795     4.382    vga/U12_n_128
    SLICE_X56Y168        FDRE                                         r  vga/code_id_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.066     3.356    vga/CLK_OUT1
    SLICE_X56Y168        FDRE                                         r  vga/code_id_reg[2]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.536    
                         clock uncertainty           -0.201     2.335    
    SLICE_X56Y168        FDRE (Setup_fdre_C_CE)      -0.197     2.138    vga/code_id_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          2.138    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 -2.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.270ns (32.527%)  route 0.560ns (67.473%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.536    -0.584    vga/U12/CLK_OUT3
    SLICE_X38Y192        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y192        FDRE (Prop_fdre_C_Q)         0.107    -0.477 r  vga/U12/v_count_reg[8]/Q
                         net (fo=8, routed)           0.190    -0.288    vga/U12/PRow[8]
    SLICE_X38Y193        LUT4 (Prop_lut4_I3_O)        0.067    -0.221 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=10, routed)          0.131    -0.089    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X41Y193        LUT6 (Prop_lut6_I5_O)        0.068    -0.021 r  vga/U12/ascii_code[6]_i_4/O
                         net (fo=4, routed)           0.239     0.218    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X42Y194        LUT6 (Prop_lut6_I0_O)        0.028     0.246 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.246    vga/U12_n_52
    SLICE_X42Y194        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.740    -0.626    vga/CLK_OUT1
    SLICE_X42Y194        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.315    -0.311    
                         clock uncertainty            0.201    -0.110    
    SLICE_X42Y194        FDRE (Hold_fdre_C_D)         0.087    -0.023    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.202ns (22.416%)  route 0.699ns (77.584%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.531    -0.589    vga/U12/CLK_OUT3
    SLICE_X44Y185        FDRE                                         r  vga/U12/h_count_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_fdre_C_Q)         0.118    -0.471 r  vga/U12/h_count_reg[4]_rep/Q
                         net (fo=109, routed)         0.361    -0.110    core/U1_3/h_count_reg[4]_rep
    SLICE_X40Y175        LUT6 (Prop_lut6_I4_O)        0.028    -0.082 r  core/U1_3/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=1, routed)           0.055    -0.028    core/U1_3/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X40Y175        LUT6 (Prop_lut6_I5_O)        0.028     0.000 r  core/U1_3/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=1, routed)           0.189     0.189    vga/U12/Test_signal[4]
    SLICE_X41Y180        LUT5 (Prop_lut5_I0_O)        0.028     0.217 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.095     0.312    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X40Y180        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.731    -0.635    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X40Y180        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.315    -0.320    
                         clock uncertainty            0.201    -0.119    
    SLICE_X40Y180        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.010    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.118ns (11.953%)  route 0.869ns (88.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.537    -0.583    vga/U12/CLK_OUT3
    SLICE_X40Y193        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y193        FDRE (Prop_fdre_C_Q)         0.118    -0.465 r  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.869     0.404    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.315    -0.286    
                         clock uncertainty            0.201    -0.084    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.099    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.128ns (16.496%)  route 0.648ns (83.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.538    -0.582    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  vga/U12/v_count_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.273    vga/U12/PRow[5]
    SLICE_X36Y192        LUT6 (Prop_lut6_I3_O)        0.028    -0.245 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          0.439     0.194    vga/U12_n_130
    SLICE_X39Y188        FDRE                                         r  vga/strdata_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.739    -0.627    vga/CLK_OUT1
    SLICE_X39Y188        FDRE                                         r  vga/strdata_reg[36]/C
                         clock pessimism              0.315    -0.312    
                         clock uncertainty            0.201    -0.111    
    SLICE_X39Y188        FDRE (Hold_fdre_C_R)        -0.014    -0.125    vga/strdata_reg[36]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.131ns (13.597%)  route 0.832ns (86.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.536    -0.584    vga/U12/CLK_OUT3
    SLICE_X39Y192        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y192        FDRE (Prop_fdre_C_Q)         0.100    -0.484 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.254    -0.230    vga/U12/PRow[3]
    SLICE_X36Y192        LUT4 (Prop_lut4_I0_O)        0.031    -0.199 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.578     0.379    vga/FONT_8X16/ADDR[6]
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.766    -0.600    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.315    -0.286    
                         clock uncertainty            0.201    -0.084    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.142     0.058    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.267ns (28.555%)  route 0.668ns (71.445%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.531    -0.589    vga/U12/CLK_OUT3
    SLICE_X45Y186        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.100    -0.489 r  vga/U12/h_count_reg[3]/Q
                         net (fo=701, routed)         0.168    -0.321    core/register/debug_addr[0]
    SLICE_X44Y185        LUT6 (Prop_lut6_I4_O)        0.028    -0.293 r  core/register/data_buf_reg_0_3_24_29_i_108/O
                         net (fo=1, routed)           0.000    -0.293    core/register/data_buf_reg_0_3_24_29_i_108_n_0
    SLICE_X44Y185        MUXF7 (Prop_muxf7_I1_O)      0.043    -0.250 r  core/register/data_buf_reg_0_3_24_29_i_49/O
                         net (fo=2, routed)           0.196    -0.054    core/register/data_buf_reg_0_3_24_29_i_49_n_0
    SLICE_X45Y181        LUT6 (Prop_lut6_I3_O)        0.068     0.014 r  core/register/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=1, routed)           0.154     0.169    vga/U12/Debug_regs[26]
    SLICE_X45Y182        LUT5 (Prop_lut5_I1_O)        0.028     0.197 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.149     0.346    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    -0.634    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.315    -0.319    
                         clock uncertainty            0.201    -0.118    
    SLICE_X42Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.014    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.728%)  route 0.686ns (84.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.538    -0.582    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  vga/U12/v_count_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.273    vga/U12/PRow[5]
    SLICE_X36Y192        LUT6 (Prop_lut6_I3_O)        0.028    -0.245 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          0.477     0.232    vga/U12_n_130
    SLICE_X38Y186        FDRE                                         r  vga/strdata_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.736    -0.630    vga/CLK_OUT1
    SLICE_X38Y186        FDRE                                         r  vga/strdata_reg[37]/C
                         clock pessimism              0.315    -0.315    
                         clock uncertainty            0.201    -0.114    
    SLICE_X38Y186        FDRE (Hold_fdre_C_R)         0.006    -0.108    vga/strdata_reg[37]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.156ns (17.688%)  route 0.726ns (82.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.538    -0.582    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  vga/U12/v_count_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.273    vga/U12/PRow[5]
    SLICE_X36Y192        LUT6 (Prop_lut6_I3_O)        0.028    -0.245 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          0.517     0.272    vga/U12/strdata_reg[34]_0
    SLICE_X37Y186        LUT6 (Prop_lut6_I4_O)        0.028     0.300 r  vga/U12/strdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.300    vga/U12_n_103
    SLICE_X37Y186        FDRE                                         r  vga/strdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.737    -0.629    vga/CLK_OUT1
    SLICE_X37Y186        FDRE                                         r  vga/strdata_reg[2]/C
                         clock pessimism              0.315    -0.314    
                         clock uncertainty            0.201    -0.113    
    SLICE_X37Y186        FDRE (Hold_fdre_C_D)         0.060    -0.053    vga/strdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.728%)  route 0.686ns (84.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.538    -0.582    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  vga/U12/v_count_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.273    vga/U12/PRow[5]
    SLICE_X36Y192        LUT6 (Prop_lut6_I3_O)        0.028    -0.245 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          0.477     0.232    vga/U12_n_130
    SLICE_X39Y186        FDSE                                         r  vga/strdata_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.736    -0.630    vga/CLK_OUT1
    SLICE_X39Y186        FDSE                                         r  vga/strdata_reg[38]/C
                         clock pessimism              0.315    -0.315    
                         clock uncertainty            0.201    -0.114    
    SLICE_X39Y186        FDSE (Hold_fdse_C_S)        -0.014    -0.128    vga/strdata_reg[38]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.728%)  route 0.686ns (84.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.538    -0.582    vga/U12/CLK_OUT3
    SLICE_X37Y193        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  vga/U12/v_count_reg[5]/Q
                         net (fo=9, routed)           0.209    -0.273    vga/U12/PRow[5]
    SLICE_X36Y192        LUT6 (Prop_lut6_I3_O)        0.028    -0.245 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=96, routed)          0.477     0.232    vga/U12_n_130
    SLICE_X39Y186        FDRE                                         r  vga/strdata_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.736    -0.630    vga/CLK_OUT1
    SLICE_X39Y186        FDRE                                         r  vga/strdata_reg[44]/C
                         clock pessimism              0.315    -0.315    
                         clock uncertainty            0.201    -0.114    
    SLICE_X39Y186        FDRE (Hold_fdre_C_R)        -0.014    -0.128    vga/strdata_reg[44]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          222  Failing Endpoints,  Worst Slack       -6.640ns,  Total Violation    -1240.149ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.640ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 1.652ns (18.545%)  route 7.256ns (81.455%))
  Logic Levels:           20  (CARRY4=3 LUT3=1 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.510     0.815    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X66Y167        LUT3 (Prop_lut3_I2_O)        0.043     0.858 r  core/mux_A_EXE/ALUO_MEM[4]_i_4/O
                         net (fo=10, routed)          0.626     1.484    core/reg_ID_EX/ALUA_EXE[4]
    SLICE_X64Y174        LUT6 (Prop_lut6_I5_O)        0.043     1.527 r  core/reg_ID_EX/ALUO_MEM[4]_i_22/O
                         net (fo=3, routed)           0.489     2.016    core/reg_ID_EX/ALUO_MEM[4]_i_22_n_0
    SLICE_X68Y168        LUT5 (Prop_lut5_I4_O)        0.043     2.059 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.419     2.478    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X71Y166        LUT5 (Prop_lut5_I4_O)        0.043     2.521 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.491     3.012    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X69Y163        LUT6 (Prop_lut6_I1_O)        0.043     3.055 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.438     3.493    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X67Y163        LUT5 (Prop_lut5_I4_O)        0.043     3.536 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.350     3.886    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X64Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.929 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.505     4.435    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X55Y164        LUT6 (Prop_lut6_I5_O)        0.043     4.478 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.283     4.761    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X56Y164        LUT6 (Prop_lut6_I4_O)        0.043     4.804 r  core/reg_EXE_MEM/B_EX[4]_i_1/O
                         net (fo=4, routed)           0.548     5.352    core/reg_EXE_MEM/B_EX_reg[30][4]
    SLICE_X57Y166        LUT6 (Prop_lut6_I4_O)        0.043     5.395 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000     5.395    core/cmp_ID/S[1]
    SLICE_X57Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.662 r  core/cmp_ID/Q_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.662    core/cmp_ID/Q_reg[31]_i_42_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.715 r  core/cmp_ID/Q_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.715    core/cmp_ID/Q_reg[31]_i_29_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.825 r  core/cmp_ID/Q_reg[31]_i_15/CO[2]
                         net (fo=5, routed)           0.409     6.234    core/reg_IF_ID/CO[0]
    SLICE_X56Y175        LUT6 (Prop_lut6_I1_O)        0.129     6.363 r  core/reg_IF_ID/code_wb[16]_i_21/O
                         net (fo=1, routed)           0.255     6.618    core/reg_IF_ID/code_wb[16]_i_21_n_0
    SLICE_X56Y175        LUT6 (Prop_lut6_I0_O)        0.043     6.661 r  core/reg_IF_ID/code_wb[16]_i_16/O
                         net (fo=1, routed)           0.327     6.989    core/ctrl/IR_ID_reg[14]
    SLICE_X57Y174        LUT6 (Prop_lut6_I1_O)        0.043     7.032 r  core/ctrl/i_/code_wb[16]_i_14/O
                         net (fo=6, routed)           0.463     7.495    core/U1_3/IR_ID_reg[13]
    SLICE_X55Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.538 r  core/U1_3/data_buf_reg_0_3_0_5_i_116/O
                         net (fo=2, routed)           0.000     7.538    core/U1_3/data_buf_reg_0_3_0_5_i_116_n_0
    SLICE_X55Y178        MUXF7 (Prop_muxf7_I1_O)      0.108     7.646 r  core/U1_3/code_wb_reg[0]_i_13/O
                         net (fo=1, routed)           0.334     7.980    core/U1_3/code_wb_reg[0]_i_13_n_0
    SLICE_X55Y171        LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  core/U1_3/code_wb[0]_i_3/O
                         net (fo=1, routed)           0.303     8.408    core/U1_3_n_30
    SLICE_X55Y169        LUT6 (Prop_lut6_I1_O)        0.043     8.451 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.503     8.954    vga/D[0]
    SLICE_X55Y164        FDRE                                         r  vga/code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.073     3.363    vga/CLK_OUT1
    SLICE_X55Y164        FDRE                                         r  vga/code_mem_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.543    
                         clock uncertainty           -0.215     2.329    
    SLICE_X55Y164        FDRE (Setup_fdre_C_D)       -0.015     2.314    vga/code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                 -6.640    

Slack (VIOLATED) :        -6.611ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 1.652ns (18.590%)  route 7.235ns (81.410%))
  Logic Levels:           20  (CARRY4=3 LUT3=1 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.510     0.815    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X66Y167        LUT3 (Prop_lut3_I2_O)        0.043     0.858 r  core/mux_A_EXE/ALUO_MEM[4]_i_4/O
                         net (fo=10, routed)          0.626     1.484    core/reg_ID_EX/ALUA_EXE[4]
    SLICE_X64Y174        LUT6 (Prop_lut6_I5_O)        0.043     1.527 r  core/reg_ID_EX/ALUO_MEM[4]_i_22/O
                         net (fo=3, routed)           0.489     2.016    core/reg_ID_EX/ALUO_MEM[4]_i_22_n_0
    SLICE_X68Y168        LUT5 (Prop_lut5_I4_O)        0.043     2.059 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.419     2.478    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X71Y166        LUT5 (Prop_lut5_I4_O)        0.043     2.521 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.491     3.012    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X69Y163        LUT6 (Prop_lut6_I1_O)        0.043     3.055 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.438     3.493    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X67Y163        LUT5 (Prop_lut5_I4_O)        0.043     3.536 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.350     3.886    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X64Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.929 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.505     4.435    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X55Y164        LUT6 (Prop_lut6_I5_O)        0.043     4.478 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.283     4.761    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X56Y164        LUT6 (Prop_lut6_I4_O)        0.043     4.804 r  core/reg_EXE_MEM/B_EX[4]_i_1/O
                         net (fo=4, routed)           0.548     5.352    core/reg_EXE_MEM/B_EX_reg[30][4]
    SLICE_X57Y166        LUT6 (Prop_lut6_I4_O)        0.043     5.395 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000     5.395    core/cmp_ID/S[1]
    SLICE_X57Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.662 r  core/cmp_ID/Q_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.662    core/cmp_ID/Q_reg[31]_i_42_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.715 r  core/cmp_ID/Q_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.715    core/cmp_ID/Q_reg[31]_i_29_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.825 r  core/cmp_ID/Q_reg[31]_i_15/CO[2]
                         net (fo=5, routed)           0.409     6.234    core/reg_IF_ID/CO[0]
    SLICE_X56Y175        LUT6 (Prop_lut6_I1_O)        0.129     6.363 r  core/reg_IF_ID/code_wb[16]_i_21/O
                         net (fo=1, routed)           0.255     6.618    core/reg_IF_ID/code_wb[16]_i_21_n_0
    SLICE_X56Y175        LUT6 (Prop_lut6_I0_O)        0.043     6.661 r  core/reg_IF_ID/code_wb[16]_i_16/O
                         net (fo=1, routed)           0.327     6.989    core/ctrl/IR_ID_reg[14]
    SLICE_X57Y174        LUT6 (Prop_lut6_I1_O)        0.043     7.032 r  core/ctrl/i_/code_wb[16]_i_14/O
                         net (fo=6, routed)           0.557     7.589    core/U1_3/IR_ID_reg[13]
    SLICE_X55Y165        LUT6 (Prop_lut6_I2_O)        0.043     7.632 r  core/U1_3/code_wb[18]_i_16/O
                         net (fo=1, routed)           0.000     7.632    core/U1_3/code_wb[18]_i_16_n_0
    SLICE_X55Y165        MUXF7 (Prop_muxf7_I1_O)      0.108     7.740 r  core/U1_3/code_wb_reg[18]_i_13/O
                         net (fo=1, routed)           0.450     8.189    core/U1_3/code_wb_reg[18]_i_13_n_0
    SLICE_X48Y174        LUT6 (Prop_lut6_I5_O)        0.124     8.313 r  core/U1_3/code_wb[18]_i_3/O
                         net (fo=2, routed)           0.107     8.420    core/U1_3_n_49
    SLICE_X48Y174        LUT6 (Prop_lut6_I1_O)        0.043     8.463 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.469     8.932    vga/D[18]
    SLICE_X45Y176        FDRE                                         r  vga/code_wb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.071     3.361    vga/CLK_OUT1
    SLICE_X45Y176        FDRE                                         r  vga/code_wb_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.541    
                         clock uncertainty           -0.215     2.327    
    SLICE_X45Y176        FDRE (Setup_fdre_C_D)       -0.006     2.321    vga/code_wb_reg[18]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -6.611    

Slack (VIOLATED) :        -6.550ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 1.652ns (18.692%)  route 7.186ns (81.308%))
  Logic Levels:           20  (CARRY4=3 LUT3=1 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.510     0.815    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X66Y167        LUT3 (Prop_lut3_I2_O)        0.043     0.858 r  core/mux_A_EXE/ALUO_MEM[4]_i_4/O
                         net (fo=10, routed)          0.626     1.484    core/reg_ID_EX/ALUA_EXE[4]
    SLICE_X64Y174        LUT6 (Prop_lut6_I5_O)        0.043     1.527 r  core/reg_ID_EX/ALUO_MEM[4]_i_22/O
                         net (fo=3, routed)           0.489     2.016    core/reg_ID_EX/ALUO_MEM[4]_i_22_n_0
    SLICE_X68Y168        LUT5 (Prop_lut5_I4_O)        0.043     2.059 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.419     2.478    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X71Y166        LUT5 (Prop_lut5_I4_O)        0.043     2.521 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.491     3.012    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X69Y163        LUT6 (Prop_lut6_I1_O)        0.043     3.055 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.438     3.493    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X67Y163        LUT5 (Prop_lut5_I4_O)        0.043     3.536 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.350     3.886    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X64Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.929 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.505     4.435    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X55Y164        LUT6 (Prop_lut6_I5_O)        0.043     4.478 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.283     4.761    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X56Y164        LUT6 (Prop_lut6_I4_O)        0.043     4.804 r  core/reg_EXE_MEM/B_EX[4]_i_1/O
                         net (fo=4, routed)           0.548     5.352    core/reg_EXE_MEM/B_EX_reg[30][4]
    SLICE_X57Y166        LUT6 (Prop_lut6_I4_O)        0.043     5.395 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000     5.395    core/cmp_ID/S[1]
    SLICE_X57Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.662 r  core/cmp_ID/Q_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.662    core/cmp_ID/Q_reg[31]_i_42_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.715 r  core/cmp_ID/Q_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.715    core/cmp_ID/Q_reg[31]_i_29_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.825 r  core/cmp_ID/Q_reg[31]_i_15/CO[2]
                         net (fo=5, routed)           0.409     6.234    core/reg_IF_ID/CO[0]
    SLICE_X56Y175        LUT6 (Prop_lut6_I1_O)        0.129     6.363 r  core/reg_IF_ID/code_wb[16]_i_21/O
                         net (fo=1, routed)           0.255     6.618    core/reg_IF_ID/code_wb[16]_i_21_n_0
    SLICE_X56Y175        LUT6 (Prop_lut6_I0_O)        0.043     6.661 r  core/reg_IF_ID/code_wb[16]_i_16/O
                         net (fo=1, routed)           0.327     6.989    core/ctrl/IR_ID_reg[14]
    SLICE_X57Y174        LUT6 (Prop_lut6_I1_O)        0.043     7.032 r  core/ctrl/i_/code_wb[16]_i_14/O
                         net (fo=6, routed)           0.463     7.495    core/U1_3/IR_ID_reg[13]
    SLICE_X55Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.538 r  core/U1_3/data_buf_reg_0_3_0_5_i_116/O
                         net (fo=2, routed)           0.000     7.538    core/U1_3/data_buf_reg_0_3_0_5_i_116_n_0
    SLICE_X55Y178        MUXF7 (Prop_muxf7_I1_O)      0.108     7.646 r  core/U1_3/code_wb_reg[0]_i_13/O
                         net (fo=1, routed)           0.334     7.980    core/U1_3/code_wb_reg[0]_i_13_n_0
    SLICE_X55Y171        LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  core/U1_3/code_wb[0]_i_3/O
                         net (fo=1, routed)           0.303     8.408    core/U1_3_n_30
    SLICE_X55Y169        LUT6 (Prop_lut6_I1_O)        0.043     8.451 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.433     8.883    vga/D[0]
    SLICE_X54Y173        FDRE                                         r  vga/code_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.064     3.354    vga/CLK_OUT1
    SLICE_X54Y173        FDRE                                         r  vga/code_id_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.534    
                         clock uncertainty           -0.215     2.320    
    SLICE_X54Y173        FDRE (Setup_fdre_C_D)        0.014     2.334    vga/code_id_reg[0]
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                 -6.550    

Slack (VIOLATED) :        -6.538ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.224ns (13.924%)  route 7.567ns (86.076%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.585     0.890    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X68Y169        LUT3 (Prop_lut3_I2_O)        0.043     0.933 r  core/mux_A_EXE/ALUO_MEM[10]_i_10/O
                         net (fo=11, routed)          0.676     1.608    core/reg_ID_EX/ALUA_EXE[10]
    SLICE_X67Y173        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  core/reg_ID_EX/ALUO_MEM[25]_i_15/O
                         net (fo=2, routed)           0.596     2.248    core/reg_ID_EX/ALUO_MEM[25]_i_15_n_0
    SLICE_X67Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.291 r  core/reg_ID_EX/ALUO_MEM[21]_i_11/O
                         net (fo=2, routed)           0.464     2.754    core/reg_ID_EX/ALUO_MEM[21]_i_11_n_0
    SLICE_X66Y162        LUT5 (Prop_lut5_I4_O)        0.043     2.797 r  core/reg_ID_EX/ALUO_MEM[19]_i_20/O
                         net (fo=2, routed)           0.464     3.262    core/reg_ID_EX/ALUO_MEM[19]_i_20_n_0
    SLICE_X66Y164        LUT6 (Prop_lut6_I5_O)        0.043     3.305 r  core/reg_ID_EX/ALUO_MEM[19]_i_9/O
                         net (fo=2, routed)           0.462     3.767    core/reg_ID_EX/ALUO_MEM[19]_i_9_n_0
    SLICE_X61Y168        LUT6 (Prop_lut6_I3_O)        0.043     3.810 r  core/reg_ID_EX/ALUO_MEM[19]_i_6/O
                         net (fo=1, routed)           0.343     4.153    core/reg_ID_EX/ALUO_MEM[19]_i_6_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I4_O)        0.043     4.196 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.510     4.706    core/reg_EXE_MEM/ALUout_EXE[19]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.043     4.749 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.565     5.314    core/reg_EXE_MEM/A_EX_reg[30][18]
    SLICE_X56Y167        LUT4 (Prop_lut4_I0_O)        0.043     5.357 r  core/reg_EXE_MEM/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.357    core/cmp_ID/ALUO_MEM_reg[23][1]
    SLICE_X56Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.624 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.624    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X56Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.677 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.441     6.118    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X57Y170        LUT3 (Prop_lut3_I0_O)        0.043     6.161 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.445     6.606    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X49Y168        LUT6 (Prop_lut6_I5_O)        0.043     6.649 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.124     6.773    core/ctrl/cmp_res_ID
    SLICE_X49Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.816 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.696     7.512    core/U1_3/Branch_ctrl
    SLICE_X50Y181        LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  core/U1_3/code_wb[28]_i_9/O
                         net (fo=1, routed)           0.317     7.872    core/U1_3/code_wb[28]_i_9_n_0
    SLICE_X53Y182        LUT6 (Prop_lut6_I5_O)        0.043     7.915 r  core/U1_3/code_wb[28]_i_3/O
                         net (fo=1, routed)           0.349     8.264    core/U1_3_n_60
    SLICE_X53Y183        LUT6 (Prop_lut6_I1_O)        0.043     8.307 r  core/code_wb[28]_i_1/O
                         net (fo=5, routed)           0.529     8.836    vga/D[28]
    SLICE_X53Y179        FDRE                                         r  vga/code_id_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.069     3.359    vga/CLK_OUT1
    SLICE_X53Y179        FDRE                                         r  vga/code_id_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.539    
                         clock uncertainty           -0.215     2.325    
    SLICE_X53Y179        FDRE (Setup_fdre_C_D)       -0.027     2.298    vga/code_id_reg[28]
  -------------------------------------------------------------------
                         required time                          2.298    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 -6.538    

Slack (VIOLATED) :        -6.489ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 1.224ns (13.987%)  route 7.527ns (86.013%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.585     0.890    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X68Y169        LUT3 (Prop_lut3_I2_O)        0.043     0.933 r  core/mux_A_EXE/ALUO_MEM[10]_i_10/O
                         net (fo=11, routed)          0.676     1.608    core/reg_ID_EX/ALUA_EXE[10]
    SLICE_X67Y173        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  core/reg_ID_EX/ALUO_MEM[25]_i_15/O
                         net (fo=2, routed)           0.596     2.248    core/reg_ID_EX/ALUO_MEM[25]_i_15_n_0
    SLICE_X67Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.291 r  core/reg_ID_EX/ALUO_MEM[21]_i_11/O
                         net (fo=2, routed)           0.464     2.754    core/reg_ID_EX/ALUO_MEM[21]_i_11_n_0
    SLICE_X66Y162        LUT5 (Prop_lut5_I4_O)        0.043     2.797 r  core/reg_ID_EX/ALUO_MEM[19]_i_20/O
                         net (fo=2, routed)           0.464     3.262    core/reg_ID_EX/ALUO_MEM[19]_i_20_n_0
    SLICE_X66Y164        LUT6 (Prop_lut6_I5_O)        0.043     3.305 r  core/reg_ID_EX/ALUO_MEM[19]_i_9/O
                         net (fo=2, routed)           0.462     3.767    core/reg_ID_EX/ALUO_MEM[19]_i_9_n_0
    SLICE_X61Y168        LUT6 (Prop_lut6_I3_O)        0.043     3.810 r  core/reg_ID_EX/ALUO_MEM[19]_i_6/O
                         net (fo=1, routed)           0.343     4.153    core/reg_ID_EX/ALUO_MEM[19]_i_6_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I4_O)        0.043     4.196 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.510     4.706    core/reg_EXE_MEM/ALUout_EXE[19]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.043     4.749 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.565     5.314    core/reg_EXE_MEM/A_EX_reg[30][18]
    SLICE_X56Y167        LUT4 (Prop_lut4_I0_O)        0.043     5.357 r  core/reg_EXE_MEM/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.357    core/cmp_ID/ALUO_MEM_reg[23][1]
    SLICE_X56Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.624 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.624    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X56Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.677 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.441     6.118    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X57Y170        LUT3 (Prop_lut3_I0_O)        0.043     6.161 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.445     6.606    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X49Y168        LUT6 (Prop_lut6_I5_O)        0.043     6.649 r  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.410     7.059    core/mux_IF/cmp_res_ID
    SLICE_X47Y168        LUT5 (Prop_lut5_I2_O)        0.043     7.102 r  core/mux_IF/Q[8]_i_1/O
                         net (fo=2, routed)           0.336     7.438    core/U1_3/Q_reg[31][7]
    SLICE_X46Y175        LUT6 (Prop_lut6_I0_O)        0.043     7.481 r  core/U1_3/code_wb[8]_i_13/O
                         net (fo=1, routed)           0.457     7.938    core/U1_3/code_wb[8]_i_13_n_0
    SLICE_X51Y175        LUT6 (Prop_lut6_I5_O)        0.043     7.981 r  core/U1_3/code_wb[8]_i_3/O
                         net (fo=1, routed)           0.354     8.335    core/U1_3_n_38
    SLICE_X49Y178        LUT6 (Prop_lut6_I1_O)        0.043     8.378 r  core/code_wb[8]_i_1/O
                         net (fo=5, routed)           0.418     8.796    vga/D[8]
    SLICE_X48Y176        FDRE                                         r  vga/code_if_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.067     3.357    vga/CLK_OUT1
    SLICE_X48Y176        FDRE                                         r  vga/code_if_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.537    
                         clock uncertainty           -0.215     2.323    
    SLICE_X48Y176        FDRE (Setup_fdre_C_D)       -0.015     2.308    vga/code_if_reg[8]
  -------------------------------------------------------------------
                         required time                          2.308    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 -6.489    

Slack (VIOLATED) :        -6.482ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 1.224ns (13.977%)  route 7.533ns (86.023%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.585     0.890    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X68Y169        LUT3 (Prop_lut3_I2_O)        0.043     0.933 r  core/mux_A_EXE/ALUO_MEM[10]_i_10/O
                         net (fo=11, routed)          0.676     1.608    core/reg_ID_EX/ALUA_EXE[10]
    SLICE_X67Y173        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  core/reg_ID_EX/ALUO_MEM[25]_i_15/O
                         net (fo=2, routed)           0.596     2.248    core/reg_ID_EX/ALUO_MEM[25]_i_15_n_0
    SLICE_X67Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.291 r  core/reg_ID_EX/ALUO_MEM[21]_i_11/O
                         net (fo=2, routed)           0.464     2.754    core/reg_ID_EX/ALUO_MEM[21]_i_11_n_0
    SLICE_X66Y162        LUT5 (Prop_lut5_I4_O)        0.043     2.797 r  core/reg_ID_EX/ALUO_MEM[19]_i_20/O
                         net (fo=2, routed)           0.464     3.262    core/reg_ID_EX/ALUO_MEM[19]_i_20_n_0
    SLICE_X66Y164        LUT6 (Prop_lut6_I5_O)        0.043     3.305 r  core/reg_ID_EX/ALUO_MEM[19]_i_9/O
                         net (fo=2, routed)           0.462     3.767    core/reg_ID_EX/ALUO_MEM[19]_i_9_n_0
    SLICE_X61Y168        LUT6 (Prop_lut6_I3_O)        0.043     3.810 r  core/reg_ID_EX/ALUO_MEM[19]_i_6/O
                         net (fo=1, routed)           0.343     4.153    core/reg_ID_EX/ALUO_MEM[19]_i_6_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I4_O)        0.043     4.196 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.510     4.706    core/reg_EXE_MEM/ALUout_EXE[19]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.043     4.749 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.565     5.314    core/reg_EXE_MEM/A_EX_reg[30][18]
    SLICE_X56Y167        LUT4 (Prop_lut4_I0_O)        0.043     5.357 r  core/reg_EXE_MEM/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.357    core/cmp_ID/ALUO_MEM_reg[23][1]
    SLICE_X56Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.624 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.624    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X56Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.677 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.441     6.118    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X57Y170        LUT3 (Prop_lut3_I0_O)        0.043     6.161 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.445     6.606    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X49Y168        LUT6 (Prop_lut6_I5_O)        0.043     6.649 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.124     6.773    core/ctrl/cmp_res_ID
    SLICE_X49Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.816 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.696     7.512    core/U1_3/Branch_ctrl
    SLICE_X50Y181        LUT6 (Prop_lut6_I1_O)        0.043     7.555 r  core/U1_3/code_wb[28]_i_9/O
                         net (fo=1, routed)           0.317     7.872    core/U1_3/code_wb[28]_i_9_n_0
    SLICE_X53Y182        LUT6 (Prop_lut6_I5_O)        0.043     7.915 r  core/U1_3/code_wb[28]_i_3/O
                         net (fo=1, routed)           0.349     8.264    core/U1_3_n_60
    SLICE_X53Y183        LUT6 (Prop_lut6_I1_O)        0.043     8.307 r  core/code_wb[28]_i_1/O
                         net (fo=5, routed)           0.496     8.803    vga/D[28]
    SLICE_X51Y179        FDRE                                         r  vga/code_wb_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.069     3.359    vga/CLK_OUT1
    SLICE_X51Y179        FDRE                                         r  vga/code_wb_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.539    
                         clock uncertainty           -0.215     2.325    
    SLICE_X51Y179        FDRE (Setup_fdre_C_D)       -0.004     2.321    vga/code_wb_reg[28]
  -------------------------------------------------------------------
                         required time                          2.321    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 -6.482    

Slack (VIOLATED) :        -6.460ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.224ns (13.994%)  route 7.522ns (86.006%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.585     0.890    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X68Y169        LUT3 (Prop_lut3_I2_O)        0.043     0.933 r  core/mux_A_EXE/ALUO_MEM[10]_i_10/O
                         net (fo=11, routed)          0.676     1.608    core/reg_ID_EX/ALUA_EXE[10]
    SLICE_X67Y173        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  core/reg_ID_EX/ALUO_MEM[25]_i_15/O
                         net (fo=2, routed)           0.596     2.248    core/reg_ID_EX/ALUO_MEM[25]_i_15_n_0
    SLICE_X67Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.291 r  core/reg_ID_EX/ALUO_MEM[21]_i_11/O
                         net (fo=2, routed)           0.464     2.754    core/reg_ID_EX/ALUO_MEM[21]_i_11_n_0
    SLICE_X66Y162        LUT5 (Prop_lut5_I4_O)        0.043     2.797 r  core/reg_ID_EX/ALUO_MEM[19]_i_20/O
                         net (fo=2, routed)           0.464     3.262    core/reg_ID_EX/ALUO_MEM[19]_i_20_n_0
    SLICE_X66Y164        LUT6 (Prop_lut6_I5_O)        0.043     3.305 r  core/reg_ID_EX/ALUO_MEM[19]_i_9/O
                         net (fo=2, routed)           0.462     3.767    core/reg_ID_EX/ALUO_MEM[19]_i_9_n_0
    SLICE_X61Y168        LUT6 (Prop_lut6_I3_O)        0.043     3.810 r  core/reg_ID_EX/ALUO_MEM[19]_i_6/O
                         net (fo=1, routed)           0.343     4.153    core/reg_ID_EX/ALUO_MEM[19]_i_6_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I4_O)        0.043     4.196 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.510     4.706    core/reg_EXE_MEM/ALUout_EXE[19]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.043     4.749 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.565     5.314    core/reg_EXE_MEM/A_EX_reg[30][18]
    SLICE_X56Y167        LUT4 (Prop_lut4_I0_O)        0.043     5.357 r  core/reg_EXE_MEM/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.357    core/cmp_ID/ALUO_MEM_reg[23][1]
    SLICE_X56Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.624 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.624    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X56Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.677 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.441     6.118    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X57Y170        LUT3 (Prop_lut3_I0_O)        0.043     6.161 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.445     6.606    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X49Y168        LUT6 (Prop_lut6_I5_O)        0.043     6.649 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.124     6.773    core/ctrl/cmp_res_ID
    SLICE_X49Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.816 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.622     7.438    core/U1_3/Branch_ctrl
    SLICE_X60Y177        LUT6 (Prop_lut6_I1_O)        0.043     7.481 r  core/U1_3/code_wb[11]_i_9/O
                         net (fo=1, routed)           0.322     7.802    core/U1_3/code_wb[11]_i_9_n_0
    SLICE_X57Y172        LUT6 (Prop_lut6_I5_O)        0.043     7.845 r  core/U1_3/code_wb[11]_i_3/O
                         net (fo=1, routed)           0.414     8.259    core/U1_3_n_41
    SLICE_X53Y165        LUT6 (Prop_lut6_I1_O)        0.043     8.302 r  core/code_wb[11]_i_1/O
                         net (fo=5, routed)           0.489     8.792    vga/D[11]
    SLICE_X54Y164        FDRE                                         r  vga/code_id_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.073     3.363    vga/CLK_OUT1
    SLICE_X54Y164        FDRE                                         r  vga/code_id_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.543    
                         clock uncertainty           -0.215     2.329    
    SLICE_X54Y164        FDRE (Setup_fdre_C_D)        0.003     2.332    vga/code_id_reg[11]
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 -6.460    

Slack (VIOLATED) :        -6.449ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.652ns (18.943%)  route 7.069ns (81.057%))
  Logic Levels:           20  (CARRY4=3 LUT3=1 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.510     0.815    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X66Y167        LUT3 (Prop_lut3_I2_O)        0.043     0.858 r  core/mux_A_EXE/ALUO_MEM[4]_i_4/O
                         net (fo=10, routed)          0.626     1.484    core/reg_ID_EX/ALUA_EXE[4]
    SLICE_X64Y174        LUT6 (Prop_lut6_I5_O)        0.043     1.527 r  core/reg_ID_EX/ALUO_MEM[4]_i_22/O
                         net (fo=3, routed)           0.489     2.016    core/reg_ID_EX/ALUO_MEM[4]_i_22_n_0
    SLICE_X68Y168        LUT5 (Prop_lut5_I4_O)        0.043     2.059 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.419     2.478    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X71Y166        LUT5 (Prop_lut5_I4_O)        0.043     2.521 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.491     3.012    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X69Y163        LUT6 (Prop_lut6_I1_O)        0.043     3.055 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.438     3.493    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X67Y163        LUT5 (Prop_lut5_I4_O)        0.043     3.536 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.350     3.886    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X64Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.929 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.505     4.435    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X55Y164        LUT6 (Prop_lut6_I5_O)        0.043     4.478 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.283     4.761    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X56Y164        LUT6 (Prop_lut6_I4_O)        0.043     4.804 r  core/reg_EXE_MEM/B_EX[4]_i_1/O
                         net (fo=4, routed)           0.548     5.352    core/reg_EXE_MEM/B_EX_reg[30][4]
    SLICE_X57Y166        LUT6 (Prop_lut6_I4_O)        0.043     5.395 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000     5.395    core/cmp_ID/S[1]
    SLICE_X57Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.662 r  core/cmp_ID/Q_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.662    core/cmp_ID/Q_reg[31]_i_42_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.715 r  core/cmp_ID/Q_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.715    core/cmp_ID/Q_reg[31]_i_29_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.825 r  core/cmp_ID/Q_reg[31]_i_15/CO[2]
                         net (fo=5, routed)           0.409     6.234    core/reg_IF_ID/CO[0]
    SLICE_X56Y175        LUT6 (Prop_lut6_I1_O)        0.129     6.363 r  core/reg_IF_ID/code_wb[16]_i_21/O
                         net (fo=1, routed)           0.255     6.618    core/reg_IF_ID/code_wb[16]_i_21_n_0
    SLICE_X56Y175        LUT6 (Prop_lut6_I0_O)        0.043     6.661 r  core/reg_IF_ID/code_wb[16]_i_16/O
                         net (fo=1, routed)           0.327     6.989    core/ctrl/IR_ID_reg[14]
    SLICE_X57Y174        LUT6 (Prop_lut6_I1_O)        0.043     7.032 r  core/ctrl/i_/code_wb[16]_i_14/O
                         net (fo=6, routed)           0.463     7.495    core/U1_3/IR_ID_reg[13]
    SLICE_X55Y178        LUT6 (Prop_lut6_I2_O)        0.043     7.538 r  core/U1_3/data_buf_reg_0_3_0_5_i_116/O
                         net (fo=2, routed)           0.000     7.538    core/U1_3/data_buf_reg_0_3_0_5_i_116_n_0
    SLICE_X55Y178        MUXF7 (Prop_muxf7_I1_O)      0.108     7.646 r  core/U1_3/code_wb_reg[0]_i_13/O
                         net (fo=1, routed)           0.334     7.980    core/U1_3/code_wb_reg[0]_i_13_n_0
    SLICE_X55Y171        LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  core/U1_3/code_wb[0]_i_3/O
                         net (fo=1, routed)           0.303     8.408    core/U1_3_n_30
    SLICE_X55Y169        LUT6 (Prop_lut6_I1_O)        0.043     8.451 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.316     8.766    vga/D[0]
    SLICE_X54Y168        FDRE                                         r  vga/code_exe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.069     3.359    vga/CLK_OUT1
    SLICE_X54Y168        FDRE                                         r  vga/code_exe_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.539    
                         clock uncertainty           -0.215     2.325    
    SLICE_X54Y168        FDRE (Setup_fdre_C_D)       -0.007     2.318    vga/code_exe_reg[0]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 -6.449    

Slack (VIOLATED) :        -6.447ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 1.463ns (16.810%)  route 7.240ns (83.190%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.510     0.815    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X66Y167        LUT3 (Prop_lut3_I2_O)        0.043     0.858 r  core/mux_A_EXE/ALUO_MEM[4]_i_4/O
                         net (fo=10, routed)          0.626     1.484    core/reg_ID_EX/ALUA_EXE[4]
    SLICE_X64Y174        LUT6 (Prop_lut6_I5_O)        0.043     1.527 r  core/reg_ID_EX/ALUO_MEM[4]_i_22/O
                         net (fo=3, routed)           0.489     2.016    core/reg_ID_EX/ALUO_MEM[4]_i_22_n_0
    SLICE_X68Y168        LUT5 (Prop_lut5_I4_O)        0.043     2.059 r  core/reg_ID_EX/ALUO_MEM[1]_i_12/O
                         net (fo=2, routed)           0.419     2.478    core/reg_ID_EX/ALUO_MEM[1]_i_12_n_0
    SLICE_X71Y166        LUT5 (Prop_lut5_I4_O)        0.043     2.521 r  core/reg_ID_EX/ALUO_MEM[4]_i_20/O
                         net (fo=2, routed)           0.491     3.012    core/reg_ID_EX/ALUO_MEM[4]_i_20_n_0
    SLICE_X69Y163        LUT6 (Prop_lut6_I1_O)        0.043     3.055 r  core/reg_ID_EX/ALUO_MEM[4]_i_17/O
                         net (fo=1, routed)           0.438     3.493    core/reg_ID_EX/ALUO_MEM[4]_i_17_n_0
    SLICE_X67Y163        LUT5 (Prop_lut5_I4_O)        0.043     3.536 r  core/reg_ID_EX/ALUO_MEM[4]_i_12/O
                         net (fo=1, routed)           0.350     3.886    core/reg_ID_EX/ALUO_MEM[4]_i_12_n_0
    SLICE_X64Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.929 r  core/reg_ID_EX/ALUO_MEM[4]_i_3/O
                         net (fo=1, routed)           0.505     4.435    core/reg_ID_EX/ALUO_MEM[4]_i_3_n_0
    SLICE_X55Y164        LUT6 (Prop_lut6_I5_O)        0.043     4.478 r  core/reg_ID_EX/ALUO_MEM[4]_i_1/O
                         net (fo=3, routed)           0.283     4.761    core/reg_EXE_MEM/ALUout_EXE[4]
    SLICE_X56Y164        LUT6 (Prop_lut6_I4_O)        0.043     4.804 r  core/reg_EXE_MEM/B_EX[4]_i_1/O
                         net (fo=4, routed)           0.548     5.352    core/reg_EXE_MEM/B_EX_reg[30][4]
    SLICE_X57Y166        LUT6 (Prop_lut6_I4_O)        0.043     5.395 r  core/reg_EXE_MEM/Q[31]_i_58/O
                         net (fo=1, routed)           0.000     5.395    core/cmp_ID/S[1]
    SLICE_X57Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.662 r  core/cmp_ID/Q_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.662    core/cmp_ID/Q_reg[31]_i_42_n_0
    SLICE_X57Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.715 r  core/cmp_ID/Q_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.715    core/cmp_ID/Q_reg[31]_i_29_n_0
    SLICE_X57Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.825 r  core/cmp_ID/Q_reg[31]_i_15/CO[2]
                         net (fo=5, routed)           0.409     6.234    core/reg_IF_ID/CO[0]
    SLICE_X56Y175        LUT6 (Prop_lut6_I1_O)        0.129     6.363 r  core/reg_IF_ID/code_wb[16]_i_21/O
                         net (fo=1, routed)           0.255     6.618    core/reg_IF_ID/code_wb[16]_i_21_n_0
    SLICE_X56Y175        LUT6 (Prop_lut6_I0_O)        0.043     6.661 r  core/reg_IF_ID/code_wb[16]_i_16/O
                         net (fo=1, routed)           0.327     6.989    core/ctrl/IR_ID_reg[14]
    SLICE_X57Y174        LUT6 (Prop_lut6_I1_O)        0.043     7.032 r  core/ctrl/i_/code_wb[16]_i_14/O
                         net (fo=6, routed)           0.513     7.545    core/U1_3/IR_ID_reg[13]
    SLICE_X54Y170        LUT6 (Prop_lut6_I2_O)        0.043     7.588 r  core/U1_3/code_wb[16]_i_6/O
                         net (fo=2, routed)           0.342     7.930    core/U1_3/code_wb[16]_i_6_n_0
    SLICE_X54Y172        LUT6 (Prop_lut6_I0_O)        0.043     7.973 r  core/U1_3/code_wb[16]_i_2/O
                         net (fo=1, routed)           0.327     8.300    core/U1_3_n_69
    SLICE_X55Y174        LUT6 (Prop_lut6_I0_O)        0.043     8.343 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.406     8.749    vga/D[16]
    SLICE_X55Y173        FDRE                                         r  vga/code_wb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.064     3.354    vga/CLK_OUT1
    SLICE_X55Y173        FDRE                                         r  vga/code_wb_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.534    
                         clock uncertainty           -0.215     2.320    
    SLICE_X55Y173        FDRE (Setup_fdre_C_D)       -0.018     2.302    vga/code_wb_reg[16]
  -------------------------------------------------------------------
                         required time                          2.302    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 -6.447    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 1.224ns (14.047%)  route 7.489ns (85.953%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 3.356 - 5.000 ) 
    Source Clock Delay      (SCD):    0.045ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.456    -1.941    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.043    -1.898 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.652    -1.247    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.154 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.199     0.045    core/reg_ID_EX/debug_clk
    SLICE_X64Y174        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y174        FDRE (Prop_fdre_C_Q)         0.259     0.304 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=106, routed)         0.585     0.890    core/mux_A_EXE/ALUSrc_A_EX_reg_rep
    SLICE_X68Y169        LUT3 (Prop_lut3_I2_O)        0.043     0.933 r  core/mux_A_EXE/ALUO_MEM[10]_i_10/O
                         net (fo=11, routed)          0.676     1.608    core/reg_ID_EX/ALUA_EXE[10]
    SLICE_X67Y173        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  core/reg_ID_EX/ALUO_MEM[25]_i_15/O
                         net (fo=2, routed)           0.596     2.248    core/reg_ID_EX/ALUO_MEM[25]_i_15_n_0
    SLICE_X67Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.291 r  core/reg_ID_EX/ALUO_MEM[21]_i_11/O
                         net (fo=2, routed)           0.464     2.754    core/reg_ID_EX/ALUO_MEM[21]_i_11_n_0
    SLICE_X66Y162        LUT5 (Prop_lut5_I4_O)        0.043     2.797 r  core/reg_ID_EX/ALUO_MEM[19]_i_20/O
                         net (fo=2, routed)           0.464     3.262    core/reg_ID_EX/ALUO_MEM[19]_i_20_n_0
    SLICE_X66Y164        LUT6 (Prop_lut6_I5_O)        0.043     3.305 r  core/reg_ID_EX/ALUO_MEM[19]_i_9/O
                         net (fo=2, routed)           0.462     3.767    core/reg_ID_EX/ALUO_MEM[19]_i_9_n_0
    SLICE_X61Y168        LUT6 (Prop_lut6_I3_O)        0.043     3.810 r  core/reg_ID_EX/ALUO_MEM[19]_i_6/O
                         net (fo=1, routed)           0.343     4.153    core/reg_ID_EX/ALUO_MEM[19]_i_6_n_0
    SLICE_X61Y167        LUT6 (Prop_lut6_I4_O)        0.043     4.196 r  core/reg_ID_EX/ALUO_MEM[19]_i_1/O
                         net (fo=3, routed)           0.510     4.706    core/reg_EXE_MEM/ALUout_EXE[19]
    SLICE_X57Y169        LUT6 (Prop_lut6_I4_O)        0.043     4.749 r  core/reg_EXE_MEM/A_EX[19]_i_1/O
                         net (fo=6, routed)           0.565     5.314    core/reg_EXE_MEM/A_EX_reg[30][18]
    SLICE_X56Y167        LUT4 (Prop_lut4_I0_O)        0.043     5.357 r  core/reg_EXE_MEM/Q[31]_i_40/O
                         net (fo=1, routed)           0.000     5.357    core/cmp_ID/ALUO_MEM_reg[23][1]
    SLICE_X56Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.624 r  core/cmp_ID/Q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.624    core/cmp_ID/Q_reg[31]_i_20_n_0
    SLICE_X56Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.677 r  core/cmp_ID/Q_reg[31]_i_14/CO[3]
                         net (fo=10, routed)          0.441     6.118    core/reg_EXE_MEM/ALUO_MEM_reg[30]_0[0]
    SLICE_X57Y170        LUT3 (Prop_lut3_I0_O)        0.043     6.161 r  core/reg_EXE_MEM/Q[31]_i_19/O
                         net (fo=1, routed)           0.445     6.606    core/reg_EXE_MEM/cmp_ID/res_LT
    SLICE_X49Y168        LUT6 (Prop_lut6_I5_O)        0.043     6.649 f  core/reg_EXE_MEM/Q[31]_i_4/O
                         net (fo=33, routed)          0.124     6.773    core/ctrl/cmp_res_ID
    SLICE_X49Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.816 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.680     7.496    core/U1_3/Branch_ctrl
    SLICE_X48Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.539 r  core/U1_3/code_wb[20]_i_9/O
                         net (fo=1, routed)           0.371     7.909    core/U1_3/code_wb[20]_i_9_n_0
    SLICE_X49Y176        LUT6 (Prop_lut6_I5_O)        0.043     7.952 r  core/U1_3/code_wb[20]_i_3/O
                         net (fo=1, routed)           0.459     8.411    core/U1_3_n_52
    SLICE_X50Y175        LUT6 (Prop_lut6_I1_O)        0.043     8.454 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.305     8.759    vga/D[20]
    SLICE_X53Y177        FDRE                                         r  vga/code_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     0.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     2.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.290 f  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.066     3.356    vga/CLK_OUT1
    SLICE_X53Y177        FDRE                                         r  vga/code_wb_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.820     2.536    
                         clock uncertainty           -0.215     2.322    
    SLICE_X53Y177        FDRE (Setup_fdre_C_D)       -0.006     2.316    vga/code_wb_reg[20]
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                 -6.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 core/register/register_reg[29][15]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.823ns  (logic 0.282ns (34.245%)  route 0.541ns (65.756%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 49.366 - 50.000 ) 
    Source Clock Delay      (SCD):    0.418ns = ( 50.418 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414    50.414 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    47.923 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    48.854    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.880 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    49.532    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    49.560 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    49.865    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.891 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.527    50.418    core/register/debug_clk
    SLICE_X49Y184        FDCE                                         r  core/register/register_reg[29][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y184        FDCE (Prop_fdce_C_Q)         0.107    50.525 r  core/register/register_reg[29][15]/Q
                         net (fo=3, routed)           0.099    50.624    core/register/register_reg_n_0_[29][15]
    SLICE_X48Y184        LUT6 (Prop_lut6_I3_O)        0.028    50.652 r  core/register/data_buf_reg_0_3_12_17_i_93/O
                         net (fo=1, routed)           0.000    50.652    core/register/data_buf_reg_0_3_12_17_i_93_n_0
    SLICE_X48Y184        MUXF7 (Prop_muxf7_I1_O)      0.051    50.703 r  core/register/data_buf_reg_0_3_12_17_i_41/O
                         net (fo=2, routed)           0.144    50.847    core/register/data_buf_reg_0_3_12_17_i_41_n_0
    SLICE_X47Y184        LUT6 (Prop_lut6_I3_O)        0.068    50.915 r  core/register/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.076    50.991    vga/U12/Debug_regs[15]
    SLICE_X47Y184        LUT5 (Prop_lut5_I1_O)        0.028    51.019 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.222    51.241    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495    50.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    47.608 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    48.604    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.634 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    49.366    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.315    49.681    
                         clock uncertainty            0.215    49.895    
    SLICE_X40Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.010    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                          51.241    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 core/register/register_reg[9][9]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.851ns  (logic 0.281ns (33.020%)  route 0.570ns (66.981%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 49.364 - 50.000 ) 
    Source Clock Delay      (SCD):    0.414ns = ( 50.414 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414    50.414 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    47.923 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    48.854    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.880 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    49.532    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    49.560 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    49.865    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.891 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.523    50.414    core/register/debug_clk
    SLICE_X43Y175        FDCE                                         r  core/register/register_reg[9][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDCE (Prop_fdce_C_Q)         0.107    50.521 r  core/register/register_reg[9][9]/Q
                         net (fo=3, routed)           0.106    50.627    core/register/register_reg_n_0_[9][9]
    SLICE_X41Y175        LUT6 (Prop_lut6_I3_O)        0.028    50.655 r  core/register/data_buf_reg_0_3_6_11_i_92/O
                         net (fo=1, routed)           0.000    50.655    core/register/data_buf_reg_0_3_6_11_i_92_n_0
    SLICE_X41Y175        MUXF7 (Prop_muxf7_I0_O)      0.050    50.705 r  core/register/data_buf_reg_0_3_6_11_i_39/O
                         net (fo=2, routed)           0.131    50.836    core/register/data_buf_reg_0_3_6_11_i_39_n_0
    SLICE_X42Y175        LUT6 (Prop_lut6_I0_O)        0.068    50.904 r  core/register/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.123    51.026    vga/U12/Debug_regs[9]
    SLICE_X42Y175        LUT5 (Prop_lut5_I1_O)        0.028    51.054 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.211    51.265    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495    50.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    47.608 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    48.604    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.634 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.730    49.364    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.315    49.679    
                         clock uncertainty            0.215    49.893    
    SLICE_X42Y180        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.008    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.008    
                         arrival time                          51.265    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 core/register/register_reg[27][10]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.940ns  (logic 0.281ns (29.883%)  route 0.659ns (70.117%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 49.364 - 50.000 ) 
    Source Clock Delay      (SCD):    0.424ns = ( 50.424 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414    50.414 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    47.923 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    48.854    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.880 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    49.532    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    49.560 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    49.865    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.891 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.533    50.424    core/register/debug_clk
    SLICE_X36Y166        FDCE                                         r  core/register/register_reg[27][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y166        FDCE (Prop_fdce_C_Q)         0.107    50.531 r  core/register/register_reg[27][10]/Q
                         net (fo=3, routed)           0.095    50.626    core/register/register_reg_n_0_[27][10]
    SLICE_X37Y166        LUT6 (Prop_lut6_I0_O)        0.028    50.654 r  core/register/data_buf_reg_0_3_6_11_i_128/O
                         net (fo=1, routed)           0.000    50.654    core/register/data_buf_reg_0_3_6_11_i_128_n_0
    SLICE_X37Y166        MUXF7 (Prop_muxf7_I0_O)      0.050    50.704 r  core/register/data_buf_reg_0_3_6_11_i_65/O
                         net (fo=2, routed)           0.105    50.809    core/register/data_buf_reg_0_3_6_11_i_65_n_0
    SLICE_X38Y167        LUT6 (Prop_lut6_I3_O)        0.068    50.877 r  core/register/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.321    51.197    vga/U12/Debug_regs[10]
    SLICE_X42Y178        LUT5 (Prop_lut5_I1_O)        0.028    51.225 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.139    51.364    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495    50.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    47.608 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    48.604    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.634 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.730    49.364    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y180        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.315    49.679    
                         clock uncertainty            0.215    49.893    
    SLICE_X42Y180        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    50.022    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                        -50.022    
                         arrival time                          51.364    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.184ns (19.356%)  route 0.767ns (80.644%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.406ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.515     0.406    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y176        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y176        FDCE (Prop_fdce_C_Q)         0.100     0.506 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.198     0.704    core/U1_3/PC_MEM[17]
    SLICE_X48Y176        LUT6 (Prop_lut6_I0_O)        0.028     0.732 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.289     1.021    core/U1_3/data_buf_reg_0_3_18_23_i_19_n_0
    SLICE_X45Y178        LUT6 (Prop_lut6_I0_O)        0.028     1.049 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.132     1.181    vga/U12/Test_signal[19]
    SLICE_X45Y180        LUT5 (Prop_lut5_I0_O)        0.028     1.209 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.148     1.357    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X42Y181        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.731    -0.635    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X42Y181        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.315    -0.320    
                         clock uncertainty            0.215    -0.106    
    SLICE_X42Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.002    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 core/register/register_reg[14][26]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.990ns  (logic 0.274ns (27.667%)  route 0.716ns (72.334%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 49.366 - 50.000 ) 
    Source Clock Delay      (SCD):    0.416ns = ( 50.416 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414    50.414 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    47.923 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    48.854    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.880 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    49.532    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    49.560 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    49.865    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.891 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.525    50.416    core/register/debug_clk
    SLICE_X39Y176        FDCE                                         r  core/register/register_reg[14][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y176        FDCE (Prop_fdce_C_Q)         0.107    50.523 r  core/register/register_reg[14][26]/Q
                         net (fo=3, routed)           0.195    50.718    core/register/register_reg_n_0_[14][26]
    SLICE_X42Y179        LUT6 (Prop_lut6_I1_O)        0.028    50.746 r  core/register/data_buf_reg_0_3_24_29_i_104/O
                         net (fo=1, routed)           0.000    50.746    core/register/data_buf_reg_0_3_24_29_i_104_n_0
    SLICE_X42Y179        MUXF7 (Prop_muxf7_I1_O)      0.043    50.789 r  core/register/data_buf_reg_0_3_24_29_i_47/O
                         net (fo=2, routed)           0.218    51.007    core/register/data_buf_reg_0_3_24_29_i_47_n_0
    SLICE_X45Y181        LUT6 (Prop_lut6_I0_O)        0.068    51.075 r  core/register/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=1, routed)           0.154    51.229    vga/U12/Debug_regs[26]
    SLICE_X45Y182        LUT5 (Prop_lut5_I1_O)        0.028    51.257 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.149    51.406    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495    50.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    47.608 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    48.604    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.634 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    49.366    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.315    49.681    
                         clock uncertainty            0.215    49.895    
    SLICE_X42Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    50.027    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                        -50.027    
                         arrival time                          51.406    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.184ns (18.438%)  route 0.814ns (81.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.522     0.413    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y174        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDCE (Prop_fdce_C_Q)         0.100     0.513 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.289     0.802    core/U1_3/PC_MEM[20]
    SLICE_X47Y176        LUT6 (Prop_lut6_I0_O)        0.028     0.830 r  core/U1_3/data_buf_reg_0_3_18_23_i_55/O
                         net (fo=2, routed)           0.230     1.060    core/U1_3/data_buf_reg_0_3_18_23_i_55_n_0
    SLICE_X44Y177        LUT6 (Prop_lut6_I0_O)        0.028     1.088 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=1, routed)           0.185     1.273    vga/U12/Test_signal[22]
    SLICE_X44Y181        LUT5 (Prop_lut5_I0_O)        0.028     1.301 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.110     1.411    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X42Y181        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.731    -0.635    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X42Y181        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.315    -0.320    
                         clock uncertainty            0.215    -0.106    
    SLICE_X42Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.023    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.211ns (21.099%)  route 0.789ns (78.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.514     0.405    core/reg_IF_ID/debug_clk
    SLICE_X55Y175        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y175        FDCE (Prop_fdce_C_Q)         0.091     0.496 r  core/reg_IF_ID/PCurrent_ID_reg[27]/Q
                         net (fo=4, routed)           0.238     0.734    core/U1_3/PCurrent_ID_reg[31][25]
    SLICE_X50Y176        LUT6 (Prop_lut6_I0_O)        0.064     0.798 r  core/U1_3/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=2, routed)           0.255     1.053    core/U1_3/data_buf_reg_0_3_24_29_i_36_n_0
    SLICE_X44Y179        LUT6 (Prop_lut6_I1_O)        0.028     1.081 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=1, routed)           0.107     1.189    vga/U12/Test_signal[27]
    SLICE_X43Y179        LUT5 (Prop_lut5_I0_O)        0.028     1.217 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.188     1.405    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    -0.634    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.315    -0.319    
                         clock uncertainty            0.215    -0.105    
    SLICE_X42Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.010    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.184ns (18.150%)  route 0.830ns (81.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.517     0.408    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y176        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDCE (Prop_fdce_C_Q)         0.100     0.508 r  core/reg_EXE_MEM/IR_MEM_reg[4]/Q
                         net (fo=3, routed)           0.145     0.652    core/U1_3/inst_MEM[3]
    SLICE_X51Y176        LUT6 (Prop_lut6_I2_O)        0.028     0.680 r  core/U1_3/data_buf_reg_0_3_0_5_i_79/O
                         net (fo=1, routed)           0.402     1.082    core/U1_3/data_buf_reg_0_3_0_5_i_79_n_0
    SLICE_X40Y175        LUT6 (Prop_lut6_I0_O)        0.028     1.110 r  core/U1_3/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=1, routed)           0.189     1.299    vga/U12/Test_signal[4]
    SLICE_X41Y180        LUT5 (Prop_lut5_I0_O)        0.028     1.327 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.095     1.422    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X40Y180        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.731    -0.635    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X40Y180        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.315    -0.320    
                         clock uncertainty            0.215    -0.106    
    SLICE_X40Y180        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.023    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.184ns (18.293%)  route 0.822ns (81.707%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.521     0.412    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y182        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDCE (Prop_fdce_C_Q)         0.100     0.512 r  core/reg_EXE_MEM/IR_MEM_reg[13]/Q
                         net (fo=2, routed)           0.178     0.690    core/U1_3/inst_MEM[10]
    SLICE_X59Y181        LUT6 (Prop_lut6_I2_O)        0.028     0.718 r  core/U1_3/data_buf_reg_0_3_12_17_i_19/O
                         net (fo=2, routed)           0.128     0.846    core/U1_3/data_buf_reg_0_3_12_17_i_19_n_0
    SLICE_X58Y182        LUT6 (Prop_lut6_I0_O)        0.028     0.874 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.362     1.236    vga/U12/Test_signal[13]
    SLICE_X41Y182        LUT5 (Prop_lut5_I0_O)        0.028     1.264 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.154     1.418    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    -0.634    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X40Y181        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.315    -0.319    
                         clock uncertainty            0.215    -0.105    
    SLICE_X40Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.003    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.184ns (18.161%)  route 0.829ns (81.839%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.653    -0.468    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.028    -0.440 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.305    -0.135    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.109 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.521     0.412    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y182        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDCE (Prop_fdce_C_Q)         0.100     0.512 r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/Q
                         net (fo=2, routed)           0.221     0.733    core/U1_3/PC_MEM[23]
    SLICE_X55Y186        LUT6 (Prop_lut6_I0_O)        0.028     0.761 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=2, routed)           0.156     0.917    core/U1_3/data_buf_reg_0_3_24_29_i_19_n_0
    SLICE_X55Y184        LUT6 (Prop_lut6_I0_O)        0.028     0.945 r  core/U1_3/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.168     1.113    vga/U12/Test_signal[25]
    SLICE_X55Y182        LUT5 (Prop_lut5_I0_O)        0.028     1.141 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.284     1.425    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.732    -0.634    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X42Y182        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.315    -0.319    
                         clock uncertainty            0.215    -0.105    
    SLICE_X42Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.003    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.422    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.521ns  (logic 1.847ns (40.849%)  route 2.674ns (59.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.881    31.533    vga/U12/DO[0]
    SLICE_X20Y144        LUT4 (Prop_lut4_I0_O)        0.047    31.580 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.793    32.373    vga/U12/B[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.113    37.302    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                         -32.373    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.512ns  (logic 1.846ns (40.917%)  route 2.666ns (59.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.890    31.542    vga/U12/DO[0]
    SLICE_X20Y144        LUT4 (Prop_lut4_I1_O)        0.046    31.588 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.775    32.363    vga/U12/G[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.108    37.307    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.307    
                         arrival time                         -32.363    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.543ns  (logic 1.843ns (40.567%)  route 2.700ns (59.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.890    31.542    vga/U12/DO[0]
    SLICE_X20Y144        LUT2 (Prop_lut2_I1_O)        0.043    31.585 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.810    32.395    vga/U12/R[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)        0.000    37.415    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.415    
                         arrival time                         -32.395    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.411ns  (logic 1.847ns (41.871%)  route 2.564ns (58.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.881    31.533    vga/U12/DO[0]
    SLICE_X20Y144        LUT4 (Prop_lut4_I0_O)        0.047    31.580 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.683    32.263    vga/U12/B[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.122    37.293    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                         -32.263    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.401ns  (logic 1.846ns (41.943%)  route 2.555ns (58.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.890    31.542    vga/U12/DO[0]
    SLICE_X20Y144        LUT4 (Prop_lut4_I1_O)        0.046    31.588 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.665    32.253    vga/U12/G[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X11Y134        FDRE (Setup_fdre_C_D)       -0.108    37.307    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.307    
                         arrival time                         -32.253    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.431ns  (logic 1.843ns (41.593%)  route 2.588ns (58.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.881    31.533    vga/U12/DO[0]
    SLICE_X20Y144        LUT4 (Prop_lut4_I0_O)        0.043    31.576 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.707    32.283    vga/U12/B[3]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)       -0.010    37.405    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                         -32.283    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.433ns  (logic 1.843ns (41.577%)  route 2.590ns (58.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.890    31.542    vga/U12/DO[0]
    SLICE_X20Y144        LUT2 (Prop_lut2_I1_O)        0.043    31.585 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.699    32.285    vga/U12/R[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)        0.000    37.415    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.415    
                         arrival time                         -32.285    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.343ns  (logic 1.843ns (42.438%)  route 2.500ns (57.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.688    31.340    vga/U12/DO[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I3_O)        0.043    31.383 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.811    32.195    vga/U12/G[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)       -0.002    37.413    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.413    
                         arrival time                         -32.195    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.169ns  (logic 1.851ns (44.395%)  route 2.318ns (55.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.688    31.340    vga/U12/DO[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I3_O)        0.051    31.391 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.630    32.021    vga/U12/B[2]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)       -0.097    37.318    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.318    
                         arrival time                         -32.021    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.232ns  (logic 1.843ns (43.545%)  route 2.389ns (56.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.148ns = ( 27.852 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         1.249    27.852    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.652 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.688    31.340    vga/U12/DO[0]
    SLICE_X20Y144        LUT5 (Prop_lut5_I3_O)        0.043    31.383 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.701    32.084    vga/U12/G[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.146    38.436    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.820    37.616    
                         clock uncertainty           -0.201    37.415    
    SLICE_X10Y134        FDRE (Setup_fdre_C_D)       -0.010    37.405    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                         -32.084    
  -------------------------------------------------------------------
                         slack                                  5.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.147ns (21.278%)  route 0.544ns (78.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.192    -0.230    vga/U12/flag
    SLICE_X20Y144        LUT4 (Prop_lut4_I0_O)        0.029    -0.201 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.352     0.151    vga/U12/G[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)         0.001    -0.074    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.147ns (19.779%)  route 0.596ns (80.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.192    -0.230    vga/U12/flag
    SLICE_X20Y144        LUT4 (Prop_lut4_I0_O)        0.029    -0.201 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.404     0.203    vga/U12/G[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)         0.003    -0.072    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.146ns (18.055%)  route 0.663ns (81.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.303    -0.119    vga/U12/flag
    SLICE_X20Y144        LUT4 (Prop_lut4_I2_O)        0.028    -0.091 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.360     0.268    vga/U12/B[3]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X12Y134        FDRE (Hold_fdre_C_D)         0.032    -0.043    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.147ns (18.992%)  route 0.627ns (81.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.300    -0.122    vga/U12/flag
    SLICE_X20Y144        LUT5 (Prop_lut5_I1_O)        0.029    -0.093 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.327     0.234    vga/U12/B[2]_i_1_n_0
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X12Y134        FDRE (Hold_fdre_C_D)        -0.006    -0.081    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.146ns (17.738%)  route 0.677ns (82.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.300    -0.122    vga/U12/flag
    SLICE_X20Y144        LUT5 (Prop_lut5_I0_O)        0.028    -0.094 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.377     0.283    vga/U12/G[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.032    -0.043    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.144ns (17.804%)  route 0.665ns (82.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.303    -0.119    vga/U12/flag
    SLICE_X20Y144        LUT4 (Prop_lut4_I1_O)        0.026    -0.093 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.362     0.269    vga/U12/B[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)        -0.002    -0.077    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.146ns (16.677%)  route 0.729ns (83.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.300    -0.122    vga/U12/flag
    SLICE_X20Y144        LUT5 (Prop_lut5_I0_O)        0.028    -0.094 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.429     0.335    vga/U12/G[3]_i_1_n_0
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X10Y134        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.037    -0.038    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.144ns (16.722%)  route 0.717ns (83.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.580    -0.540    vga/CLK_OUT1
    SLICE_X20Y144        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.303    -0.119    vga/U12/flag
    SLICE_X20Y144        LUT4 (Prop_lut4_I1_O)        0.026    -0.093 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.414     0.321    vga/U12/B[1]_i_1_n_0
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X11Y134        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X11Y134        FDRE (Hold_fdre_C_D)         0.000    -0.075    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.585ns (33.218%)  route 1.176ns (66.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.562    -0.559    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.026 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.176     1.202    vga/U12/DO[0]
    SLICE_X12Y134        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X12Y134        FDRE (Hold_fdre_C_D)         0.040    -0.035    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.585ns (32.259%)  route 1.228ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=307, routed)         0.562    -0.559    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y78         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.026 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.228     1.255    vga/U12/DO[0]
    SLICE_X12Y134        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.775    -0.591    vga/U12/CLK_OUT3
    SLICE_X12Y134        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.315    -0.276    
                         clock uncertainty            0.201    -0.075    
    SLICE_X12Y134        FDRE (Hold_fdre_C_D)         0.040    -0.035    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  1.290    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.335ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.238    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.238    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.335    

Slack (MET) :             15.335ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.238    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.238    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.335    

Slack (MET) :             15.335ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.238    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.238    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.335    

Slack (MET) :             15.335ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6/CLK
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.238    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_6
  -------------------------------------------------------------------
                         required time                        117.238    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.335    

Slack (MET) :             15.433ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         FDRE (Setup_fdre_C_CE)      -0.178   117.336    DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                        117.336    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.433    

Slack (MET) :             15.433ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         FDRE (Setup_fdre_C_CE)      -0.178   117.336    DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                        117.336    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.433    

Slack (MET) :             15.433ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[44]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[44]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[44]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         FDRE (Setup_fdre_C_CE)      -0.178   117.336    DISPLAY/P2S_SEG/buff_reg[44]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                        117.336    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.433    

Slack (MET) :             15.433ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[52]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.069ns  (logic 0.302ns (7.421%)  route 3.767ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 118.548 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.205   101.903    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[52]_DISPLAY_P2S_SEG_buff_reg_r_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.258   118.548    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X50Y82         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[52]_DISPLAY_P2S_SEG_buff_reg_r_7/C
                         clock pessimism             -0.820   117.728    
                         clock uncertainty           -0.215   117.514    
    SLICE_X50Y82         FDRE (Setup_fdre_C_CE)      -0.178   117.336    DISPLAY/P2S_SEG/buff_reg[52]_DISPLAY_P2S_SEG_buff_reg_r_7
  -------------------------------------------------------------------
                         required time                        117.336    
                         arrival time                        -101.903    
  -------------------------------------------------------------------
                         slack                                 15.433    

Slack (MET) :             15.468ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.013ns  (logic 0.302ns (7.525%)  route 3.711ns (92.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 118.550 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.149   101.847    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X51Y84         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.260   118.550    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X51Y84         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.820   117.730    
                         clock uncertainty           -0.215   117.516    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.201   117.315    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.315    
                         arrival time                        -101.847    
  -------------------------------------------------------------------
                         slack                                 15.468    

Slack (MET) :             15.468ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.013ns  (logic 0.302ns (7.525%)  route 3.711ns (92.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 118.550 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.167ns = ( 97.833 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    97.833    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    98.092 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.562   100.654    DISPLAY/P2S_SEG/rst_all
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.043   100.697 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.149   101.847    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X51Y84         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         1.260   118.550    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X51Y84         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.820   117.730    
                         clock uncertainty           -0.215   117.516    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.201   117.315    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        117.315    
                         arrival time                        -101.847    
  -------------------------------------------------------------------
                         slack                                 15.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.146ns (16.665%)  route 0.730ns (83.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        0.730     0.277    DISPLAY/P2S_LED/rst_all
    SLICE_X73Y71         LUT4 (Prop_lut4_I2_O)        0.028     0.305 r  DISPLAY/P2S_LED/s_clk_i_1/O
                         net (fo=1, routed)           0.000     0.305    DISPLAY/P2S_LED/s_clk_i_1_n_0
    SLICE_X73Y71         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.807    -0.559    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X73Y71         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.315    -0.244    
                         clock uncertainty            0.215    -0.030    
    SLICE_X73Y71         FDRE (Hold_fdre_C_D)         0.060     0.030    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.118ns (14.659%)  route 0.687ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.687     0.234    DISPLAY/P2S_LED/rst_all
    SLICE_X73Y72         FDRE                                         r  DISPLAY/P2S_LED/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.806    -0.560    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X73Y72         FDRE                                         r  DISPLAY/P2S_LED/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.315    -0.245    
                         clock uncertainty            0.215    -0.031    
    SLICE_X73Y72         FDRE (Hold_fdre_C_R)        -0.014    -0.045    DISPLAY/P2S_LED/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.118ns (14.659%)  route 0.687ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.687     0.234    DISPLAY/P2S_LED/rst_all
    SLICE_X73Y72         FDRE                                         r  DISPLAY/P2S_LED/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.806    -0.560    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X73Y72         FDRE                                         r  DISPLAY/P2S_LED/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.315    -0.245    
                         clock uncertainty            0.215    -0.031    
    SLICE_X73Y72         FDRE (Hold_fdre_C_R)        -0.014    -0.045    DISPLAY/P2S_LED/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.118ns (13.591%)  route 0.750ns (86.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.750     0.297    DISPLAY/P2S_LED/rst_all
    SLICE_X74Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.807    -0.559    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X74Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.315    -0.244    
                         clock uncertainty            0.215    -0.030    
    SLICE_X74Y72         FDRE (Hold_fdre_C_R)         0.006    -0.024    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.118ns (13.591%)  route 0.750ns (86.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.750     0.297    DISPLAY/P2S_LED/rst_all
    SLICE_X74Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.807    -0.559    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X74Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.315    -0.244    
                         clock uncertainty            0.215    -0.030    
    SLICE_X74Y72         FDRE (Hold_fdre_C_R)         0.006    -0.024    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.118ns (13.591%)  route 0.750ns (86.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.750     0.297    DISPLAY/P2S_LED/rst_all
    SLICE_X74Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.807    -0.559    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X74Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.315    -0.244    
                         clock uncertainty            0.215    -0.030    
    SLICE_X74Y72         FDRE (Hold_fdre_C_R)         0.006    -0.024    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.118ns (13.591%)  route 0.750ns (86.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.750     0.297    DISPLAY/P2S_LED/rst_all
    SLICE_X75Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.807    -0.559    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X75Y72         FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.315    -0.244    
                         clock uncertainty            0.215    -0.030    
    SLICE_X75Y72         FDRE (Hold_fdre_C_R)        -0.014    -0.044    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.118ns (12.432%)  route 0.831ns (87.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.831     0.378    DISPLAY/rst_all
    SLICE_X59Y74         FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.796    -0.570    DISPLAY/CLK_OUT3
    SLICE_X59Y74         FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.315    -0.255    
                         clock uncertainty            0.215    -0.041    
    SLICE_X59Y74         FDRE (Hold_fdre_C_R)        -0.014    -0.055    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.118ns (12.432%)  route 0.831ns (87.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.831     0.378    DISPLAY/rst_all
    SLICE_X59Y74         FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.796    -0.570    DISPLAY/CLK_OUT3
    SLICE_X59Y74         FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.315    -0.255    
                         clock uncertainty            0.215    -0.041    
    SLICE_X59Y74         FDRE (Hold_fdre_C_R)        -0.014    -0.055    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.118ns (12.432%)  route 0.831ns (87.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  rst_all_reg/Q
                         net (fo=1315, routed)        0.831     0.378    DISPLAY/rst_all
    SLICE_X59Y74         FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=165, routed)         0.796    -0.570    DISPLAY/CLK_OUT3
    SLICE_X59Y74         FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.315    -0.255    
                         clock uncertainty            0.215    -0.041    
    SLICE_X59Y74         FDRE (Hold_fdre_C_R)        -0.014    -0.055    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.224ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 0.259ns (2.791%)  route 9.020ns (97.209%))
  Logic Levels:           0  
  Clock Path Skew:        1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.326ns = ( 50.326 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        9.020     7.113    core/register/rst_all
    SLICE_X48Y179        FDCE                                         f  core/register/register_reg[21][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.071    50.326    core/register/debug_clk
    SLICE_X48Y179        FDCE                                         r  core/register/register_reg[21][2]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.639    
                         clock uncertainty           -0.095    49.545    
    SLICE_X48Y179        FDCE (Recov_fdce_C_CLR)     -0.208    49.337    core/register/register_reg[21][2]
  -------------------------------------------------------------------
                         required time                         49.337    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 42.224    

Slack (MET) :             42.226ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 0.259ns (2.792%)  route 9.018ns (97.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.326ns = ( 50.326 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        9.018     7.111    core/register/rst_all
    SLICE_X49Y179        FDCE                                         f  core/register/register_reg[15][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.071    50.326    core/register/debug_clk
    SLICE_X49Y179        FDCE                                         r  core/register/register_reg[15][18]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.639    
                         clock uncertainty           -0.095    49.545    
    SLICE_X49Y179        FDCE (Recov_fdce_C_CLR)     -0.208    49.337    core/register/register_reg[15][18]
  -------------------------------------------------------------------
                         required time                         49.337    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                 42.226    

Slack (MET) :             42.296ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 0.259ns (2.811%)  route 8.956ns (97.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 50.334 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.956     7.048    core/register/rst_all
    SLICE_X41Y181        FDCE                                         f  core/register/register_reg[1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.079    50.334    core/register/debug_clk
    SLICE_X41Y181        FDCE                                         r  core/register/register_reg[1][25]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.647    
                         clock uncertainty           -0.095    49.553    
    SLICE_X41Y181        FDCE (Recov_fdce_C_CLR)     -0.208    49.345    core/register/register_reg[1][25]
  -------------------------------------------------------------------
                         required time                         49.345    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 42.296    

Slack (MET) :             42.430ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.259ns (2.854%)  route 8.816ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 50.327 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.816     6.908    core/register/rst_all
    SLICE_X45Y177        FDCE                                         f  core/register/register_reg[7][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.072    50.327    core/register/debug_clk
    SLICE_X45Y177        FDCE                                         r  core/register/register_reg[7][24]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.640    
                         clock uncertainty           -0.095    49.546    
    SLICE_X45Y177        FDCE (Recov_fdce_C_CLR)     -0.208    49.338    core/register/register_reg[7][24]
  -------------------------------------------------------------------
                         required time                         49.338    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 42.430    

Slack (MET) :             42.430ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.259ns (2.854%)  route 8.816ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 50.327 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.816     6.908    core/register/rst_all
    SLICE_X45Y177        FDCE                                         f  core/register/register_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.072    50.327    core/register/debug_clk
    SLICE_X45Y177        FDCE                                         r  core/register/register_reg[7][2]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.640    
                         clock uncertainty           -0.095    49.546    
    SLICE_X45Y177        FDCE (Recov_fdce_C_CLR)     -0.208    49.338    core/register/register_reg[7][2]
  -------------------------------------------------------------------
                         required time                         49.338    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 42.430    

Slack (MET) :             42.430ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.259ns (2.854%)  route 8.816ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 50.327 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.816     6.908    core/register/rst_all
    SLICE_X45Y177        FDCE                                         f  core/register/register_reg[7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.072    50.327    core/register/debug_clk
    SLICE_X45Y177        FDCE                                         r  core/register/register_reg[7][31]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.640    
                         clock uncertainty           -0.095    49.546    
    SLICE_X45Y177        FDCE (Recov_fdce_C_CLR)     -0.208    49.338    core/register/register_reg[7][31]
  -------------------------------------------------------------------
                         required time                         49.338    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 42.430    

Slack (MET) :             42.430ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.259ns (2.854%)  route 8.816ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 50.327 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.816     6.908    core/register/rst_all
    SLICE_X45Y177        FDCE                                         f  core/register/register_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.072    50.327    core/register/debug_clk
    SLICE_X45Y177        FDCE                                         r  core/register/register_reg[7][6]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.640    
                         clock uncertainty           -0.095    49.546    
    SLICE_X45Y177        FDCE (Recov_fdce_C_CLR)     -0.208    49.338    core/register/register_reg[7][6]
  -------------------------------------------------------------------
                         required time                         49.338    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 42.430    

Slack (MET) :             42.436ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.259ns (2.853%)  route 8.818ns (97.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.335ns = ( 50.335 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.818     6.910    core/register/rst_all
    SLICE_X45Y185        FDCE                                         f  core/register/register_reg[20][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.080    50.335    core/register/debug_clk
    SLICE_X45Y185        FDCE                                         r  core/register/register_reg[20][24]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.648    
                         clock uncertainty           -0.095    49.554    
    SLICE_X45Y185        FDCE (Recov_fdce_C_CLR)     -0.208    49.346    core/register/register_reg[20][24]
  -------------------------------------------------------------------
                         required time                         49.346    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                 42.436    

Slack (MET) :             42.452ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 0.259ns (2.860%)  route 8.796ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.329ns = ( 50.329 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.796     6.888    core/register/rst_all
    SLICE_X51Y185        FDCE                                         f  core/register/register_reg[30][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.074    50.329    core/register/debug_clk
    SLICE_X51Y185        FDCE                                         r  core/register/register_reg[30][13]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.642    
                         clock uncertainty           -0.095    49.548    
    SLICE_X51Y185        FDCE (Recov_fdce_C_CLR)     -0.208    49.340    core/register/register_reg[30][13]
  -------------------------------------------------------------------
                         required time                         49.340    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 42.452    

Slack (MET) :             42.452ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 0.259ns (2.860%)  route 8.796ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.329ns = ( 50.329 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.230    -2.167    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.259    -1.908 f  rst_all_reg/Q
                         net (fo=1315, routed)        8.796     6.888    core/register/rst_all
    SLICE_X51Y185        FDCE                                         f  core/register/register_reg[30][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.288    48.577    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.036    48.613 f  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.559    49.172    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.255 f  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        1.074    50.329    core/register/debug_clk
    SLICE_X51Y185        FDCE                                         r  core/register/register_reg[30][15]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.642    
                         clock uncertainty           -0.095    49.548    
    SLICE_X51Y185        FDCE (Recov_fdce_C_CLR)     -0.208    49.340    core/register/register_reg[30][15]
  -------------------------------------------------------------------
                         required time                         49.340    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 42.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.118ns (4.327%)  route 2.609ns (95.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.609     2.156    core/reg_EXE_MEM/rst_all
    SLICE_X51Y165        FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.727     0.661    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y165        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[11]/C
                         clock pessimism              0.246     0.907    
    SLICE_X51Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.838    core/reg_EXE_MEM/IR_MEM_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rd_MEM_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.118ns (4.327%)  route 2.609ns (95.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.609     2.156    core/reg_EXE_MEM/rst_all
    SLICE_X51Y165        FDCE                                         f  core/reg_EXE_MEM/rd_MEM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.727     0.661    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y165        FDCE                                         r  core/reg_EXE_MEM/rd_MEM_reg[2]/C
                         clock pessimism              0.246     0.907    
    SLICE_X51Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.838    core/reg_EXE_MEM/rd_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.118ns (4.313%)  route 2.618ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.618     2.165    core/REG_PC/rst_all
    SLICE_X49Y155        FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.735     0.669    core/REG_PC/debug_clk
    SLICE_X49Y155        FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism              0.246     0.915    
    SLICE_X49Y155        FDCE (Remov_fdce_C_CLR)     -0.069     0.846    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.118ns (4.243%)  route 2.663ns (95.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.663     2.210    core/reg_EXE_MEM/rst_all
    SLICE_X50Y161        FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.731     0.665    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y161        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                         clock pessimism              0.246     0.911    
    SLICE_X50Y161        FDCE (Remov_fdce_C_CLR)     -0.050     0.861    core/reg_EXE_MEM/PCurrent_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.118ns (4.243%)  route 2.663ns (95.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.663     2.210    core/reg_MEM_WB/rst_all
    SLICE_X50Y161        FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.731     0.665    core/reg_MEM_WB/debug_clk
    SLICE_X50Y161        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[9]/C
                         clock pessimism              0.246     0.911    
    SLICE_X50Y161        FDCE (Remov_fdce_C_CLR)     -0.050     0.861    core/reg_MEM_WB/IR_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.118ns (4.135%)  route 2.735ns (95.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.735     2.282    core/reg_IF_ID/rst_all
    SLICE_X54Y170        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.720     0.654    core/reg_IF_ID/debug_clk
    SLICE_X54Y170        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[10]/C
                         clock pessimism              0.246     0.900    
    SLICE_X54Y170        FDCE (Remov_fdce_C_CLR)     -0.050     0.850    core/reg_IF_ID/IR_ID_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.118ns (4.135%)  route 2.735ns (95.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.735     2.282    core/reg_IF_ID/rst_all
    SLICE_X54Y170        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.720     0.654    core/reg_IF_ID/debug_clk
    SLICE_X54Y170        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[7]/C
                         clock pessimism              0.246     0.900    
    SLICE_X54Y170        FDCE (Remov_fdce_C_CLR)     -0.050     0.850    core/reg_IF_ID/IR_ID_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.118ns (4.135%)  route 2.735ns (95.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.735     2.282    core/reg_IF_ID/rst_all
    SLICE_X54Y170        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.720     0.654    core/reg_IF_ID/debug_clk
    SLICE_X54Y170        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
                         clock pessimism              0.246     0.900    
    SLICE_X54Y170        FDCE (Remov_fdce_C_CLR)     -0.050     0.850    core/reg_IF_ID/PCurrent_ID_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.118ns (4.135%)  route 2.735ns (95.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.735     2.282    core/reg_IF_ID/rst_all
    SLICE_X54Y170        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.720     0.654    core/reg_IF_ID/debug_clk
    SLICE_X54Y170        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism              0.246     0.900    
    SLICE_X54Y170        FDCE (Remov_fdce_C_CLR)     -0.050     0.850    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.118ns (4.135%)  route 2.735ns (95.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.549    -0.571    clk_cpu
    SLICE_X72Y100        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.118    -0.453 f  rst_all_reg/Q
                         net (fo=1315, routed)        2.735     2.282    core/REG_PC/rst_all
    SLICE_X55Y170        FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.876    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[127][7]_i_10/O
                         net (fo=1, routed)           0.360    -0.096    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.066 r  data_reg[127][7]_i_3/O
                         net (fo=2557, routed)        0.720     0.654    core/REG_PC/debug_clk
    SLICE_X55Y170        FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism              0.246     0.900    
    SLICE_X55Y170        FDCE (Remov_fdce_C_CLR)     -0.069     0.831    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.451    





