Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:16:45 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          1.72
  Critical Path Slack:          -1.72
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -56.37
  No. of Violating Paths:       35.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1245
  Buf/Inv Cell Count:             277
  Buf Cell Count:                  57
  Inv Cell Count:                 220
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1245
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1235.304001
  Noncombinational Area:     0.000000
  Buf/Inv Area:            166.516000
  Total Buffer Area:            49.21
  Total Inverter Area:         117.31
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1235.304001
  Design Area:            1235.304001


  Design Rules
  -----------------------------------
  Total Number of Nets:          1324
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node6

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.26
  Logic Optimization:                 37.29
  Mapping Optimization:               34.45
  -----------------------------------------
  Overall Compile Time:               75.16
  Overall Compile Wall Clock Time:    75.55

  --------------------------------------------------------------------

  Design  WNS: 1.72  TNS: 56.37  Number of Violating Paths: 35


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
