{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723688330790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723688330790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 10:18:49 2024 " "Processing started: Thu Aug 15 10:18:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723688330790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688330790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688330790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723688331359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723688331359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/edge_detection/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/edge_detection/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723688340597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/edge_detection/rtl/edge_detection_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/edge_detection/rtl/edge_detection_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection_top " "Found entity 1: edge_detection_top" {  } { { "../rtl/edge_detection_top.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723688340600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/edge_detection/rtl/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/edge_detection/rtl/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723688340603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "edge_detection_top " "Elaborating entity \"edge_detection_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723688340634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/edge_detection_top.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723688340636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection edge_detection:edge_detection_inst " "Elaborating entity \"edge_detection\" for hierarchy \"edge_detection:edge_detection_inst\"" {  } { { "../rtl/edge_detection_top.v" "edge_detection_inst" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723688340638 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_out edge_detection.v(9) " "Verilog HDL Always Construct warning at edge_detection.v(9): inferring latch(es) for variable \"q_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723688340639 "|edge_detection_top|edge_detection:edge_detection_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_out edge_detection.v(22) " "Verilog HDL Always Construct warning at edge_detection.v(22): inferring latch(es) for variable \"q_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723688340639 "|edge_detection_top|edge_detection:edge_detection_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out edge_detection.v(24) " "Inferred latch for \"q_out\" at edge_detection.v(24)" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340639 "|edge_detection_top|edge_detection:edge_detection_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out edge_detection.v(9) " "Inferred latch for \"q_out\" at edge_detection.v(9)" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340639 "|edge_detection_top|edge_detection:edge_detection_inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q_out edge_detection.v(24) " "Can't resolve multiple constant drivers for net \"q_out\" at edge_detection.v(24)" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340639 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "edge_detection.v(9) " "Constant driver at edge_detection.v(9)" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection.v" 9 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340640 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "edge_detection:edge_detection_inst " "Can't elaborate user hierarchy \"edge_detection:edge_detection_inst\"" {  } { { "../rtl/edge_detection_top.v" "edge_detection_inst" { Text "D:/git-repository/fpga_training/edge_detection/rtl/edge_detection_top.v" 21 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723688340640 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723688340700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 15 10:19:00 2024 " "Processing ended: Thu Aug 15 10:19:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723688340700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723688340700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723688340700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688340700 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723688341317 ""}
