# Verilog HDL Projects for CPE 3101L - Introduction to HDL

This repository contains my Verilog HDL files for the CPE 3101L course, "Introduction to HDL." It includes various laboratory exercises (LEs) designed to explore digital logic design concepts using Verilog HDL.

---

## ðŸ“‚ Repository Structure

- **LE1**: Half Adder Project  
- **LE2**: Four Bit Adder Project  
- **LE3**: 3x8 Decoder Project  
- **LE4**: n-bit 4x1 Multiplexer Project  
- **LE5**: ALU_n-bit Project  
- **LE6**: Counter_4bit Project  

---

# Thank you for visiting this repository! If you have any questions, feel free to reach out.
