 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : booth4
Version: L-2016.03-SP1
Date   : Fri May 13 11:53:45 2022
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: clk_gate_shiftReg_reg/latch
            (gating element for clock clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  booth4             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_booth4_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_booth4_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  input external delay                                              4.00       6.00 f
  io_din_vld (in)                                         1.00      0.00       6.00 f
  io_din_vld (net)                              1                   0.00       6.00 f
  U52/ZN (INVD1BWP7T35P140)                               0.15      0.12       6.12 r
  n26 (net)                                     1                   0.00       6.12 r
  U53/ZN (INVD1BWP7T35P140)                               0.10      0.09       6.21 f
  n27 (net)                                    13                   0.00       6.21 f
  U56/ZN (INVD1BWP7T35P140)                               0.03      0.03       6.24 r
  n30 (net)                                     2                   0.00       6.24 r
  U152/ZN (ND2D1BWP7T35P140)                              0.02      0.02       6.26 f
  n25 (net)                                     1                   0.00       6.26 f
  clk_gate_shiftReg_reg/EN (SNPS_CLOCK_GATE_HIGH_booth4_1)          0.00       6.26 f
  clk_gate_shiftReg_reg/EN (net)                                    0.00       6.26 f
  clk_gate_shiftReg_reg/latch/E (CKLNQD1BWP7T35P140)      0.02      0.00       6.26 f    so 
  data arrival time                                                            6.26

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  clk_gate_shiftReg_reg/latch/CP (CKLNQD1BWP7T35P140)               0.00      11.00 r
  clock gating setup time                                          -0.30      10.70
  data required time                                                          10.70
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.70
  data arrival time                                                           -6.26
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.44


  Startpoint: shiftReg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[1] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_booth4_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  booth4             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  shiftReg_reg_2_/CP (DFCNQD1BWP7T35P140)                 1.00      0.00       2.00 r
  shiftReg_reg_2_/Q (DFCNQD1BWP7T35P140)                  0.44      0.37       2.37 r
  io_dout[1] (net)                              5                   0.00       2.37 r
  io_dout[1] (out)                                        0.44      0.00       2.37 r
  data arrival time                                                            2.37

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  output external delay                                            -6.00       5.00
  data required time                                                           5.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.00
  data arrival time                                                           -2.37
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.63


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_booth4_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  booth4             ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 1.00      0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.40      0.35       2.35 f
  io_dout[0] (net)                              3                   0.00       2.35 f
  U73/ZN (NR2D1BWP7T35P140)                               0.11      0.10       2.45 r
  n55 (net)                                     4                   0.00       2.45 r
  U83/ZN (NR3D0BWP7T35P140)                               0.15      0.06       2.51 f
  n72 (net)                                     8                   0.00       2.51 f
  U87/Z (AN2D0BWP7T35P140)                                0.02      0.06       2.57 f
  n36 (net)                                     1                   0.00       2.57 f
  U88/Z (AO21D1BWP7T35P140)                               0.02      0.04       2.61 f
  DP_OP_31J1_122_7992_n56 (net)                 1                   0.00       2.61 f
  DP_OP_31J1_122_7992_U11/CO (HA1D1BWP7T35P140)           0.02      0.03       2.64 f    mo 
  DP_OP_31J1_122_7992_n10 (net)                 1                   0.00       2.64 f
  DP_OP_31J1_122_7992_U10/CO (FA1D1BWP7T35P140)           0.03      0.06       2.71 f    mo 
  DP_OP_31J1_122_7992_n9 (net)                  1                   0.00       2.71 f
  DP_OP_31J1_122_7992_U9/CO (FA1D1BWP7T35P140)            0.03      0.06       2.76 f    mo 
  DP_OP_31J1_122_7992_n8 (net)                  1                   0.00       2.76 f
  DP_OP_31J1_122_7992_U8/CO (FA1D1BWP7T35P140)            0.03      0.06       2.82 f    mo 
  DP_OP_31J1_122_7992_n7 (net)                  1                   0.00       2.82 f
  DP_OP_31J1_122_7992_U7/CO (FA1D1BWP7T35P140)            0.03      0.06       2.88 f    mo 
  DP_OP_31J1_122_7992_n6 (net)                  1                   0.00       2.88 f
  DP_OP_31J1_122_7992_U6/CO (FA1D1BWP7T35P140)            0.03      0.06       2.93 f    mo 
  DP_OP_31J1_122_7992_n5 (net)                  1                   0.00       2.93 f
  DP_OP_31J1_122_7992_U5/CO (FA1D1BWP7T35P140)            0.03      0.06       2.99 f    mo 
  DP_OP_31J1_122_7992_n4 (net)                  1                   0.00       2.99 f
  DP_OP_31J1_122_7992_U4/CO (FA1D1BWP7T35P140)            0.03      0.06       3.05 f    mo 
  DP_OP_31J1_122_7992_n3 (net)                  1                   0.00       3.05 f
  DP_OP_31J1_122_7992_U3/CO (FA1D1BWP7T35P140)            0.03      0.05       3.10 f    mo 
  DP_OP_31J1_122_7992_n2 (net)                  1                   0.00       3.10 f
  U129/Z (XOR2D0BWP7T35P140)                              0.04      0.03       3.14 r
  n66 (net)                                     1                   0.00       3.14 r
  U133/Z (AO21D1BWP7T35P140)                              0.01      0.03       3.17 r
  n102 (net)                                    1                   0.00       3.17 r
  shiftReg_reg_16_/D (DFCNQD2BWP7T35P140)                 0.01      0.00       3.17 r
  data arrival time                                                            3.17

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  shiftReg_reg_16_/CP (DFCNQD2BWP7T35P140)                          0.00      11.00 r
  library setup time                                               -0.03      10.97
  data required time                                                          10.97
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.97
  data arrival time                                                           -3.17
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  7.80


1
