#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 13:08:18 2023
# Process ID: 844
# Current directory: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3660 C:\Users\xbegan00\Documents\xbegan00\digital-electronics-1\labs\xx-project_UART\project_UART\uart1\uart1.xpr
# Log file: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/vivado.log
# Journal file: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/d_ff_rst.vhd C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd}
update_compile_order -fileset sources_1
close [ open C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd w ]
add_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd
close [ open C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/shift_register.vhd w ]
add_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/shift_register.vhd
close [ open C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd w ]
add_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top UART [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd
