{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744326298740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744326298741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 19:04:58 2025 " "Processing started: Thu Apr 10 19:04:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744326298741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326298741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2 -c LAB6_Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6_Part2 -c LAB6_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326298741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744326299112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744326299112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab2/finished/lab2_decoder_restored/lab2_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_decoder " "Found entity 1: lab2_decoder" {  } { { "../../Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326307682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326307682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab4/lab4_ralu/lab4_ralu_restored/lab4/lab4_ralu/lab4_ralu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab6/lab6_part2/lab6_part2_restored/lab4/lab4_ralu/lab4_ralu_restored/lab4/lab4_ralu/lab4_ralu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_RALU " "Found entity 1: Lab4_RALU" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326307683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326307683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB6_Part2 " "Found entity 1: LAB6_Part2" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326307685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326307685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326307686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326307686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_32k-SYN " "Found design unit 1: rom_32k-SYN" {  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308080 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_32k " "Found entity 1: rom_32k" {  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326308080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326308081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavior " "Found design unit 1: Controller-behavior" {  } { { "Controller.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308083 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326308083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6_Part2 " "Elaborating entity \"LAB6_Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744326308178 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst14 " "Primitive \"WIRE\" of instance \"inst14\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 840 1320 1368 872 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308179 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst15 " "Primitive \"WIRE\" of instance \"inst15\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 944 1320 1368 976 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308180 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst16 " "Primitive \"WIRE\" of instance \"inst16\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 984 1320 1368 1016 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308180 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst17 " "Primitive \"WIRE\" of instance \"inst17\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 896 1320 1368 928 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308180 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 392 424 176 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst5 " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst5\"" {  } { { "LAB6_Part2.bdf" "inst5" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 816 224 400 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst1 " "Elaborating entity \"IR\" for hierarchy \"IR:inst1\"" {  } { { "LAB6_Part2.bdf" "inst1" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 232 424 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308183 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "IR.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { { 56 608 640 88 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux IR:inst1\|21mux:inst1 " "Elaborating entity \"21mux\" for hierarchy \"IR:inst1\|21mux:inst1\"" {  } { { "IR.bdf" "inst1" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { { 152 296 416 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IR:inst1\|21mux:inst1 " "Elaborated megafunction instantiation \"IR:inst1\|21mux:inst1\"" {  } { { "IR.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/IR.bdf" { { 152 296 416 232 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst22 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst22\"" {  } { { "LAB6_Part2.bdf" "inst22" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308203 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 112 880 912 144 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_32k ROM:inst22\|rom_32k:inst " "Elaborating entity \"rom_32k\" for hierarchy \"ROM:inst22\|rom_32k:inst\"" {  } { { "ROM.bdf" "inst" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_32k.vhd" "altsyncram_component" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_32k.mif " "Parameter \"init_file\" = \"rom_32k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744326308268 ""}  } { { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744326308268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcr3 " "Found entity 1: altsyncram_mcr3" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326308320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mcr3 ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated " "Elaborating entity \"altsyncram_mcr3\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308321 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "7840 32768 7840 10 " "7840 out of 32768 addresses are reinitialized. The latest initialized data will replace the existing data. There are 7840 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11120 " "Memory Initialization File address 11120 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 30 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11121 " "Memory Initialization File address 11121 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 31 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11122 " "Memory Initialization File address 11122 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 32 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11123 " "Memory Initialization File address 11123 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 33 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11124 " "Memory Initialization File address 11124 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 34 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11125 " "Memory Initialization File address 11125 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 35 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11126 " "Memory Initialization File address 11126 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 36 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11127 " "Memory Initialization File address 11127 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 37 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11128 " "Memory Initialization File address 11128 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 38 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11129 " "Memory Initialization File address 11129 is reinitialized" {  } { { "" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/" 39 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1744326308364 ""}  } { { "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.mif" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1744326308364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/decode_5j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326308459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|decode_5j9:rden_decode " "Elaborating entity \"decode_5j9\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|decode_5j9:rden_decode\"" {  } { { "db/altsyncram_mcr3.tdf" "rden_decode" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1b " "Found entity 1: mux_s1b" {  } { { "db/mux_s1b.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/mux_s1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744326308507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326308507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1b ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|mux_s1b:mux2 " "Elaborating entity \"mux_s1b\" for hierarchy \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|mux_s1b:mux2\"" {  } { { "db/altsyncram_mcr3.tdf" "mux2" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst2 " "Elaborating entity \"74161\" for hierarchy \"74161:inst2\"" {  } { { "LAB6_Part2.bdf" "inst2" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 248 904 1024 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst2 " "Elaborated megafunction instantiation \"74161:inst2\"" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 248 904 1024 432 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst2\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst2\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308540 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst2\|f74161:sub 74161:inst2 " "Elaborated megafunction instantiation \"74161:inst2\|f74161:sub\", which is child of megafunction instantiation \"74161:inst2\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 248 904 1024 432 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_RALU Lab4_RALU:inst10 " "Elaborating entity \"Lab4_RALU\" for hierarchy \"Lab4_RALU:inst10\"" {  } { { "LAB6_Part2.bdf" "inst10" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 496 296 544 784 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Lab4_RALU:inst10\|74283:inst33 " "Elaborating entity \"74283\" for hierarchy \"Lab4_RALU:inst10\|74283:inst33\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst33" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 960 912 1016 1136 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_RALU:inst10\|74283:inst33 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74283:inst33\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 960 912 1016 1136 "inst33" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Lab4_RALU:inst10\|74283:inst33\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Lab4_RALU:inst10\|74283:inst33\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_RALU:inst10\|74283:inst33\|f74283:sub Lab4_RALU:inst10\|74283:inst33 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74283:inst33\|f74283:sub\", which is child of megafunction instantiation \"Lab4_RALU:inst10\|74283:inst33\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 960 912 1016 1136 "inst33" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 Lab4_RALU:inst10\|74153:inst " "Elaborating entity \"74153\" for hierarchy \"Lab4_RALU:inst10\|74153:inst\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 312 144 264 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_RALU:inst10\|74153:inst " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74153:inst\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 312 144 264 536 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_RALU:inst10\|74151:inst4 " "Elaborating entity \"74151\" for hierarchy \"Lab4_RALU:inst10\|74151:inst4\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst4" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 304 1280 1400 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_RALU:inst10\|74151:inst4 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74151:inst4\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 304 1280 1400 528 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 Lab4_RALU:inst10\|74151:inst4\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"Lab4_RALU:inst10\|74151:inst4\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_RALU:inst10\|74151:inst4\|f74151:sub Lab4_RALU:inst10\|74151:inst4 " "Elaborated megafunction instantiation \"Lab4_RALU:inst10\|74151:inst4\|f74151:sub\", which is child of megafunction instantiation \"Lab4_RALU:inst10\|74151:inst4\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 304 1280 1400 528 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_decoder Lab4_RALU:inst10\|lab2_decoder:inst39 " "Elaborating entity \"lab2_decoder\" for hierarchy \"Lab4_RALU:inst10\|lab2_decoder:inst39\"" {  } { { "../../Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" "inst39" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf" { { 48 976 1136 208 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326308631 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst27 " "Primitive \"VCC\" of instance \"inst27\" not used" {  } { { "../../Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf" { { 216 1096 1128 232 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1744326308632 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a16 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a17 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a18 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a19 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a20 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a21 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a22 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a23 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a24 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a25 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a26 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a27 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a28 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a29 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a30 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a31 " "Synthesized away node \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744326308710 "|LAB6_Part2|ROM:inst22|rom_32k:inst|altsyncram:altsyncram_component|altsyncram_mcr3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744326308710 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744326308710 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "29 " "Ignored 29 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "9 " "Ignored 9 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1744326308817 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1744326308817 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744326308817 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744326308817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[14\] GND " "Pin \"Address\[14\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[13\] VCC " "Pin \"Address\[13\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[12\] GND " "Pin \"Address\[12\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[11\] VCC " "Pin \"Address\[11\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[10\] GND " "Pin \"Address\[10\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[9\] VCC " "Pin \"Address\[9\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[8\] VCC " "Pin \"Address\[8\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[7\] GND " "Pin \"Address\[7\]\" is stuck at GND" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[6\] VCC " "Pin \"Address\[6\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[5\] VCC " "Pin \"Address\[5\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address\[4\] VCC " "Pin \"Address\[4\]\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 144 736 925 160 "Address\[14..0\]" "" } { 248 1272 1368 288 "Address\[14..0\]" "" } { 424 1416 1509 456 "Address\[3..0\]" "" } { 592 1424 1538 616 "Address\[9\]" "" } { 496 1424 1546 520 "Address\[13\]" "" } { 544 1424 1546 568 "Address\[11\]" "" } { 640 1408 1522 664 "Address\[8\]" "" } { 696 1400 1514 720 "Address\[6\]" "" } { 744 1392 1506 768 "Address\[5\]" "" } { 784 1384 1498 808 "Address\[4\]" "" } { 832 1248 1333 856 "Address\[14\]" "" } { 936 1248 1333 960 "Address\[10\]" "" } { 976 1248 1325 1000 "Address\[7\]" "" } { 888 1248 1333 912 "Address\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|Address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DPA VCC " "Pin \"DPA\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 80 1272 1448 96 "DPA" "" } { 144 1408 1456 168 "DPA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|DPA"} { "Warning" "WMLS_MLS_STUCK_PIN" "DPB VCC " "Pin \"DPB\" is stuck at VCC" {  } { { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 112 1280 1456 128 "DPB" "" } { 80 1560 1600 104 "DPB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744326309271 "|LAB6_Part2|DPB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744326309271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744326309344 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"ROM:inst22\|rom_32k:inst\|altsyncram:altsyncram_component\|altsyncram_mcr3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mcr3.tdf" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_32k.vhd" "" { Text "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/rom_32k.vhd" 60 0 0 } } { "ROM.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/ROM.bdf" { { 216 408 624 344 "inst" "" } } } } { "LAB6_Part2.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/LAB6_Part2_restored/Lab6/Lab6_part2/LAB6_Part2.bdf" { { 256 1368 1568 352 "inst22" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326309714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744326309880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744326309880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744326309948 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744326309948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744326309948 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744326309948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744326309948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744326309984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 19:05:09 2025 " "Processing ended: Thu Apr 10 19:05:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744326309984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744326309984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744326309984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744326309984 ""}
