m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/simulation/questa
T_opt
!s110 1699540711
VeA8_VPPaC>GYPG0C3Mg]g0
04 12 10 work tb_mando_ppm test_bench 1
=1-d0509975fd67-654ceee7-1ff-2058
!s124 OEM10U1 
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;2021.2;73
Emando_ppm
Z2 w1699315783
Z3 DPx11 floatfixlib 17 fixed_float_types 0 22 cW]eNFhGGd5lB:5@0FCJB2
Z4 DPx11 floatfixlib 9 fixed_pkg 0 22 d`HgzG9]=BHLjHi8[PCmg3
Z5 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R1
Z8 8C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd
Z9 FC:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd
l0
L10 1
V8U^zV]WmLPDOmkK_nmK:M3
!s100 8H;KgW5ZUo:GA^O72B;:_2
Z10 OL;C;2021.2;73
31
Z11 !s110 1699540710
!i10b 1
Z12 !s108 1699540710.000000
Z13 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd|
Z14 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/mando_ppm.vhd|
!i113 0
Z15 o-93 -work work
Z16 tExplicit 1 CvgOpt 0
Aarch
R3
R4
R5
R6
R7
DEx4 work 9 mando_ppm 0 22 8U^zV]WmLPDOmkK_nmK:M3
!i122 0
l27
L23 9
ViM7Xn6Kc5Fh=?e6VHoKCg1
!s100 dG^LO;G[`SLlGQDXJ?9bJ1
R10
31
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Etb_mando_ppm
Z17 w1699540685
Z18 DPx11 floatfixlib 9 float_pkg 0 22 LZfJ45_?7Cn;>]<bom@9M0
R3
R4
Z19 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
R5
R6
R7
!i122 1
R1
Z20 8C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd
Z21 FC:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd
l0
L16 1
VCM?dTQ7]FC[a`7K5a2_933
!s100 _hfYHV[zg`z3ml4Y`85603
R10
31
R11
!i10b 1
R12
Z22 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd|
Z23 !s107 C:/FPGA/2023/from_git/ADSD_2023/tests/mando_ppm/tb_mando_ppm.vhd|
!i113 0
R15
R16
Atest_bench
R18
R3
R4
R19
R5
R6
R7
DEx4 work 12 tb_mando_ppm 0 22 CM?dTQ7]FC[a`7K5a2_933
!i122 1
l36
L19 226
VHE;lH>@le>59o7ImY_`=S2
!s100 NJE=TkA_6:>cZZ3`8WY<B2
R10
31
R11
!i10b 1
R12
R22
R23
!i113 0
R15
R16
