visid: M73K2D8500697, Explanation: Recovered due to a HW issue with the TIU design
visid: M73K2D8500874, Explanation: Recovered due to a HW issue with the TIU design
visid: M7A176X401382, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7L1Y26800034, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7L1Y26800102, Explanation: Recovered due to a HW issue with the TIU design
visid: M7L1Y26800144, Explanation: invalid. Testing issue happened to S805TP - HW bin switching observed.
visid: M7L1Y26800221, Explanation: invalid. Testing issue on S805 TP. Other TP is correlated to S807TP.
visid: M7L1Y26800239, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7L1Y26800247, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7L1Y26800250, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7L1Y26800306, Explanation: invalid. Testing issue happened to S805TP.  Other TP is correlated to S807TP.
visid: M7N7K70500107, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7N7K70500150, Explanation: cache: invalid. Testing issue happened to S805TP - unit recovered as good bin when reran S805TP
visid: M7N7K70500151, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500231, Explanation: cache: invalid. Testing issue happened to S805TP - unit recovered as good bin when reran S805TP
visid: M7N7K70500239, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500242, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500255, Explanation: CRES fail at previous run, HW issue
visid: M7N7K70500314, Explanation: CRES fail at previous run, HW issue
visid: M7N7K70500355, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500360, Explanation: CRES fail at previous run, HW issue
visid: M7N7K70500402, Explanation: marginally failing unit - unit switching between good/bin43 on old/new TPs.
visid: M7N7K70500408, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7N7K70500431, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7N7K70500443, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500449, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7N7K70500450, Explanation: invalid. Testing issue on S805 TP. Other TP is correlated to S807TP.
visid: M7N7K70500501, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7N7K70500511, Explanation: The SFR trim is 63 on every walk code and 63 is thr max trim value.Looks like the tap froze and unit history suggests that it was always Bin 1. This is a testing issue. As the retest passed the unit to Bin1.
visid: M7N7K70500523, Explanation: CRES fail at previous run, HW issue
visid: M7N7K70500552, Explanation: Recovered due to content improvement
visid: M7N7K70500557, Explanation: .
visid: M7N7K70500565, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7N7K70500575, Explanation: CRES fail at previous run, HW issue
visid: M7N7K70500588, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7N7K70500589, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7N7K70500650, Explanation: HW issue at previous run
visid: M7N7K70500669, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500721, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500731, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500840, Explanation: HW issue at previous run
visid: M7N7K70500906, Explanation: Recovered due to content improvement
visid: M7N7K70500911, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500959, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70500997, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501014, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501085, Explanation: Marginal scan core, historically switches between these bins
visid: M7N7K70501087, Explanation: CRES fail at previous run, HW issue
visid: M7N7K70501106, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501116, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7N7K70501127, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7N7K70501131, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501144, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501166, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501172, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501203, Explanation: Recovered due to content improvement
visid: M7N7K70501224, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501252, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501254, Explanation: Recovered due to a HW issue with the TIU design
visid: M7N7K70501259, Explanation: Recovered due to content improvement
visid: M7N7K70501281, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7N7K70501369, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400004, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400435, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400488, Explanation: Recovered due to content improvement
visid: M7SH412400494, Explanation: 4712 is a false failure, possilby tester issue
visid: M7SH412400533, Explanation: CRES fail at previous run, HW issue
visid: M7SH412400549, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400570, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7SH412400587, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400594, Explanation: Recovered due to content improvement
visid: M7SH412400628, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400647, Explanation: Recovered due to content improvement
visid: M7SH412400696, Explanation: Recovered due to content improvement
visid: M7SH412400753, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7SH412400755, Explanation: HW issue at previous run
visid: M7SH412400808, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400810, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400817, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412400858, Explanation: invalid. Testing issue happened to S805TP - HW bin switching observed.
visid: M7SH412400872, Explanation: Core 3 Vload pin was not connected during initial test. There are no changes to FIVR module. With pin connected, this unit passes.
visid: M7SH412400954, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7SH412400987, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
visid: M7SH412401008, Explanation: Recovered due to content improvement
visid: M7SH412401016, Explanation: invalid. Testing issue on S805 TP. Other TP is correlated to S807TP.
visid: M7SH412401041, Explanation: Recovered due to a HW issue with the TIU design 
visid: M7SH412401048, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7SH412401085, Explanation: invalid. Testing issue happened to S805TP - unit recovered as good bin at RT.
Blank Entry: M7SH412401187
visid: M7SH412401435, Explanation: CRES fail at previous run, HW issue
visid: M7SH412401479, Explanation: Recovered due to content improvement
visid: M7SH412401511, Explanation: invalid. Testing issue on S805 TP. Other TP is correlated to S807TP.
visid: M7SH412401525, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7SH412401543, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7SH412401553, Explanation: CRES fail at previous run, HW issue
visid: M7SH412401561, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7N7K70500462, Explanation: Recovered due to a HW issue with the TIU design
visid: M7N7K70501283, Explanation: Recovered due to content improvement
visid: M7SH412401150, Explanation: CRES fail at previous run, HW issue
visid: M7N7K70500773, Explanation: bad contact causing thermal and Vcc fail, HW issue
visid: M7L1Y26800311, Explanation: bad contact causing thermal and Vcc fail, HW issue
visid: M73K2D8500968, Explanation: HW issue with the TIU design 
visid: M7L1Y26800084, Explanation: HW issue with the TIU design 
visid: M7L1Y26800092, Explanation: CRES fail at previous run, HW issue
visid: M7L1Y26800105, Explanation: HW issue with the TIU design 
visid: M7L1Y26800109, Explanation: HW issue with the TIU design 
visid: M7L1Y26800116, Explanation: HW issue with the TIU design 
visid: M7L1Y26800132, Explanation: HW issue with the TIU design 
visid: M7L1Y26800145, Explanation: HW issue with the TIU design 
visid: M7L1Y26800246, Explanation: HW issue with the TIU design 
visid: M7N7K70500001, Explanation: HW issue with the TIU design 
visid: M7N7K70500054, Explanation: HW issue with the TIU design 
visid: M7N7K70500164, Explanation: HW issue with the TIU design 
visid: M7N7K70500167, Explanation: HW issue with the TIU design 
visid: M7N7K70500172, Explanation: HW issue with the TIU design 
visid: M7N7K70500173, Explanation: HW issue with the TIU design 
visid: M7N7K70500176, Explanation: HW issue with the TIU design 
visid: M7N7K70500238, Explanation: HW issue with the TIU design 
visid: M7N7K70500263, Explanation: HW issue with the TIU design 
visid: M7N7K70500379, Explanation: HW issue with the TIU design 
visid: M7N7K70500504, Explanation: HW issue with the TIU design 
visid: M7N7K70500594, Explanation: HW issue with the TIU design 
visid: M7N7K70500885, Explanation: HW issue with the TIU design 
visid: M7N7K70500900, Explanation: HW issue with the TIU design 
visid: M7N7K70500909, Explanation: HW issue with the TIU design 
visid: M7N7K70501377, Explanation: HW issue with the TIU design 
visid: M7N7K70501395, Explanation: HW issue with the TIU design 
visid: M7N7K70501427, Explanation: HW issue with the TIU design 
visid: M7SH412400118, Explanation: HW issue with the TIU design 
visid: M7SH412400396, Explanation: HW issue with the TIU design 
visid: M7SH412400455, Explanation: HW issue with the TIU design 
visid: M7SH412400507, Explanation: HW issue with the TIU design 
visid: M7SH412400591, Explanation: HW issue with the TIU design 
visid: M7SH412400762, Explanation: HW issue with the TIU design 
visid: M7SH412400854, Explanation: HW issue with the TIU design 
visid: M7SH412400866, Explanation: HW issue with the TIU design 
visid: M7SH412401092, Explanation: HW issue with the TIU design 
visid: M7SH412401161, Explanation: HW issue with the TIU design 
visid: M7SH412401164, Explanation: HW issue with the TIU design 
visid: M7SH412401560, Explanation: HW issue with the TIU design 
visid: M7N7K70500127, Explanation: HW issue with the TIU design 
visid: M7L1Y26800276, Explanation: HW issue with the TIU design 
visid: M7N7K70501403, Explanation: HW issue with the TIU design 
visid: M7SH412400751, Explanation: There is only 1 bin1330 in the unit history at cold, which should be due to HW issue
visid: M7L1Y26800098, Explanation: CRES fail, HW issue
visid: M7L1Y26800303, Explanation: CRES fail, HW issue
visid: M7N7K70500420, Explanation: CRES fail, HW issue
visid: M7N7K70500435, Explanation: CRES fail, HW issue
visid: M7N7K70500533, Explanation: CRES fail, HW issue
visid: M7N7K70501424, Explanation: CRES fail, HW issue
visid: M7SH412400541, Explanation: recovered at rerun
visid: M7N7K70500415, Explanation: need to rerun to confirm, but bin15 shows HW commonality, should be HW issue
visid: M7SH412401101, Explanation: There is only one bin1546 throughout the unit history, this should be the TIU issue
visid: M7N7K70501410, Explanation: CRES fail, HW issue
visid: M7SH412400102, Explanation: CRES fail, HW issue
visid: M7SH412400121, Explanation: CRES fail, HW issue
visid: M7SH412400652, Explanation: CRES fail, HW issue
visid: M7SH412400672, Explanation: CRES fail, HW issue
visid: M7N7K70501409, Explanation: CRES fail, HW issue
visid: M7SH412400080, Explanation: CRES fail, HW issue
visid: M7SH412400097, Explanation: CRES fail, HW issue
visid: M7SH412400120, Explanation: CRES fail, HW issue
visid: M7SH412401084, Explanation: CRES fail, HW issue
visid: M7L1Y26800030, Explanation: CRES fail, HW issue
visid: M7L1Y26800087, Explanation: CRES fail, HW issue
visid: M7L1Y26800294, Explanation: CRES fail, HW issue
visid: M7N7K70500004, Explanation: CRES fail, HW issue
visid: M7N7K70500483, Explanation: CRES fail, HW issue
visid: M7SH412401077, Explanation: CRES fail, HW issue
visid: M7SH412401180, Explanation: CRES fail, HW issue
visid: M7SH412401551, Explanation: CRES fail, HW issue
visid: M7N7K70501146, Explanation: Bad core 05 incoming.
visid: M7N7K70501430, Explanation: Bad core 01 incoming.
visid: M7N7K70500993, Explanation: Core 27 is returning 0 for NLC retrim. In previous runs this passed. There were no changes to FIVR module.
visid: M7L1Y26800231, Explanation: Core 20 Vload pin was not connected to the test interface. There were no changes to the FIVR module
visid: M7N7K70500564, Explanation: Core 14 Vload pin was not connected to the test interface. There were no changes to the FIVR module
visid: M7SH412400871, Explanation: Core 24 Vload pin was not connected to the test interface. There were no changes to the FIVR module
visid: M7SH412400996, Explanation: Core 17 Vload pin was not connected to the test interface. There were no changes to the FIVR module
visid: M7SH412401184, Explanation: This failure is due to possible test instability. This unit has passed cold prior multiple times. There were no changes to the FIVR test program
visid: M7N7K70500454, Explanation: The SFR trim is 63 on every walk code and 63 is thr max trim value.Looks like the tap froze and unit history suggests that it was always Bin 1. This is a testing issue. Retest should pass these units.
visid: M7N7K70500626, Explanation: The SFR trim is 63 on every walk code and 63 is thr max trim value.Looks like the tap froze and unit history suggests that it was always Bin 1. This is a testing issue. Retest should pass these units.
visid: M7N7K70501381, Explanation: The SFR trim is 63 on every walk code and 63 is thr max trim value.Looks like the tap froze and unit history suggests that it was always Bin 1. This is a testing issue. Retest should pass these units.
visid: M7N7K70501422, Explanation: The SFR trim is 63 on every walk code and 63 is thr max trim value.Looks like the tap froze and unit history suggests that it was always Bin 1. This is a testing issue. Retest should pass these units.
visid: M7N7K70500555, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7N7K70500672, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7L1Y26800097, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7N7K70501251, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7N7K70500393, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7N7K70500936, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7SH412400303, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7SH412401015, Explanation: invalid. Testing issue on S807 TP with HW bin switching observed.
visid: M7N7K70500270, Explanation: Incoming core config different btn the runs
visid: M73K2D8500861, Explanation: Incoming core config different btn the runs
visid: M7A176X401288, Explanation: took flow4 and passed in run1
visid: M7L1Y26800128, Explanation: invalid. Testing issue happened to S805TP - HW bin switching observed.
visid: M7L1Y26800264, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7L1Y26800267, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500021, Explanation: invalid. HW issue. no TP content changes. B4621 failure is from random lane on S807TP test run units, and all units having HWRT bin swicth from other HW related bin.
visid: M7N7K70500166, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500243, Explanation: invalid. HW issue. no TP content changes. B4621 failure is from random lane on S807TP test run units, and all units having HWRT bin swicth from other HW related bin.
visid: M7N7K70500274, Explanation: invalid. HW issue. no TP content changes. B4821 failure is from random lane on S807TP test run units, and all units having HWRT bin swicth from other HW related bin.
visid: M7N7K70500387, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500410, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500428, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500480, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500487, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500572, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500627, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500692, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500875, Explanation: invalid. HW issue. no TP content changes. B4621 failure is from random lane on S807TP test run units, and all units having HWRT bin swicth from other HW related bin.
visid: M7N7K70500916, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70501126, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400001, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400067, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400104, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400626, Explanation: invalid. HW issue. no TP content changes. B4621 failure is from random lane on S807TP test run units, and all units having HWRT bin swicth from other HW related bin.
visid: M7SH412400980, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412401021, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412401168, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412401502, Explanation: invalid. Testing issue happened to S805TP and S807TP - unit recovered as good bin at RT.
visid: M7SH412400999, Explanation: Looks like a marginal core, this unit historicaly switches between these bins
visid: M7A176X401258, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7L1Y26800117, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7L1Y26800224, Explanation: invalid. HW issue. no TP content changes. B4821 failure is from random lane on S807TP test run units, and all units having HWRT bin swicth from other HW related bin.
visid: M7N7K70500171, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500214, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500340, Explanation: invalid. Testing issue happened to S807TP - unit recovered as good bin at RT.
visid: M7N7K70500573, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500641, Explanation: invalid. HW issue. no TP content changes. B4821 failure is from random lane on S807TP test run units, and all units having HWRT bin swicth from other HW related bin.
visid: M7N7K70500741, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500882, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500940, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400082, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400390, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400539, Explanation: invalid. Testing issue happened to S807TP - unit recovered as good bin at RT.
visid: M7SH412401034, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412401102, Explanation: CRES fail at previous run, HW issue
visid: M7SH412401122, Explanation: invalid. Testing issue happened to S807TP - unit recovered as good bin at RT.
visid: M7SH412401179, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412401278, Explanation: invalid. Testing issue happened to S807TP - unit recovered as good bin at RT.
visid: M7SH412400964, Explanation: No TP content changes. Invalid mostly. Failed port1 ltssm(HW related).
visid: M7N7K70500136, Explanation: invalid. HW related failure.
visid: M7N7K70500792, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500898, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7N7K70500011, Explanation: invalid. Testing issue happened to S807TP - HW bin switching observed.
visid: M7SH412400571, Explanation: Cache: marginal vmin failure for mlcdata core 19 and core 25.
visid: M7N7K70501076, Explanation: Cache: invalid failing mlcdat F6.
visid: M7N7K70500643, Explanation: sbft wasnt tested in old run
