INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sources_1/new/D_FF_async_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF_async_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/D_latch_sync_reset/D_latch_sync_reset.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
