

================================================================
== Vitis HLS Report for 'LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1'
================================================================
* Date:           Wed Sep 25 16:02:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.967 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%avg = alloca i32 1"   --->   Operation 4 'alloca' 'avg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_3_1_reload"   --->   Operation 6 'read' 'in_pkts_data_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_pkts_data_2_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_2_1_reload"   --->   Operation 7 'read' 'in_pkts_data_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_1_1_reload"   --->   Operation 8 'read' 'in_pkts_data_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_pkts_data_0_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_0_1_reload"   --->   Operation 9 'read' 'in_pkts_data_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %avg"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [src/main.cpp:43->src/main.cpp:20]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%icmp_ln42 = icmp_eq  i3 %i_1, i3 4" [src/main.cpp:42->src/main.cpp:20]   --->   Operation 15 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln42 = add i3 %i_1, i3 1" [src/main.cpp:42->src/main.cpp:20]   --->   Operation 16 'add' 'add_ln42' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc.i.split, void %_Z8_get_avgPN3hls4axisI6ap_intILi32EELm2ELm5ELm6EEEi.exit.exitStub" [src/main.cpp:42->src/main.cpp:20]   --->   Operation 17 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%avg_load_1 = load i32 %avg" [src/main.cpp:43->src/main.cpp:20]   --->   Operation 18 'load' 'avg_load_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/main.cpp:41->src/main.cpp:20]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/main.cpp:42->src/main.cpp:20]   --->   Operation 20 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i3 %i_1" [src/main.cpp:43->src/main.cpp:20]   --->   Operation 21 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_pkts_data_0_1_reload_read, i32 %in_pkts_data_1_1_reload_read, i32 %in_pkts_data_2_1_reload_read, i32 %in_pkts_data_3_1_reload_read, i2 %trunc_ln43" [src/main.cpp:43->src/main.cpp:20]   --->   Operation 22 'mux' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%avg_1 = add i32 %tmp, i32 %avg_load_1" [src/main.cpp:43->src/main.cpp:20]   --->   Operation 23 'add' 'avg_1' <Predicate = (!icmp_ln42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln42 = store i3 %add_ln42, i3 %i" [src/main.cpp:42->src/main.cpp:20]   --->   Operation 24 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln42 = store i32 %avg_1, i32 %avg" [src/main.cpp:42->src/main.cpp:20]   --->   Operation 25 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.i" [src/main.cpp:42->src/main.cpp:20]   --->   Operation 26 'br' 'br_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%avg_load = load i32 %avg"   --->   Operation 27 'load' 'avg_load' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %avg_1_out, i32 %avg_load"   --->   Operation 28 'write' 'write_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_pkts_data_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_data_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_data_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_pkts_data_3_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ avg_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
avg                          (alloca           ) [ 011]
i                            (alloca           ) [ 011]
in_pkts_data_3_1_reload_read (read             ) [ 011]
in_pkts_data_2_1_reload_read (read             ) [ 011]
in_pkts_data_1_1_reload_read (read             ) [ 011]
in_pkts_data_0_1_reload_read (read             ) [ 011]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
i_1                          (load             ) [ 000]
specpipeline_ln0             (specpipeline     ) [ 000]
icmp_ln42                    (icmp             ) [ 011]
add_ln42                     (add              ) [ 000]
br_ln42                      (br               ) [ 000]
avg_load_1                   (load             ) [ 000]
speclooptripcount_ln41       (speclooptripcount) [ 000]
specloopname_ln42            (specloopname     ) [ 000]
trunc_ln43                   (trunc            ) [ 000]
tmp                          (mux              ) [ 000]
avg_1                        (add              ) [ 000]
store_ln42                   (store            ) [ 000]
store_ln42                   (store            ) [ 000]
br_ln42                      (br               ) [ 000]
avg_load                     (load             ) [ 000]
write_ln0                    (write            ) [ 000]
ret_ln0                      (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_pkts_data_0_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_data_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_pkts_data_1_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_data_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_pkts_data_2_1_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_data_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_pkts_data_3_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pkts_data_3_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="avg_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="avg_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="avg/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in_pkts_data_3_1_reload_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_data_3_1_reload_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="in_pkts_data_2_1_reload_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_data_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="in_pkts_data_1_1_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_data_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in_pkts_data_0_1_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pkts_data_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_1_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="1"/>
<pin id="91" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln42_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln42_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="avg_load_1_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_load_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln43_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="32" slack="1"/>
<pin id="115" dir="0" index="3" bw="32" slack="1"/>
<pin id="116" dir="0" index="4" bw="32" slack="1"/>
<pin id="117" dir="0" index="5" bw="2" slack="0"/>
<pin id="118" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="avg_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="avg_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln42_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="1"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln42_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="avg_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_load/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="avg_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="avg "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="156" class="1005" name="in_pkts_data_3_1_reload_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_3_1_reload_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="in_pkts_data_2_1_reload_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_2_1_reload_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="in_pkts_data_1_1_reload_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_1_1_reload_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="in_pkts_data_0_1_reload_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_pkts_data_0_1_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="89" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="111" pin=5"/></net>

<net id="125"><net_src comp="111" pin="6"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="104" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="98" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="121" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="144"><net_src comp="40" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="44" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="159"><net_src comp="48" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="164"><net_src comp="54" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="111" pin=3"/></net>

<net id="169"><net_src comp="60" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="174"><net_src comp="66" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: avg_1_out | {2 }
 - Input state : 
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1 : in_pkts_data_0_1_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1 : in_pkts_data_1_1_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1 : in_pkts_data_2_1_reload | {1 }
	Port: LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1 : in_pkts_data_3_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln42 : 1
		add_ln42 : 1
		br_ln42 : 2
		trunc_ln43 : 1
		tmp : 2
		avg_1 : 3
		store_ln42 : 2
		store_ln42 : 4
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|    add   |              add_ln42_fu_98             |    0    |    11   |
|          |               avg_1_fu_121              |    0    |    39   |
|----------|-----------------------------------------|---------|---------|
|    mux   |                tmp_fu_111               |    0    |    20   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |             icmp_ln42_fu_92             |    0    |    11   |
|----------|-----------------------------------------|---------|---------|
|          | in_pkts_data_3_1_reload_read_read_fu_48 |    0    |    0    |
|   read   | in_pkts_data_2_1_reload_read_read_fu_54 |    0    |    0    |
|          | in_pkts_data_1_1_reload_read_read_fu_60 |    0    |    0    |
|          | in_pkts_data_0_1_reload_read_read_fu_66 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |          write_ln0_write_fu_72          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln43_fu_107            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |    81   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|             avg_reg_141            |   32   |
|              i_reg_149             |    3   |
|in_pkts_data_0_1_reload_read_reg_171|   32   |
|in_pkts_data_1_1_reload_read_reg_166|   32   |
|in_pkts_data_2_1_reload_read_reg_161|   32   |
|in_pkts_data_3_1_reload_read_reg_156|   32   |
+------------------------------------+--------+
|                Total               |   163  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   81   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   163  |    -   |
+-----------+--------+--------+
|   Total   |   163  |   81   |
+-----------+--------+--------+
