JDF B
// Created by Version 1.7 
PROJECT step5
DESIGN step5 Normal
DEVKIT GAL22V10C-10LP
ENTRY ABEL/Schematic
MODULE step5.abl
MODSTYLE step5 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE step5
