{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604612516255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604612516255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 18:41:56 2020 " "Processing started: Thu Nov 05 18:41:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604612516255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604612516255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604612516255 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604612516902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-estrutura " "Found design unit 1: somadorsubtrator-estrutura" {  } { { "somadorsubtrator.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/somadorsubtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517421 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/somadorsubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_r-estrutura " "Found design unit 1: registrador_r-estrutura" {  } { { "registrador_r.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/registrador_r.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517425 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_r " "Found entity 1: registrador_r" {  } { { "registrador_r.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/registrador_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517429 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/mux2para1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualazero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file igualazero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/igualazero.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517437 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517441 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517444 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-estrutura " "Found design unit 1: multiplicador-estrutura" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/multiplicador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517448 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604612517448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604612517448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplicador " "Elaborating entity \"multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604612517488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:bc1 " "Elaborating entity \"bc\" for hierarchy \"bc:bc1\"" {  } { { "multiplicador.vhd" "bc1" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/multiplicador.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604612517519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo bo:bo1 " "Elaborating entity \"bo\" for hierarchy \"bo:bo1\"" {  } { { "multiplicador.vhd" "bo1" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/multiplicador.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604612517522 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "conteudoA bo.vhd(10) " "VHDL Signal Declaration warning at bo.vhd(10): used implicit default value for signal \"conteudoA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604612517549 "|multiplicador|bo:bo1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "conteudoB bo.vhd(10) " "VHDL Signal Declaration warning at bo.vhd(10): used implicit default value for signal \"conteudoB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604612517549 "|multiplicador|bo:bo1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo:bo1\|mux2para1:mux1 " "Elaborating entity \"mux2para1\" for hierarchy \"bo:bo1\|mux2para1:mux1\"" {  } { { "bo.vhd" "mux1" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604612517551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_r bo:bo1\|registrador_r:regP " "Elaborating entity \"registrador_r\" for hierarchy \"bo:bo1\|registrador_r:regP\"" {  } { { "bo.vhd" "regP" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604612517554 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador_r.vhd(17) " "VHDL Process Statement warning at registrador_r.vhd(17): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador_r.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/registrador_r.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604612517555 "|multiplicador|bo:bo1|registrador_r:regP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:bo1\|registrador:regA " "Elaborating entity \"registrador\" for hierarchy \"bo:bo1\|registrador:regA\"" {  } { { "bo.vhd" "regA" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604612517557 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(15) " "VHDL Process Statement warning at registrador.vhd(15): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/registrador.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1604612517558 "|multiplicador|bo:bo1|registrador:regA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorsubtrator bo:bo1\|somadorsubtrator:somasub " "Elaborating entity \"somadorsubtrator\" for hierarchy \"bo:bo1\|somadorsubtrator:somasub\"" {  } { { "bo.vhd" "somasub" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604612517563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualazero bo:bo1\|igualazero:geraAz " "Elaborating entity \"igualazero\" for hierarchy \"bo:bo1\|igualazero:geraAz\"" {  } { { "bo.vhd" "geraAz" { Text "C:/Users/Eduardo Betim/Documents/UFSC/Tarefas/Semestre 2/SD_LAB/aula7 - multip1/bo.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604612517565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604612518276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604612518276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604612518380 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604612518380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604612518380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604612518380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604612518425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 18:41:58 2020 " "Processing ended: Thu Nov 05 18:41:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604612518425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604612518425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604612518425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604612518425 ""}
