$date
	Thu Nov 21 14:17:03 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ex1_tb $end
$var wire 12 ! c [11:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # clk $end
$scope module zica $end
$var wire 4 $ a [3:0] $end
$var wire 1 # clk $end
$var wire 8 % y [7:0] $end
$var wire 12 & c [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 &
b10000 %
b100 $
1#
b100 "
b1000000 !
$end
#10000
0#
b1000000 %
b1000000000 !
b1000000000 &
b1000 "
b1000 $
#20000
1#
#30000
0#
#40000
1#
#50000
0#
#60000
1#
#70000
0#
#80000
1#
#90000
0#
#100000
1#
#110000
0#
#120000
1#
#130000
0#
