<root><simulation><result_generated_time />2023-05-17 18:34:39<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 2048, 'I': 720000, 'O': 1440000}<total_data_reuse />{'W': 22500, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 32)]], [], []]<I />[[[('K', 32)], []], [[], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('K', 32)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OY', 6), ('OX', 5), ('K', 2), ('OX', 15), ('OY', 5), ('OY', 5)], [], []]<I />[[('OX', 2), ('OY', 6), ('OX', 5), ('K', 2)], [('OX', 15), ('OY', 5), ('OY', 5)], []]<O />[[('OX', 2)], [('OY', 6), ('OX', 5), ('K', 2), ('OX', 15), ('OY', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 22500, 1, 1], 'I': [32.0, 2.0, 1.0, 1.0], 'O': [32.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 16384, 16384], 'I': [480, 5760000, 5760000], 'O': [16, 11520000, 11520000], 'O_partial': [0, 0, 0], 'O_final': [16, 11520000, 11520000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.94, 0.17, 0.0], 'O': [0.03, 0.34, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.52, 0.0], 'I': [0.94, 0.52, 0.0], 'O': [0.03, 0.52, 0.0]}<effective_mem_size_bit />{'W': [16, 16384, 16384], 'I': [480, 5760000, 5760000], 'O': [8, 1920000, 11520000], 'O_partial': [0, 0, 0], 'O_final': [8, 1920000, 11520000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[768000, 2048], [2048, 2048], [2048, 0]]<I />[[1440000, 720000], [720000, 720000], [720000, 0]]<O />[[(0, 1440000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 1440000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[96000, 256], [32, 32], [8, 0]]<I />[[180000, 90000], [11250, 11250], [2812, 0]]<O />[[(0, 180000), (180000, 0)], [(0, 22500), (22500, 0)], [(0, 5625), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 180000], [180000, 0]), ([0, 22500], [22500, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />0</mac_count></basic_info><energy><total_energy />100749075.1<mem_energy_breakdown><W />[32.4, 6.3, 10.7]<I />[93.3, 2229.6, 3745.8]<O />[126.1, 4459.2, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />0.0<total />100730880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7991<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7991<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />56312<latency_cycle_without_data_loading />45000<ideal_computing_cycle />45000<data_loading><load_cycle_total />11312<load_cycle_individual />{'W': [32, 32, 0], 'I': [30, 11250, 0]}<load_cycle_combined />{'W': 33, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-44999], [-45000, -45000], [-45000, -45000]], 'I': [[-44999], [-19448, -11220], [-45000, -45000]], 'O': [[-45000], [-45000, -22500], [-22500, -39375]]}<mem_stall_cycle_shared />{'W': [[-44999], [-45000, 0], [0, 0]], 'I': [[-44999], [-19448, 0], [0, 0]], 'O': [[-45000], [-45000, -22500], [-22500, -39375]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 16384, 16384], 'I': [480, 5760000, 5760000], 'O': [16, 11520000, 11520000], 'O_partial': [0, 0, 0], 'O_final': [16, 11520000, 11520000]}<data_size_each_level_total />{'W': [16384, 16384, 16384], 'I': [15360, 5760000, 5760000], 'O': [512, 11520000, 11520000]}<loop_cycles_each_level />{'W': [45000, 45000, 45000], 'I': [120, 45000, 45000], 'O': [2, 45000, 45000]}<top_ir_loop_size />{'W': [375, 1, 1], 'I': [2, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0.4]], 'I': [[8.0, 4.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [136.5, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [256.0, 128.0], [128.0, 0]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [512.4, 384.4], [128.4, 256.0]], 'I': [[8.0, 8.0], [512.4, 384.4], [128.4, 256.0]], 'O': [[8.0, 8.0], [512.4, 384.4], [128.4, 256.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 45000], [45000, 45000, 1], [45000, 45000, 1]], 'I': [[1, 1, 45000], [60, 120, 375], [45000, 45000, 1]], 'O': [[1, 1, 45000], [2, 2, 22500], [45000, 45000, 1]]}<trans_time_real />{'W': [[0, 1, 45000], [[0, 45000, 1], [32, 45000, 1]], [[32, 45000, 1], [8, 45000, 1]]], 'I': [[0, 1, 45000], [[8, 120, 375], [30, 120, 375]], [[11250, 45000, 1], [2812, 45000, 1]]], 'O': [[0, 1, 45000], [[0, 2, 22500], [1, 2, 22500]], [[22500, 45000, 1], [5625, 45000, 1]]]}<single_stall_cycle />{'W': [[-1], [-45000, -44968], [-44968, -44992]], 'I': [[-1], [-52, -30], [-33750, -42188]], 'O': [[-1], [-2, -1], [-22500, -39375]]}<single_stall_count />{'W': [44999, 0, 0], 'I': [44999, 374, 0], 'O': [45000, 22500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [22500, 0]}, 1: {'W': [0, 0], 'I': [11220, 0], 'O': [22500, 22500]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-45000, -45000], [-22500, -45000]], 1: [[-33780, -45000], [-22500, -22500]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>