module andgate_tb;
wire tb_result;
reg tb_input1, tb_input2;

and_gate example_gate(.input_1(tb_input1), .input_2(tb_input2), .and_result(tb_result));

initial
begin
	$monitor(tb_input1, tb_input2, tb_result);
	
	tb_input1 = 1'b1;
	tb_input2 = 1'b0;

	#50
	tb_input1 = 1'b0;
	tb_input2 = 1'b1;

end
endmodule
