
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis

# Written on Sun Sep 15 18:54:25 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "W:\projects\security-contest\libero\contest\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                       Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                       Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                            
0 -       MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     2274 
                                                                                                                                            
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            100.0 MHz     10.000        inferred     Inferred_clkgroup_2     100  
============================================================================================================================================


Clock Load Summary
******************

                                                            Clock     Source                                                                          Clock Pin                                   Non-clock Pin     Non-clock Pin                                  
Clock                                                       Load      Pin                                                                             Seq Example                                 Seq Example       Comb Example                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                                                               -                                           -                 -                                              
                                                                                                                                                                                                                                                                   
MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     2274      MainClockCCC_0.MainClockCCC_0.CCC_INST.GL0(CCC)                                 Blinker_0.blink.C                           -                 MainClockCCC_0.MainClockCCC_0.GL0_INST.I(BUFG) 
                                                                                                                                                                                                                                                                   
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            100       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)     Murax_0.jtagBridge_1_.jtag_tap_bypass.C     -                 Murax_0.jtagBridge_1_.un1_io_jtag_tck.I[0](inv)
===================================================================================================================================================================================================================================================================
