// Seed: 1410545427
module module_0 (
    input uwire id_0,
    output tri id_1
    , id_11,
    input wand id_2,
    input supply1 id_3,
    input uwire id_4,
    output wand id_5,
    input tri1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wand id_9
);
  wire id_12;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1#(.id_6(1), .id_7(1'b0)),
    input  wire id_2,
    input  wand id_3,
    input  tri0 id_4
);
  wire id_8, id_9;
  wire id_10;
  wire id_11;
  always begin : LABEL_0
    #1;
    id_9 = id_10;
  end
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_1,
      id_4,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire id_14;
  wire id_15;
endmodule
