<stg><name>Conv</name>


<trans_list>

<trans id="453" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="46" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="53" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3952218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="56" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3952218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="61" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="73" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:0 %lhs_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:2 %indvar_flatten12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %cout = alloca i32 1

]]></Node>
<StgValue><ssdm name="cout"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:4 %indvar_flatten51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten51"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:5 %feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out

]]></Node>
<StgValue><ssdm name="feature_out_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:6 %bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:7 %W_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W

]]></Node>
<StgValue><ssdm name="W_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:8 %feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in

]]></Node>
<StgValue><ssdm name="feature_in_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %relu_en_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %relu_en

]]></Node>
<StgValue><ssdm name="relu_en_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:10 %mode_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %mode

]]></Node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:11 %Sy_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sy

]]></Node>
<StgValue><ssdm name="Sy_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:12 %Sx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Sx

]]></Node>
<StgValue><ssdm name="Sx_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:13 %Ky_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Ky

]]></Node>
<StgValue><ssdm name="Ky_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:14 %Kx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Kx

]]></Node>
<StgValue><ssdm name="Kx_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:15 %CHout_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHout

]]></Node>
<StgValue><ssdm name="CHout_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:16 %Win_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Win

]]></Node>
<StgValue><ssdm name="Win_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:17 %Hin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Hin

]]></Node>
<StgValue><ssdm name="Hin_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %CHin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHin

]]></Node>
<StgValue><ssdm name="CHin_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:19 %sum_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_2_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:121 %store_ln41 = store i48 0, i48 %indvar_flatten51

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:122 %store_ln41 = store i16 0, i16 %cout

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:123 %store_ln41 = store i32 0, i32 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:124 %store_ln41 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:125 %store_ln41 = store i16 0, i16 %lhs_V_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:62 %zext_ln1559 = zext i8 %Kx_read

]]></Node>
<StgValue><ssdm name="zext_ln1559"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:63 %add_ln1559 = add i9 %zext_ln1559, i9 511

]]></Node>
<StgValue><ssdm name="add_ln1559"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry_ifconv:64 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1559, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:65 %sub_ln1559 = sub i9 1, i9 %zext_ln1559

]]></Node>
<StgValue><ssdm name="sub_ln1559"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:66 %trunc_ln1559_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1559, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln1559_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:67 %sub_ln1559_1 = sub i8 0, i8 %trunc_ln1559_1

]]></Node>
<StgValue><ssdm name="sub_ln1559_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:68 %trunc_ln1559_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1559, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln1559_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:69 %pad_x_V = select i1 %tmp_4, i8 %sub_ln1559_1, i8 %trunc_ln1559_2

]]></Node>
<StgValue><ssdm name="pad_x_V"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:70 %zext_ln1559_1 = zext i8 %Ky_read

]]></Node>
<StgValue><ssdm name="zext_ln1559_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:71 %add_ln1559_1 = add i9 %zext_ln1559_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln1559_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1559_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:73 %sub_ln1559_2 = sub i9 1, i9 %zext_ln1559_1

]]></Node>
<StgValue><ssdm name="sub_ln1559_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:74 %trunc_ln1559_4 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1559_2, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln1559_4"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:75 %sub_ln1559_3 = sub i8 0, i8 %trunc_ln1559_4

]]></Node>
<StgValue><ssdm name="sub_ln1559_3"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:76 %trunc_ln1559_5 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln1559_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln1559_5"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:77 %pad_y_V = select i1 %tmp_5, i8 %sub_ln1559_3, i8 %trunc_ln1559_5

]]></Node>
<StgValue><ssdm name="pad_y_V"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:78 %pad_x_V_1 = select i1 %mode_read, i8 %pad_x_V, i8 0

]]></Node>
<StgValue><ssdm name="pad_x_V_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:79 %pad_y_V_1 = select i1 %mode_read, i8 %pad_y_V, i8 0

]]></Node>
<StgValue><ssdm name="pad_y_V_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry_ifconv:80 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_x_V_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="9">
<![CDATA[
entry_ifconv:81 %zext_ln1559_2 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1559_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:82 %zext_ln1559_3 = zext i16 %Win_read

]]></Node>
<StgValue><ssdm name="zext_ln1559_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:83 %add_ln1559_2 = add i17 %zext_ln1559_2, i17 %zext_ln1559_3

]]></Node>
<StgValue><ssdm name="add_ln1559_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry_ifconv:91 %shl_ln1559_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %pad_y_V_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1559_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="9">
<![CDATA[
entry_ifconv:92 %zext_ln1559_7 = zext i9 %shl_ln1559_1

]]></Node>
<StgValue><ssdm name="zext_ln1559_7"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:93 %zext_ln1559_8 = zext i16 %Hin_read

]]></Node>
<StgValue><ssdm name="zext_ln1559_8"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:94 %add_ln1559_3 = add i17 %zext_ln1559_7, i17 %zext_ln1559_8

]]></Node>
<StgValue><ssdm name="add_ln1559_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:84 %zext_ln1559_4 = zext i17 %add_ln1559_2

]]></Node>
<StgValue><ssdm name="zext_ln1559_4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="8">
<![CDATA[
entry_ifconv:85 %zext_ln1559_5 = zext i8 %Kx_read

]]></Node>
<StgValue><ssdm name="zext_ln1559_5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:86 %sub_ln1559_4 = sub i18 %zext_ln1559_4, i18 %zext_ln1559_5

]]></Node>
<StgValue><ssdm name="sub_ln1559_4"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="8">
<![CDATA[
entry_ifconv:87 %zext_ln1559_6 = zext i8 %Sx_read

]]></Node>
<StgValue><ssdm name="zext_ln1559_6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="22" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:95 %zext_ln1559_9 = zext i17 %add_ln1559_3

]]></Node>
<StgValue><ssdm name="zext_ln1559_9"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="8">
<![CDATA[
entry_ifconv:96 %zext_ln1559_10 = zext i8 %Ky_read

]]></Node>
<StgValue><ssdm name="zext_ln1559_10"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:97 %sub_ln1559_5 = sub i18 %zext_ln1559_9, i18 %zext_ln1559_10

]]></Node>
<StgValue><ssdm name="sub_ln1559_5"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="8">
<![CDATA[
entry_ifconv:98 %zext_ln1559_11 = zext i8 %Sy_read

]]></Node>
<StgValue><ssdm name="zext_ln1559_11"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="22" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="21" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="21" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="20" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="20" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="19" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="19" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="18" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="18" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="17" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="17" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="16" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="16" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="147" st_id="10" stage="15" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="15" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="149" st_id="11" stage="14" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="14" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="13" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="13" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="12" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="12" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="155" st_id="14" stage="11" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="11" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="157" st_id="15" stage="10" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="10" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="159" st_id="16" stage="9" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="9" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="161" st_id="17" stage="8" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="8" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="163" st_id="18" stage="7" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="7" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="165" st_id="19" stage="6" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="6" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="167" st_id="20" stage="5" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="5" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="4" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="4" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="171" st_id="22" stage="3" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="3" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="2" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="2" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="175" st_id="24" stage="1" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:88 %sdiv_ln1559 = sdiv i18 %sub_ln1559_4, i18 %zext_ln1559_6

]]></Node>
<StgValue><ssdm name="sdiv_ln1559"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:89 %trunc_ln232 = trunc i16 %sdiv_ln1559

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:90 %Wout_V = add i16 %trunc_ln232, i16 1

]]></Node>
<StgValue><ssdm name="Wout_V"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:99 %sdiv_ln1559_1 = sdiv i18 %sub_ln1559_5, i18 %zext_ln1559_11

]]></Node>
<StgValue><ssdm name="sdiv_ln1559_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:100 %trunc_ln232_1 = trunc i16 %sdiv_ln1559_1

]]></Node>
<StgValue><ssdm name="trunc_ln232_1"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:101 %Hout_V = add i16 %trunc_ln232_1, i16 1

]]></Node>
<StgValue><ssdm name="Hout_V"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:112 %Wout_V_cast = zext i16 %Wout_V

]]></Node>
<StgValue><ssdm name="Wout_V_cast"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:116 %zext_ln6_1 = zext i16 %Hout_V

]]></Node>
<StgValue><ssdm name="zext_ln6_1"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:117 %mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="mul_ln6_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:117 %mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="mul_ln6_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="185" st_id="27" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:117 %mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="mul_ln6_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="186" st_id="28" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:117 %mul_ln6_1 = mul i32 %zext_ln6_1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="mul_ln6_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:109 %CHout_cast = zext i16 %CHout_read

]]></Node>
<StgValue><ssdm name="CHout_cast"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="48" op_0_bw="32">
<![CDATA[
entry_ifconv:118 %zext_ln6_2 = zext i32 %mul_ln6_1

]]></Node>
<StgValue><ssdm name="zext_ln6_2"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:119 %mul_ln6_2 = mul i48 %CHout_cast, i48 %zext_ln6_2

]]></Node>
<StgValue><ssdm name="mul_ln6_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="190" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:20 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHin

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Hin

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Win

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry_ifconv:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHout

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHout, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry_ifconv:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Kx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry_ifconv:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Ky

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry_ifconv:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry_ifconv:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Sy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Sy, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mode

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu_en

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu_en, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:102 %rhs_V_5 = zext i8 %Sy_read

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:103 %conv3_i12_i542 = zext i8 %pad_y_V_1

]]></Node>
<StgValue><ssdm name="conv3_i12_i542"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:104 %zext_ln1541 = zext i8 %Sx_read

]]></Node>
<StgValue><ssdm name="zext_ln1541"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:105 %zext_ln1541_1 = zext i8 %pad_x_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1541_1"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:106 %conv_i_i394 = zext i16 %CHin_read

]]></Node>
<StgValue><ssdm name="conv_i_i394"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="48" op_0_bw="16">
<![CDATA[
entry_ifconv:107 %rhs_V_2 = zext i16 %Win_read

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:108 %Kx_cast7 = zext i8 %Kx_read

]]></Node>
<StgValue><ssdm name="Kx_cast7"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:110 %CHin_cast10 = zext i16 %CHin_read

]]></Node>
<StgValue><ssdm name="CHin_cast10"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:111 %CHout_cast6 = zext i16 %CHout_read

]]></Node>
<StgValue><ssdm name="CHout_cast6"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:113 %cmp_i_i3952218 = icmp_eq  i16 %CHin_read, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_i3952218"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="8">
<![CDATA[
entry_ifconv:114 %zext_ln6 = zext i8 %Ky_read

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:115 %mul_ln6 = mul i16 %zext_ln6, i16 %Kx_cast7

]]></Node>
<StgValue><ssdm name="mul_ln6"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:119 %mul_ln6_2 = mul i48 %CHout_cast, i48 %zext_ln6_2

]]></Node>
<StgValue><ssdm name="mul_ln6_2"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:120 %icmp_ln1073 = icmp_eq  i16 %Wout_V, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
entry_ifconv:126 %br_ln41 = br void %VITIS_LOOP_48_4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="247" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_4:0 %i_3 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_48_4:8 %i_cast = zext i16 %i_3

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_48_4:9 %ret_V = mul i32 %i_cast, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="250" st_id="32" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_48_4:9 %ret_V = mul i32 %i_cast, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="251" st_id="33" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_48_4:9 %ret_V = mul i32 %i_cast, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="252" st_id="34" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_48_4:9 %ret_V = mul i32 %i_cast, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="32">
<![CDATA[
VITIS_LOOP_48_4:10 %ret_V_cast = zext i32 %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_48_4:11 %mul_i = mul i48 %ret_V_cast, i48 %CHout_cast

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_48_4:11 %mul_i = mul i48 %ret_V_cast, i48 %CHout_cast

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="256" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_4:1 %cout_1 = load i16 %cout

]]></Node>
<StgValue><ssdm name="cout_1"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_4:2 %indvar_flatten51_load = load i48 %indvar_flatten51

]]></Node>
<StgValue><ssdm name="indvar_flatten51_load"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="16">
<![CDATA[
VITIS_LOOP_48_4:3 %zext_ln1073 = zext i16 %cout_1

]]></Node>
<StgValue><ssdm name="zext_ln1073"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
VITIS_LOOP_48_4:4 %tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %cout_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_48_4:5 %p_cast18 = zext i18 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_48_4:6 %empty = add i64 %p_cast18, i64 %bias_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_48_4:7 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_48_4:12 %add_ln587 = add i48 %mul_i, i48 %zext_ln1073

]]></Node>
<StgValue><ssdm name="add_ln587"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_48_4:13 %icmp_ln1073_1 = icmp_eq  i48 %indvar_flatten51_load, i48 %mul_ln6_2

]]></Node>
<StgValue><ssdm name="icmp_ln1073_1"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
VITIS_LOOP_48_4:14 %add_ln1073_1 = add i48 %indvar_flatten51_load, i48 1

]]></Node>
<StgValue><ssdm name="add_ln1073_1"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_48_4:15 %br_ln1073 = br i1 %icmp_ln1073_1, void %for.inc106.loopexit, void %for.end108.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc106.loopexit:0 %lhs_V_1_load = load i16 %lhs_V_1

]]></Node>
<StgValue><ssdm name="lhs_V_1_load"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc106.loopexit:1 %indvar_flatten12_load_1 = load i32 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="indvar_flatten12_load_1"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.loopexit:4 %icmp_ln1073_2 = icmp_eq  i32 %indvar_flatten12_load_1, i32 %mul_ln6_1

]]></Node>
<StgValue><ssdm name="icmp_ln1073_2"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:6 %add_ln41 = add i16 %cout_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
for.inc106.loopexit:10 %p_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln41, i2 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="18">
<![CDATA[
for.inc106.loopexit:11 %p_cast18_mid1 = zext i18 %p_mid

]]></Node>
<StgValue><ssdm name="p_cast18_mid1"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc106.loopexit:12 %p_mid129 = add i64 %p_cast18_mid1, i64 %bias_read

]]></Node>
<StgValue><ssdm name="p_mid129"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106.loopexit:13 %p_cast_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid129, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast_mid1"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.inc106.loopexit:14 %select_ln1073_2 = select i1 %icmp_ln1073_2, i62 %p_cast_mid1, i62 %p_cast

]]></Node>
<StgValue><ssdm name="select_ln1073_2"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="62">
<![CDATA[
for.inc106.loopexit:15 %sext_ln1073 = sext i62 %select_ln1073_2

]]></Node>
<StgValue><ssdm name="sext_ln1073"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc106.loopexit:16 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1073

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:23 %icmp_ln1073_3 = icmp_eq  i16 %lhs_V_1_load, i16 %Wout_V

]]></Node>
<StgValue><ssdm name="icmp_ln1073_3"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc106.loopexit:24 %select_ln1073_5 = select i1 %icmp_ln1073_2, i1 %icmp_ln1073, i1 %icmp_ln1073_3

]]></Node>
<StgValue><ssdm name="select_ln1073_5"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc106.loopexit:27 %or_ln43 = or i1 %select_ln1073_5, i1 %icmp_ln1073_2

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc106.loopexit:28 %select_ln43 = select i1 %or_ln43, i16 0, i16 %lhs_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:40 %mul_ln1541 = mul i16 %select_ln43, i16 %zext_ln1541

]]></Node>
<StgValue><ssdm name="mul_ln1541"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0">
<![CDATA[
for.end108.loopexit:0 %ret_ln79 = ret

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="284" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc106.loopexit:5 %select_ln1073 = select i1 %icmp_ln1073_2, i16 0, i16 %i_3

]]></Node>
<StgValue><ssdm name="select_ln1073"/></StgValue>
</operation>

<operation id="285" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.loopexit:17 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="286" st_id="38" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_2" val="0"/>
<literal name="select_ln1073_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:20 %ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_1273"/></StgValue>
</operation>

<operation id="287" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:25 %i_4 = add i16 %select_ln1073, i16 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="288" st_id="38" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:29 %ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_12_mid1"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="16">
<![CDATA[
for.inc106.loopexit:32 %i_cast_mid1 = zext i16 %i_4

]]></Node>
<StgValue><ssdm name="i_cast_mid1"/></StgValue>
</operation>

<operation id="290" st_id="38" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.loopexit:33 %ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_mid1"/></StgValue>
</operation>

<operation id="291" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc106.loopexit:38 %select_ln1073_6 = select i1 %select_ln1073_5, i16 %i_4, i16 %select_ln1073

]]></Node>
<StgValue><ssdm name="select_ln1073_6"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:40 %mul_ln1541 = mul i16 %select_ln43, i16 %zext_ln1541

]]></Node>
<StgValue><ssdm name="mul_ln1541"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="293" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.loopexit:17 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="294" st_id="39" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_2" val="0"/>
<literal name="select_ln1073_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:20 %ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_1273"/></StgValue>
</operation>

<operation id="295" st_id="39" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:29 %ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_12_mid1"/></StgValue>
</operation>

<operation id="296" st_id="39" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.loopexit:33 %ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_mid1"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:40 %mul_ln1541 = mul i16 %select_ln43, i16 %zext_ln1541

]]></Node>
<StgValue><ssdm name="mul_ln1541"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:41 %sub_ln1541 = sub i16 %mul_ln1541, i16 %zext_ln1541_1

]]></Node>
<StgValue><ssdm name="sub_ln1541"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="299" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.loopexit:17 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="300" st_id="40" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_2" val="0"/>
<literal name="select_ln1073_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:20 %ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_1273"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:29 %ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_12_mid1"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.loopexit:33 %ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_mid1"/></StgValue>
</operation>

<operation id="303" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:41 %sub_ln1541 = sub i16 %mul_ln1541, i16 %zext_ln1541_1

]]></Node>
<StgValue><ssdm name="sub_ln1541"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="304" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.loopexit:17 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_2" val="0"/>
<literal name="select_ln1073_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:20 %ret_V_1273 = mul i16 %i_3, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_1273"/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc106.loopexit:21 %select_ln1073_3 = select i1 %icmp_ln1073_2, i16 0, i16 %ret_V_1273

]]></Node>
<StgValue><ssdm name="select_ln1073_3"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:29 %ret_V_12_mid1 = mul i16 %i_4, i16 %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_12_mid1"/></StgValue>
</operation>

<operation id="308" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc106.loopexit:30 %select_ln43_1 = select i1 %select_ln1073_5, i16 %ret_V_12_mid1, i16 %select_ln1073_3

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="309" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc106.loopexit:31 %sub_ln43 = sub i16 %select_ln43_1, i16 %conv3_i12_i542

]]></Node>
<StgValue><ssdm name="sub_ln43"/></StgValue>
</operation>

<operation id="310" st_id="41" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.loopexit:33 %ret_V_mid1 = mul i32 %i_cast_mid1, i32 %Wout_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_mid1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="311" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.loopexit:17 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="312" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="48" op_0_bw="32">
<![CDATA[
for.inc106.loopexit:34 %ret_V_cast_mid1 = zext i32 %ret_V_mid1

]]></Node>
<StgValue><ssdm name="ret_V_cast_mid1"/></StgValue>
</operation>

<operation id="313" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc106.loopexit:35 %mul_i_mid1 = mul i48 %ret_V_cast_mid1, i48 %CHout_cast

]]></Node>
<StgValue><ssdm name="mul_i_mid1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="314" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.loopexit:17 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc106.loopexit:35 %mul_i_mid1 = mul i48 %ret_V_cast_mid1, i48 %CHout_cast

]]></Node>
<StgValue><ssdm name="mul_i_mid1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="316" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc106.loopexit:7 %select_ln1073_1 = select i1 %icmp_ln1073_2, i16 %add_ln41, i16 %cout_1

]]></Node>
<StgValue><ssdm name="select_ln1073_1"/></StgValue>
</operation>

<operation id="317" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_2" val="1"/>
<literal name="select_ln1073_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="48" op_0_bw="16">
<![CDATA[
for.inc106.loopexit:8 %zext_ln1073_1 = zext i16 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln1073_1"/></StgValue>
</operation>

<operation id="318" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="48" op_0_bw="16">
<![CDATA[
for.inc106.loopexit:9 %select_ln1073_2_cast = zext i16 %select_ln1073_1

]]></Node>
<StgValue><ssdm name="select_ln1073_2_cast"/></StgValue>
</operation>

<operation id="319" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.loopexit:17 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="320" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
for.inc106.loopexit:22 %select_ln1073_4 = select i1 %icmp_ln1073_2, i48 %zext_ln1073_1, i48 %add_ln587

]]></Node>
<StgValue><ssdm name="select_ln1073_4"/></StgValue>
</operation>

<operation id="321" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln1073_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc106.loopexit:36 %add_ln587_2 = add i48 %mul_i_mid1, i48 %select_ln1073_2_cast

]]></Node>
<StgValue><ssdm name="add_ln587_2"/></StgValue>
</operation>

<operation id="322" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
for.inc106.loopexit:37 %select_ln43_2 = select i1 %select_ln1073_5, i48 %add_ln587_2, i48 %select_ln1073_4

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="323" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc106.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="324" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc106.loopexit:3 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4261413375, i64 0

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="325" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc106.loopexit:18 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="326" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.inc106.loopexit:19 %bitcast_ln1073 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln1073"/></StgValue>
</operation>

<operation id="327" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc106.loopexit:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_2_VITIS_LOOP_45_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="328" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc106.loopexit:39 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="329" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
for.inc106.loopexit:42 %br_ln48 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="330" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.body46:0 %indvar_flatten = phi i16 0, void %for.inc106.loopexit, i16 %add_ln1073_2, void %for.inc81

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="331" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body46:1 %ii = phi i8 0, void %for.inc106.loopexit, i8 %select_ln47_2, void %for.inc81

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="332" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body46:2 %jj_1 = phi i8 0, void %for.inc106.loopexit, i8 %jj, void %for.inc81

]]></Node>
<StgValue><ssdm name="jj_1"/></StgValue>
</operation>

<operation id="333" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body46:3 %sum_1 = phi i32 0, void %for.inc106.loopexit, i32 %sum_3, void %for.inc81

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="334" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="8">
<![CDATA[
for.body46:4 %ii_cast19 = zext i8 %ii

]]></Node>
<StgValue><ssdm name="ii_cast19"/></StgValue>
</operation>

<operation id="335" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body46:5 %h_V = add i16 %sub_ln43, i16 %ii_cast19

]]></Node>
<StgValue><ssdm name="h_V"/></StgValue>
</operation>

<operation id="336" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="16">
<![CDATA[
for.body46:6 %h_V_cast = sext i16 %h_V

]]></Node>
<StgValue><ssdm name="h_V_cast"/></StgValue>
</operation>

<operation id="337" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body46:7 %icmp_ln54 = icmp_slt  i17 %h_V_cast, i17 %zext_ln1559_8

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="338" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body46:8 %icmp_ln1073_4 = icmp_eq  i16 %indvar_flatten, i16 %mul_ln6

]]></Node>
<StgValue><ssdm name="icmp_ln1073_4"/></StgValue>
</operation>

<operation id="339" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body46:9 %add_ln1073_2 = add i16 %indvar_flatten, i16 1

]]></Node>
<StgValue><ssdm name="add_ln1073_2"/></StgValue>
</operation>

<operation id="340" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body46:10 %br_ln1073 = br i1 %icmp_ln1073_4, void %for.inc84.loopexit, void %for.end86.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>

<operation id="341" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84.loopexit:1 %icmp_ln1073_6 = icmp_eq  i8 %jj_1, i8 %Kx_read

]]></Node>
<StgValue><ssdm name="icmp_ln1073_6"/></StgValue>
</operation>

<operation id="342" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84.loopexit:3 %add_ln48 = add i8 %ii, i8 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="343" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="8">
<![CDATA[
for.inc84.loopexit:4 %ii_cast19_mid1 = zext i8 %add_ln48

]]></Node>
<StgValue><ssdm name="ii_cast19_mid1"/></StgValue>
</operation>

<operation id="344" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc84.loopexit:5 %h_V_mid1 = add i16 %sub_ln43, i16 %ii_cast19_mid1

]]></Node>
<StgValue><ssdm name="h_V_mid1"/></StgValue>
</operation>

<operation id="345" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc84.loopexit:6 %select_ln47_1 = select i1 %icmp_ln1073_6, i16 %h_V_mid1, i16 %h_V

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="346" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="16">
<![CDATA[
for.inc84.loopexit:7 %h_V_cast_mid1 = sext i16 %h_V_mid1

]]></Node>
<StgValue><ssdm name="h_V_cast_mid1"/></StgValue>
</operation>

<operation id="347" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="16">
<![CDATA[
for.inc84.loopexit:8 %sext_ln47 = sext i16 %select_ln47_1

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="348" st_id="46" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:9 %mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="349" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc84.loopexit:12 %select_ln47_2 = select i1 %icmp_ln1073_6, i8 %add_ln48, i8 %ii

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="350" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc84.loopexit:17 %icmp_ln54_1 = icmp_slt  i17 %h_V_cast_mid1, i17 %zext_ln1559_8

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="351" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
<literal name="icmp_ln1073_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end86.loopexit:0 %indvar_flatten12_load = load i32 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="indvar_flatten12_load"/></StgValue>
</operation>

<operation id="352" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:1 %sum = fadd i32 %sum_1, i32 %bitcast_ln1073

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="353" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="16">
<![CDATA[
for.end86.loopexit:11 %zext_ln1540 = zext i16 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln1540"/></StgValue>
</operation>

<operation id="354" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:12 %ret_V_1 = mul i32 %zext_ln1540, i32 %CHout_cast6

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="355" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end86.loopexit:25 %j = add i16 %select_ln43, i16 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="356" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
<literal name="icmp_ln1073_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:26 %add_ln1073 = add i32 %indvar_flatten12_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1073"/></StgValue>
</operation>

<operation id="357" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end86.loopexit:27 %select_ln1073_7 = select i1 %icmp_ln1073_2, i32 1, i32 %add_ln1073

]]></Node>
<StgValue><ssdm name="select_ln1073_7"/></StgValue>
</operation>

<operation id="358" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end86.loopexit:28 %store_ln45 = store i48 %add_ln1073_1, i48 %indvar_flatten51

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end86.loopexit:29 %store_ln45 = store i16 %select_ln1073_1, i16 %cout

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="360" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end86.loopexit:30 %store_ln45 = store i32 %select_ln1073_7, i32 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="361" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end86.loopexit:31 %store_ln45 = store i16 %select_ln1073_6, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="362" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end86.loopexit:32 %store_ln45 = store i16 %j, i16 %lhs_V_1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="363" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc84.loopexit:2 %select_ln47 = select i1 %icmp_ln1073_6, i8 0, i8 %jj_1

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="364" st_id="47" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:9 %mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="365" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8">
<![CDATA[
for.inc84.loopexit:13 %zext_ln47_2 = zext i8 %select_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="366" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc84.loopexit:14 %mul_ln47_2 = mul i16 %zext_ln47_2, i16 %Kx_cast7

]]></Node>
<StgValue><ssdm name="mul_ln47_2"/></StgValue>
</operation>

<operation id="367" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc84.loopexit:18 %select_ln47_3 = select i1 %icmp_ln1073_6, i1 %icmp_ln54_1, i1 %icmp_ln54

]]></Node>
<StgValue><ssdm name="select_ln47_3"/></StgValue>
</operation>

<operation id="368" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="8">
<![CDATA[
for.inc84.loopexit:20 %zext_ln232 = zext i8 %select_ln47

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="369" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc84.loopexit:21 %w_V = add i16 %sub_ln1541, i16 %zext_ln232

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="370" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="16">
<![CDATA[
for.inc84.loopexit:23 %sext_ln232_1 = sext i16 %w_V

]]></Node>
<StgValue><ssdm name="sext_ln232_1"/></StgValue>
</operation>

<operation id="371" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc84.loopexit:30 %or_ln54 = or i16 %w_V, i16 %select_ln47_1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="372" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc84.loopexit:31 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %or_ln54, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="373" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84.loopexit:32 %xor_ln54 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="374" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc84.loopexit:33 %icmp_ln1073_5 = icmp_slt  i17 %sext_ln232_1, i17 %zext_ln1559_3

]]></Node>
<StgValue><ssdm name="icmp_ln1073_5"/></StgValue>
</operation>

<operation id="375" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84.loopexit:34 %and_ln54 = and i1 %icmp_ln1073_5, i1 %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="376" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84.loopexit:35 %and_ln54_1 = and i1 %and_ln54, i1 %select_ln47_3

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="377" st_id="48" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:9 %mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="378" st_id="49" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:9 %mul_ln47 = mul i32 %sext_ln47, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="379" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="48" op_0_bw="32">
<![CDATA[
for.inc84.loopexit:10 %sext_ln47_1 = sext i32 %mul_ln47

]]></Node>
<StgValue><ssdm name="sext_ln47_1"/></StgValue>
</operation>

<operation id="380" st_id="50" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc84.loopexit:11 %mul_ln47_1 = mul i48 %sext_ln47_1, i48 %rhs_V_2

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="381" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="16">
<![CDATA[
for.inc84.loopexit:15 %zext_ln47_1 = zext i16 %mul_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="382" st_id="50" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:16 %mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47_3"/></StgValue>
</operation>

<operation id="383" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="16">
<![CDATA[
for.inc84.loopexit:22 %sext_ln232 = sext i16 %w_V

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="384" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:24 %mul_ln232 = mul i32 %sext_ln232, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="385" st_id="51" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc84.loopexit:11 %mul_ln47_1 = mul i48 %sext_ln47_1, i48 %rhs_V_2

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="386" st_id="51" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:16 %mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47_3"/></StgValue>
</operation>

<operation id="387" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:24 %mul_ln232 = mul i32 %sext_ln232, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="388" st_id="52" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:16 %mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47_3"/></StgValue>
</operation>

<operation id="389" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:24 %mul_ln232 = mul i32 %sext_ln232, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="390" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="48" op_0_bw="32">
<![CDATA[
for.inc84.loopexit:25 %sext_ln232_2 = sext i32 %mul_ln232

]]></Node>
<StgValue><ssdm name="sext_ln232_2"/></StgValue>
</operation>

<operation id="391" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc84.loopexit:26 %add_ln232_1 = add i48 %mul_ln47_1, i48 %sext_ln232_2

]]></Node>
<StgValue><ssdm name="add_ln232_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="392" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_4_VITIS_LOOP_50_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="393" st_id="53" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.loopexit:16 %mul_ln47_3 = mul i32 %zext_ln47_1, i32 %conv_i_i394

]]></Node>
<StgValue><ssdm name="mul_ln47_3"/></StgValue>
</operation>

<operation id="394" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84.loopexit:19 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="395" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc84.loopexit:26 %add_ln232_1 = add i48 %mul_ln47_1, i48 %sext_ln232_2

]]></Node>
<StgValue><ssdm name="add_ln232_1"/></StgValue>
</operation>

<operation id="396" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="50" op_0_bw="50" op_1_bw="48" op_2_bw="2">
<![CDATA[
for.inc84.loopexit:27 %shl_ln2 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln232_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="397" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="50">
<![CDATA[
for.inc84.loopexit:28 %sext_ln232_3 = sext i50 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln232_3"/></StgValue>
</operation>

<operation id="398" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.loopexit:29 %add_ln232_2 = add i64 %sext_ln232_3, i64 %feature_in_read

]]></Node>
<StgValue><ssdm name="add_ln232_2"/></StgValue>
</operation>

<operation id="399" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84.loopexit:36 %br_ln54 = br i1 %and_ln54_1, void %for.inc81, void %Input_Channel

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="400" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="8">
<![CDATA[
Input_Channel:0 %trunc_ln232_2_cast = zext i8 %select_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln232_2_cast"/></StgValue>
</operation>

<operation id="401" st_id="53" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Input_Channel:1 %ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="402" st_id="54" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Input_Channel:1 %ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="403" st_id="55" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Input_Channel:1 %ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="404" st_id="56" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Input_Channel:1 %ret_V_2 = mul i24 %trunc_ln232_2_cast, i24 %CHin_cast10

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="405" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="24">
<![CDATA[
Input_Channel:2 %zext_ln47 = zext i24 %ret_V_2

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Input_Channel:3 %br_ln57 = br i1 %cmp_i_i3952218, void %for.body63.lr.ph, void %for.inc81

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="407" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3952218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body63.lr.ph:0 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln232_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="408" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i3952218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body63.lr.ph:1 %tmp = add i32 %mul_ln47_3, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="409" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="48" op_0_bw="32">
<![CDATA[
for.body63.lr.ph:2 %tmp_cast = zext i32 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body63.lr.ph:3 %tmp13 = mul i48 %tmp_cast, i48 %CHout_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="411" st_id="58" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body63.lr.ph:3 %tmp13 = mul i48 %tmp_cast, i48 %CHout_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="412" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="62" op_5_bw="16" op_6_bw="16" op_7_bw="48" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body63.lr.ph:4 %call_ln57 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i32 %gmem, i16 %CHin_read, i62 %trunc_ln4, i16 %CHout_read, i16 %select_ln1073_1, i48 %tmp13, i64 %W_read, i32 %sum_2_loc

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="413" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="62" op_5_bw="16" op_6_bw="16" op_7_bw="48" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body63.lr.ph:4 %call_ln57 = call void @Conv_Pipeline_Input_Channel, i32 %sum_1, i32 %gmem, i16 %CHin_read, i62 %trunc_ln4, i16 %CHout_read, i16 %select_ln1073_1, i48 %tmp13, i64 %W_read, i32 %sum_2_loc

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="414" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln54_1" val="1"/>
<literal name="cmp_i_i3952218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body63.lr.ph:5 %sum_2_loc_load = load i32 %sum_2_loc

]]></Node>
<StgValue><ssdm name="sum_2_loc_load"/></StgValue>
</operation>

<operation id="415" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln54_1" val="1"/>
<literal name="cmp_i_i3952218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
for.body63.lr.ph:6 %br_ln0 = br void %for.inc81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="416" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc81:0 %sum_3 = phi i32 %sum_2_loc_load, void %for.body63.lr.ph, i32 %sum_1, void %Input_Channel, i32 %sum_1, void %for.inc84.loopexit

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="417" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc81:1 %jj = add i8 %select_ln47, i8 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="418" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
for.inc81:2 %br_ln50 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="419" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:1 %sum = fadd i32 %sum_1, i32 %bitcast_ln1073

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="420" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:12 %ret_V_1 = mul i32 %zext_ln1540, i32 %CHout_cast6

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="421" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:1 %sum = fadd i32 %sum_1, i32 %bitcast_ln1073

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="422" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:12 %ret_V_1 = mul i32 %zext_ln1540, i32 %CHout_cast6

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="423" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="48" op_0_bw="32">
<![CDATA[
for.end86.loopexit:13 %zext_ln74 = zext i32 %ret_V_1

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="424" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.end86.loopexit:14 %add_ln74_1 = add i48 %select_ln43_2, i48 %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="425" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:1 %sum = fadd i32 %sum_1, i32 %bitcast_ln1073

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="426" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.end86.loopexit:14 %add_ln74_1 = add i48 %select_ln43_2, i48 %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="427" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="50" op_0_bw="50" op_1_bw="48" op_2_bw="2">
<![CDATA[
for.end86.loopexit:15 %shl_ln1 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln74_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="428" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="50">
<![CDATA[
for.end86.loopexit:16 %zext_ln74_1 = zext i50 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="429" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end86.loopexit:17 %add_ln74 = add i64 %zext_ln74_1, i64 %feature_out_read

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="430" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end86.loopexit:19 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="431" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="62">
<![CDATA[
for.end86.loopexit:20 %sext_ln74 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="432" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.end86.loopexit:21 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln74

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="433" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:1 %sum = fadd i32 %sum_1, i32 %bitcast_ln1073

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="434" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end86.loopexit:22 %gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="435" st_id="66" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:8 %tmp_2 = fcmp_olt  i32 %sum, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="436" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
for.end86.loopexit:2 %bitcast_ln71 = bitcast i32 %sum

]]></Node>
<StgValue><ssdm name="bitcast_ln71"/></StgValue>
</operation>

<operation id="437" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end86.loopexit:3 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln71, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="438" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="23" op_0_bw="32">
<![CDATA[
for.end86.loopexit:4 %trunc_ln71 = trunc i32 %bitcast_ln71

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="439" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end86.loopexit:5 %icmp_ln71 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="440" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end86.loopexit:6 %icmp_ln71_1 = icmp_eq  i23 %trunc_ln71, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="441" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end86.loopexit:7 %or_ln71 = or i1 %icmp_ln71_1, i1 %icmp_ln71

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="442" st_id="67" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end86.loopexit:8 %tmp_2 = fcmp_olt  i32 %sum, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="443" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end86.loopexit:9 %and_ln71_1 = and i1 %or_ln71, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln71_1"/></StgValue>
</operation>

<operation id="444" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end86.loopexit:10 %and_ln71 = and i1 %and_ln71_1, i1 %relu_en_read

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="445" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end86.loopexit:18 %select_ln74 = select i1 %and_ln71, i32 0, i32 %bitcast_ln71

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="446" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.end86.loopexit:23 %write_ln74 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %select_ln74, i4 15

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="447" st_id="69" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end86.loopexit:24 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="448" st_id="70" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end86.loopexit:24 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="449" st_id="71" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end86.loopexit:24 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="450" st_id="72" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end86.loopexit:24 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="451" st_id="73" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end86.loopexit:24 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="452" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
for.end86.loopexit:33 %br_ln45 = br void %VITIS_LOOP_48_4

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
