#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Joonyoung Seo
    tagline: Master candidate of CSDL, POSTECH in Korea
    avatar: KakaoTalk_20230804_142611177.jpg  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: jys2001@postech.ac.kr
    phone: 010 7740 0176
    citizenship: Korea
    website: 
    linkedin: 
    xing: 
    github: knife200
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: 
    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Normal



    interests:


career-profile:
    title: Career Profile
    summary: |
    Joonyoung Seo received the B.S. degree in Electrical Engineering in 2023 from POSTECH. He is currently the M.S. candidate in electrical engineering in 2023 from Pohang University of Science and Technology(POSTECH), Pohang, South Korea. 
    


education:
    - degree: BSc in Electrical Engineering
      university: POSTECH
      time: 2019 - 2023
      details: |
      
    - degree: MSc in Electrical Engineering
      university: POSTECH
      time: 2023 - Present
      details: |
      
experiences:
    - role: Intern
      time: 2022
      company: SK hynix
      details: | Researched and developed verification of SRAM with UVM(Universal Verification Methodology).



projects:
    title: Award
    assignments:
      - title: 3rd Prize in AIX Deep Learning Hardware Design Contest
        link: "#"
        tagline: "July 2022"
        
publications:
    title: Publications

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 30%

      - name: C++
        level: 30%
        
      - name: Matlab
        level: 30%

      - name: Verilog
        level: 20%

        
footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
