AMD_IS_APU,VAR_0
CHIP_TOPAZ,VAR_1
CP_RB_DOORBELL_CONTROL,VAR_2
CP_RB_DOORBELL_RANGE_LOWER,VAR_3
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK,VAR_4
DOORBELL_EN,VAR_5
DOORBELL_HIT,VAR_6
DOORBELL_OFFSET,VAR_7
DOORBELL_RANGE_LOWER,VAR_8
REG_SET_FIELD,FUNC_0
RREG32,FUNC_1
WREG32,FUNC_2
mmCP_RB_DOORBELL_CONTROL,VAR_9
mmCP_RB_DOORBELL_RANGE_LOWER,VAR_10
mmCP_RB_DOORBELL_RANGE_UPPER,VAR_11
gfx_v8_0_set_cpg_door_bell,FUNC_3
adev,VAR_12
ring,VAR_13
tmp,VAR_14
