

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:39:18 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.314 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     10|        -|        -|    -|
|Expression           |        -|      0|        0|     1345|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      488|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     10|      488|     1381|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_9s_11s_9s_17_1_1_U2      |myproject_am_addmul_9s_11s_9s_17_1_1      | i0 * (i1 + i2) |
    |myproject_am_addmul_9s_11s_9s_17_1_1_U8      |myproject_am_addmul_9s_11s_9s_17_1_1      | i0 * (i1 + i2) |
    |myproject_am_submul_11s_9s_9s_17_1_1_U10     |myproject_am_submul_11s_9s_9s_17_1_1      | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_9s_18s_21ns_21_1_1_U7  |myproject_mac_mul_sub_9s_18s_21ns_21_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_9s_18s_21ns_21_1_1_U1   |myproject_mac_muladd_9s_18s_21ns_21_1_1   |  i0 * i1 + i2  |
    |myproject_mul_mul_9s_11s_17_1_1_U5           |myproject_mul_mul_9s_11s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_11s_17_1_1_U9           |myproject_mul_mul_9s_11s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_12s_17_1_1_U6           |myproject_mul_mul_9s_12s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_18s_21_1_1_U4           |myproject_mul_mul_9s_18s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_9s_19s_21_1_1_U3           |myproject_mul_mul_9s_19s_21_1_1           |     i0 * i1    |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_737_p2           |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_12_fu_771_p2           |     *    |      0|  0|  49|           5|           9|
    |mul_ln1192_14_fu_821_p2           |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_15_fu_839_p2           |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_3_fu_557_p2            |     *    |      0|  0|  62|           9|          10|
    |mul_ln1192_9_fu_720_p2            |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_fu_207_p2              |     *    |      0|  0|  49|           9|           9|
    |r_V_13_fu_257_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_15_fu_325_p2                  |     *    |      0|  0|  62|           9|          10|
    |r_V_4_fu_335_p2                   |     *    |      0|  0|  49|           9|           9|
    |r_V_8_fu_397_p2                   |     *    |      0|  0|  49|           9|           9|
    |add_ln1192_11_fu_851_p2           |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_12_fu_868_p2           |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_1_fu_511_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_2_fu_540_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_3_fu_570_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_5_fu_640_p2            |     +    |      0|  0|  25|          25|          25|
    |add_ln1192_6_fu_653_p2            |     +    |      0|  0|  25|          25|          25|
    |add_ln1192_8_fu_749_p2            |     +    |      0|  0|  25|          21|          21|
    |add_ln1192_9_fu_785_p2            |     +    |      0|  0|  25|          21|          21|
    |ret_V_1_fu_703_p2                 |     +    |      0|  0|  25|          21|          25|
    |ret_V_2_fu_791_p2                 |     +    |      0|  0|  25|          16|          21|
    |ret_V_3_fu_908_p2                 |     +    |      0|  0|  25|          17|          21|
    |ret_V_5_fu_488_p2                 |     +    |      0|  0|  25|          20|          25|
    |ret_V_fu_593_p2                   |     +    |      0|  0|  25|          17|          21|
    |grp_fu_925_p2                     |     -    |      0|  0|  28|          21|          21|
    |r_V_16_fu_369_p2                  |     -    |      0|  0|  19|          12|          12|
    |r_V_17_fu_683_p2                  |     -    |      0|  0|  20|          13|          13|
    |r_V_20_fu_447_p2                  |     -    |      0|  0|  19|          12|          12|
    |ret_V_4_fu_469_p2                 |     -    |      0|  0|  32|          25|          25|
    |sub_ln1192_10_fu_833_p2           |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_11_fu_885_p2           |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_12_fu_902_p2           |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_13_fu_482_p2           |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_1_fu_523_p2            |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_2_fu_587_p2            |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_3_fu_627_p2            |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_4_fu_666_p2            |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_5_fu_697_p2            |     -    |      0|  0|  25|          25|          25|
    |sub_ln1192_7_fu_732_p2            |     -    |      0|  0|  28|          21|          21|
    |sub_ln1192_8_fu_765_p2            |     -    |      0|  0|  25|          21|          21|
    |sub_ln1192_9_fu_815_p2            |     -    |      0|  0|  28|           1|          21|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1345|         717|         766|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_1026      |   21|   0|   21|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |mul_ln1192_11_reg_1093   |   17|   0|   17|          0|
    |mul_ln1192_13_reg_1104   |   17|   0|   17|          0|
    |mul_ln1192_2_reg_1036    |   17|   0|   17|          0|
    |mul_ln1192_4_reg_1046    |   21|   0|   21|          0|
    |mul_ln1192_5_reg_1051    |   21|   0|   21|          0|
    |mul_ln1192_6_reg_1061    |   17|   0|   17|          0|
    |mul_ln1192_7_reg_1071    |   17|   0|   17|          0|
    |p_Val2_5_reg_1020        |    9|   0|    9|          0|
    |r_V_14_reg_1041          |    9|   0|   10|          1|
    |sext_ln1118_11_reg_1087  |   17|   0|   17|          0|
    |sext_ln1118_15_reg_1098  |   17|   0|   17|          0|
    |sext_ln1118_1_reg_1008   |   17|   0|   17|          0|
    |sext_ln1192_13_reg_1066  |   17|   0|   17|          0|
    |sext_ln1192_reg_1013     |   17|   0|   17|          0|
    |sub_ln1192_6_reg_1082    |   21|   0|   21|          0|
    |tmp_1_reg_996            |    9|   0|    9|          0|
    |tmp_2_reg_1002           |    9|   0|    9|          0|
    |tmp_5_reg_1076           |    9|   0|    9|          0|
    |trunc_ln1192_1_reg_1056  |   16|   0|   17|          1|
    |trunc_ln1192_reg_1031    |   17|   0|   17|          0|
    |trunc_ln708_4_reg_1109   |    9|   0|    9|          0|
    |x_V_ap_vld_preg          |    1|   0|    1|          0|
    |x_V_preg                 |  144|   0|  144|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  488|   0|  490|          2|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.31>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i144 %x_V_read to i9" [firmware/myproject.cpp:50]   --->   Operation 4 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i9 %tmp_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 7 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %trunc_ln1117 to i17" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %tmp_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 9 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.46ns)   --->   "%mul_ln1192 = mul i17 %sext_ln1118_1, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 10 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %tmp_2 to i17" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %p_Val2_5, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 14 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i17 %rhs_V to i21" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.81ns)   --->   "%sub_ln1192 = sub i21 %sext_ln1192_1, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 16 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i9 %tmp_1 to i12" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.46ns)   --->   "%r_V_13 = mul i18 %sext_ln1117, %sext_ln1117" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'r_V_13' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i18 %r_V_13 to i21" [firmware/myproject.cpp:50]   --->   Operation 19 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i9 %tmp_2 to i21" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i21 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 21 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i21 %mul_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i18 %r_V_13 to i17" [firmware/myproject.cpp:50]   --->   Operation 23 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_18 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 24 'bitconcatenate' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %r_V_18 to i12" [firmware/myproject.cpp:50]   --->   Operation 25 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%r_V = add i12 %sext_ln700, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%sext_ln1192_4 = sext i12 %r_V to i17" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i17 %sext_ln1192, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 28 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i9 %p_Val2_5 to i12" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %p_Val2_5 to i18" [firmware/myproject.cpp:51]   --->   Operation 30 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %p_Val2_5 to i19" [firmware/myproject.cpp:51]   --->   Operation 31 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i9 %tmp_1 to i21" [firmware/myproject.cpp:51]   --->   Operation 32 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:51]   --->   Operation 33 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_14 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 34 'bitconcatenate' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i10 %r_V_14 to i19" [firmware/myproject.cpp:51]   --->   Operation 35 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.70ns)   --->   "%r_V_15 = mul i19 %sext_ln1118_5, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 36 'mul' 'r_V_15' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i19 %r_V_15 to i21" [firmware/myproject.cpp:51]   --->   Operation 37 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i21 %sext_ln1192_8, %sext_ln1192_9" [firmware/myproject.cpp:51]   --->   Operation 38 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.46ns)   --->   "%r_V_4 = mul i18 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 39 'mul' 'r_V_4' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i18 %r_V_4 to i21" [firmware/myproject.cpp:51]   --->   Operation 40 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i9 %tmp_4 to i21" [firmware/myproject.cpp:51]   --->   Operation 41 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i21 %sext_ln1192_11, %sext_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 42 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i19 %r_V_15 to i17" [firmware/myproject.cpp:51]   --->   Operation 43 'trunc' 'trunc_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_5 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 44 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i11 %r_V_5 to i12" [firmware/myproject.cpp:51]   --->   Operation 45 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %r_V_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 46 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i17 %sext_ln1118_1, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 47 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.73ns)   --->   "%r_V_16 = sub i12 %sext_ln1118_7, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 48 'sub' 'r_V_16' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i12 %r_V_16 to i17" [firmware/myproject.cpp:51]   --->   Operation 49 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i9 %tmp_4 to i17" [firmware/myproject.cpp:51]   --->   Operation 50 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i17 %sext_ln1192_13, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 51 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:52]   --->   Operation 52 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i9 %tmp_5 to i18" [firmware/myproject.cpp:52]   --->   Operation 53 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.46ns)   --->   "%r_V_8 = mul i18 %sext_ln1118_10, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 54 'mul' 'r_V_8' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i18 %r_V_8 to i21" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_6)   --->   "%mul_ln1192_8 = mul i21 %sext_ln1192_11, %sext_ln1192_14" [firmware/myproject.cpp:52]   --->   Operation 56 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %p_Val2_5, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 57 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_6 = sub i21 %mul_ln1192_8, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 58 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i9 %tmp_5 to i17" [firmware/myproject.cpp:52]   --->   Operation 59 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i9 %tmp_5 to i12" [firmware/myproject.cpp:52]   --->   Operation 60 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_19 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_5, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 61 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %r_V_19 to i12" [firmware/myproject.cpp:52]   --->   Operation 62 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%r_V_9 = add i12 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 63 'add' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_11)   --->   "%sext_ln1118_14 = sext i12 %r_V_9 to i17" [firmware/myproject.cpp:52]   --->   Operation 64 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i17 %sext_ln1118_11, %sext_ln1118_14" [firmware/myproject.cpp:52]   --->   Operation 65 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i9 %p_Val2_5 to i17" [firmware/myproject.cpp:53]   --->   Operation 66 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_13 = mul i17 %sext_ln1118_15, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 67 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %r_V_16, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 68 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.73ns)   --->   "%r_V_20 = sub i12 %sext_ln1118_2, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 69 'sub' 'r_V_20' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %lhs_V to i25" [firmware/myproject.cpp:54]   --->   Operation 70 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %r_V_20, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 71 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i24 %rhs_V_8 to i25" [firmware/myproject.cpp:54]   --->   Operation 72 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.83ns)   --->   "%ret_V_4 = sub i25 %sext_ln703, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 73 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%r_V_12 = sub i12 %sext_ln1118_13, %sext_ln1118_12" [firmware/myproject.cpp:54]   --->   Operation 74 'sub' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%sext_ln1118_16 = sext i12 %r_V_12 to i17" [firmware/myproject.cpp:54]   --->   Operation 75 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_16 = mul i17 %sext_ln1118_11, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 76 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1192_15 = call i25 @_ssdm_op_BitConcatenate.i25.i17.i8(i17 %mul_ln1192_16, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 77 'bitconcatenate' 'shl_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_13 = sub i25 %ret_V_4, %shl_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 78 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i25 -458752, %sub_ln1192_13" [firmware/myproject.cpp:54]   --->   Operation 79 'add' 'ret_V_5' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %ret_V_5, i32 16, i32 24)" [firmware/myproject.cpp:54]   --->   Operation 80 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !133"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !139"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !145"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !151"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !157"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !163"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 90 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %trunc_ln1192, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 91 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_1 = add i21 %add_ln1192, %shl_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 92 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 93 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1192_1 = sub i21 %add_ln1192_1, %shl_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 94 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %tmp_1, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 95 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i20 %rhs_V_1 to i21" [firmware/myproject.cpp:50]   --->   Operation 96 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i21 %sub_ln1192_1, %sext_ln1192_5" [firmware/myproject.cpp:50]   --->   Operation 97 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 98 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i10 %r_V_2 to i17" [firmware/myproject.cpp:50]   --->   Operation 99 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.70ns)   --->   "%mul_ln1192_3 = mul i17 %sext_ln1192, %sext_ln1192_6" [firmware/myproject.cpp:50]   --->   Operation 100 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_3, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 101 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i21 %add_ln1192_2, %shl_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 102 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %tmp_2, i11 0)" [firmware/myproject.cpp:50]   --->   Operation 103 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i20 %rhs_V_2 to i21" [firmware/myproject.cpp:50]   --->   Operation 104 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i21 %add_ln1192_3, %sext_ln1192_7" [firmware/myproject.cpp:50]   --->   Operation 105 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V = add i21 -45056, %sub_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 106 'add' 'ret_V' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V, i32 12, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 108 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %r_V_14 to i13" [firmware/myproject.cpp:51]   --->   Operation 109 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i25 @_ssdm_op_BitConcatenate.i25.i21.i4(i21 %mul_ln1192_4, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 110 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i25 @_ssdm_op_BitConcatenate.i25.i21.i4(i21 %mul_ln1192_5, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 111 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i25 %shl_ln1192_5, %shl_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 112 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i25 @_ssdm_op_BitConcatenate.i25.i17.i8(i17 %trunc_ln1192_1, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 113 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln1192_5 = add i25 %sub_ln1192_3, %shl_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 114 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i25 @_ssdm_op_BitConcatenate.i25.i17.i8(i17 %mul_ln1192_6, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 115 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_6 = add i25 %add_ln1192_5, %shl_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 116 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i25 @_ssdm_op_BitConcatenate.i25.i17.i8(i17 %mul_ln1192_7, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 117 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1192_4 = sub i25 %add_ln1192_6, %shl_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 118 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_5, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 119 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i12 %shl_ln1118_6 to i13" [firmware/myproject.cpp:51]   --->   Operation 120 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.74ns)   --->   "%r_V_17 = sub i13 %sext_ln1118_9, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 121 'sub' 'r_V_17' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i13.i12(i13 %r_V_17, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 122 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i25 %sub_ln1192_4, %rhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 123 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i25 -851968, %sub_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 124 'add' 'ret_V_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %ret_V_1, i32 16, i32 24)" [firmware/myproject.cpp:51]   --->   Operation 125 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 126 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.46ns)   --->   "%mul_ln1192_9 = mul i17 %sext_ln1118_1, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 127 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_9, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 128 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.81ns)   --->   "%sub_ln1192_7 = sub i21 %sub_ln1192_6, %shl_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 129 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.46ns)   --->   "%mul_ln1192_10 = mul i17 %sext_ln1192, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 130 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_10, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 131 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i21 %sub_ln1192_7, %shl_ln1192_s" [firmware/myproject.cpp:52]   --->   Operation 132 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i9 %tmp_5 to i13" [firmware/myproject.cpp:52]   --->   Operation 133 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1192_10 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_11, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 134 'bitconcatenate' 'shl_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1192_8 = sub i21 %add_ln1192_8, %shl_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 135 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (1.46ns)   --->   "%mul_ln1192_12 = mul i13 29, %sext_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 136 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1192_11 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %mul_ln1192_12, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 137 'bitconcatenate' 'shl_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i21 %sub_ln1192_8, %shl_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 138 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 139 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i21 -20480, %add_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 139 'add' 'ret_V_2' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V_2, i32 12, i32 20)" [firmware/myproject.cpp:52]   --->   Operation 140 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 141 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1192_12 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_13, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 142 'bitconcatenate' 'shl_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.81ns)   --->   "%sub_ln1192_9 = sub i21 0, %shl_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 143 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (1.46ns)   --->   "%mul_ln1192_14 = mul i17 %sext_ln1192, %sext_ln1118_15" [firmware/myproject.cpp:53]   --->   Operation 144 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1192_13 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_14, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 145 'bitconcatenate' 'shl_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i21 %sub_ln1192_9, %shl_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 146 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (1.46ns)   --->   "%mul_ln1192_15 = mul i17 %sext_ln1192_13, %sext_ln1118_15" [firmware/myproject.cpp:53]   --->   Operation 147 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1192_14 = call i21 @_ssdm_op_BitConcatenate.i21.i17.i4(i17 %mul_ln1192_15, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 148 'bitconcatenate' 'shl_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_11 = add i21 %sub_ln1192_10, %shl_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 149 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %p_Val2_5, i9 0)" [firmware/myproject.cpp:53]   --->   Operation 150 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i18 %rhs_V_5 to i21" [firmware/myproject.cpp:53]   --->   Operation 151 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i21 %add_ln1192_11, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 152 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %tmp_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 153 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i19 %rhs_V_6 to i21" [firmware/myproject.cpp:53]   --->   Operation 154 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1192_11 = sub i21 %add_ln1192_12, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 155 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %tmp_5, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 156 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i19 %rhs_V_7 to i21" [firmware/myproject.cpp:53]   --->   Operation 157 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_12 = sub i21 %sub_ln1192_11, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 158 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i21 -32768, %sub_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 159 'add' 'ret_V_3' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V_3, i32 12, i32 20)" [firmware/myproject.cpp:53]   --->   Operation 160 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 161 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 163 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000]
trunc_ln1117       (trunc         ) [ 000]
tmp_1              (partselect    ) [ 011]
sext_ln1117        (sext          ) [ 000]
tmp_2              (partselect    ) [ 011]
sext_ln1118        (sext          ) [ 000]
sext_ln1118_1      (sext          ) [ 011]
mul_ln1192         (mul           ) [ 000]
shl_ln             (bitconcatenate) [ 000]
sext_ln1192        (sext          ) [ 011]
p_Val2_5           (partselect    ) [ 011]
rhs_V              (bitconcatenate) [ 000]
sext_ln1192_1      (sext          ) [ 000]
sub_ln1192         (sub           ) [ 000]
sext_ln700         (sext          ) [ 000]
r_V_13             (mul           ) [ 000]
sext_ln1192_2      (sext          ) [ 000]
sext_ln1192_3      (sext          ) [ 000]
mul_ln1192_1       (mul           ) [ 000]
add_ln1192         (add           ) [ 011]
trunc_ln1192       (trunc         ) [ 011]
r_V_18             (bitconcatenate) [ 000]
sext_ln1118_2      (sext          ) [ 000]
r_V                (add           ) [ 000]
sext_ln1192_4      (sext          ) [ 000]
mul_ln1192_2       (mul           ) [ 011]
sext_ln1118_3      (sext          ) [ 000]
sext_ln1118_4      (sext          ) [ 000]
sext_ln1118_5      (sext          ) [ 000]
sext_ln1192_8      (sext          ) [ 000]
tmp_4              (partselect    ) [ 000]
r_V_14             (bitconcatenate) [ 011]
sext_ln1116        (sext          ) [ 000]
r_V_15             (mul           ) [ 000]
sext_ln1192_9      (sext          ) [ 000]
mul_ln1192_4       (mul           ) [ 011]
r_V_4              (mul           ) [ 000]
sext_ln1192_10     (sext          ) [ 000]
sext_ln1192_11     (sext          ) [ 000]
mul_ln1192_5       (mul           ) [ 011]
trunc_ln1192_1     (trunc         ) [ 011]
r_V_5              (bitconcatenate) [ 000]
sext_ln1118_7      (sext          ) [ 000]
sext_ln1118_8      (sext          ) [ 000]
mul_ln1192_6       (mul           ) [ 011]
r_V_16             (sub           ) [ 000]
sext_ln1192_12     (sext          ) [ 000]
sext_ln1192_13     (sext          ) [ 011]
mul_ln1192_7       (mul           ) [ 011]
tmp_5              (partselect    ) [ 011]
sext_ln1118_10     (sext          ) [ 000]
r_V_8              (mul           ) [ 000]
sext_ln1192_14     (sext          ) [ 000]
mul_ln1192_8       (mul           ) [ 000]
rhs_V_4            (bitconcatenate) [ 000]
sub_ln1192_6       (sub           ) [ 011]
sext_ln1118_11     (sext          ) [ 011]
sext_ln1118_12     (sext          ) [ 000]
r_V_19             (bitconcatenate) [ 000]
sext_ln1118_13     (sext          ) [ 000]
r_V_9              (add           ) [ 000]
sext_ln1118_14     (sext          ) [ 000]
mul_ln1192_11      (mul           ) [ 011]
sext_ln1118_15     (sext          ) [ 011]
mul_ln1192_13      (mul           ) [ 011]
lhs_V              (bitconcatenate) [ 000]
r_V_20             (sub           ) [ 000]
sext_ln703         (sext          ) [ 000]
rhs_V_8            (bitconcatenate) [ 000]
sext_ln728         (sext          ) [ 000]
ret_V_4            (sub           ) [ 000]
r_V_12             (sub           ) [ 000]
sext_ln1118_16     (sext          ) [ 000]
mul_ln1192_16      (mul           ) [ 000]
shl_ln1192_15      (bitconcatenate) [ 000]
sub_ln1192_13      (sub           ) [ 000]
ret_V_5            (add           ) [ 000]
trunc_ln708_4      (partselect    ) [ 011]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
spectopmodule_ln0  (spectopmodule ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln32 (specinterface ) [ 000]
specpipeline_ln33  (specpipeline  ) [ 000]
shl_ln1192_1       (bitconcatenate) [ 000]
add_ln1192_1       (add           ) [ 000]
shl_ln1192_2       (bitconcatenate) [ 000]
sub_ln1192_1       (sub           ) [ 000]
rhs_V_1            (bitconcatenate) [ 000]
sext_ln1192_5      (sext          ) [ 000]
add_ln1192_2       (add           ) [ 000]
r_V_2              (bitconcatenate) [ 000]
sext_ln1192_6      (sext          ) [ 000]
mul_ln1192_3       (mul           ) [ 000]
shl_ln1192_3       (bitconcatenate) [ 000]
add_ln1192_3       (add           ) [ 000]
rhs_V_2            (bitconcatenate) [ 000]
sext_ln1192_7      (sext          ) [ 000]
sub_ln1192_2       (sub           ) [ 000]
ret_V              (add           ) [ 000]
trunc_ln           (partselect    ) [ 000]
write_ln50         (write         ) [ 000]
sext_ln1118_6      (sext          ) [ 000]
shl_ln1192_4       (bitconcatenate) [ 000]
shl_ln1192_5       (bitconcatenate) [ 000]
sub_ln1192_3       (sub           ) [ 000]
shl_ln1192_6       (bitconcatenate) [ 000]
add_ln1192_5       (add           ) [ 000]
shl_ln1192_7       (bitconcatenate) [ 000]
add_ln1192_6       (add           ) [ 000]
shl_ln1192_8       (bitconcatenate) [ 000]
sub_ln1192_4       (sub           ) [ 000]
shl_ln1118_6       (bitconcatenate) [ 000]
sext_ln1118_9      (sext          ) [ 000]
r_V_17             (sub           ) [ 000]
rhs_V_3            (bitconcatenate) [ 000]
sub_ln1192_5       (sub           ) [ 000]
ret_V_1            (add           ) [ 000]
trunc_ln708_1      (partselect    ) [ 000]
write_ln51         (write         ) [ 000]
mul_ln1192_9       (mul           ) [ 000]
shl_ln1192_9       (bitconcatenate) [ 000]
sub_ln1192_7       (sub           ) [ 000]
mul_ln1192_10      (mul           ) [ 000]
shl_ln1192_s       (bitconcatenate) [ 000]
add_ln1192_8       (add           ) [ 000]
sext_ln1192_15     (sext          ) [ 000]
shl_ln1192_10      (bitconcatenate) [ 000]
sub_ln1192_8       (sub           ) [ 000]
mul_ln1192_12      (mul           ) [ 000]
shl_ln1192_11      (bitconcatenate) [ 000]
add_ln1192_9       (add           ) [ 000]
ret_V_2            (add           ) [ 000]
trunc_ln708_2      (partselect    ) [ 000]
write_ln52         (write         ) [ 000]
shl_ln1192_12      (bitconcatenate) [ 000]
sub_ln1192_9       (sub           ) [ 000]
mul_ln1192_14      (mul           ) [ 000]
shl_ln1192_13      (bitconcatenate) [ 000]
sub_ln1192_10      (sub           ) [ 000]
mul_ln1192_15      (mul           ) [ 000]
shl_ln1192_14      (bitconcatenate) [ 000]
add_ln1192_11      (add           ) [ 000]
rhs_V_5            (bitconcatenate) [ 000]
sext_ln1192_16     (sext          ) [ 000]
add_ln1192_12      (add           ) [ 000]
rhs_V_6            (bitconcatenate) [ 000]
sext_ln1192_17     (sext          ) [ 000]
sub_ln1192_11      (sub           ) [ 000]
rhs_V_7            (bitconcatenate) [ 000]
sext_ln1192_18     (sext          ) [ 000]
sub_ln1192_12      (sub           ) [ 000]
ret_V_3            (add           ) [ 000]
trunc_ln708_3      (partselect    ) [ 000]
write_ln53         (write         ) [ 000]
write_ln54         (write         ) [ 000]
ret_ln56           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i144P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i17.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i9.i12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i17.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i9.i11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i9P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i21.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i13.i12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="x_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="144" slack="0"/>
<pin id="132" dir="0" index="1" bw="144" slack="0"/>
<pin id="133" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln50_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln51_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln52_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln53_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln54_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="1"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln1117_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="144" slack="0"/>
<pin id="173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="144" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="0" index="3" bw="9" slack="0"/>
<pin id="180" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln1117_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="144" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln1118_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln1118_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln1192_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="9" slack="0"/>
<pin id="210" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="21" slack="0"/>
<pin id="215" dir="0" index="1" bw="17" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln1192_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Val2_5_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="144" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="0" index="3" bw="9" slack="0"/>
<pin id="230" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="rhs_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="17" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln1192_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="17" slack="0"/>
<pin id="245" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln1192_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="0" index="1" bw="21" slack="0"/>
<pin id="250" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln700_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="r_V_13_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln1192_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln1192_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln1192_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="18" slack="0"/>
<pin id="273" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="r_V_18_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln1118_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln1118_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln1118_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln1118_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln1192_8_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="144" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="0" index="3" bw="7" slack="0"/>
<pin id="308" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="r_V_14_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln1116_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_V_15_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln1192_9_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="19" slack="0"/>
<pin id="333" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="r_V_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="9" slack="0"/>
<pin id="338" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln1192_10_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="0"/>
<pin id="343" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln1192_11_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln1192_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="19" slack="0"/>
<pin id="351" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="r_V_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln1118_7_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln1118_8_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="r_V_16_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1192_12_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln1192_13_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="144" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln1118_10_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="r_V_8_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln1192_14_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="18" slack="0"/>
<pin id="405" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="rhs_V_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="21" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln1118_11_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln1118_12_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="r_V_19_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="9" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_19/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln1118_13_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln1118_15_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="lhs_V_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="0"/>
<pin id="441" dir="0" index="1" bw="12" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="r_V_20_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_20/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln703_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="0"/>
<pin id="455" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="rhs_V_8_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="24" slack="0"/>
<pin id="459" dir="0" index="1" bw="12" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln728_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="24" slack="0"/>
<pin id="467" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="ret_V_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="24" slack="0"/>
<pin id="471" dir="0" index="1" bw="24" slack="0"/>
<pin id="472" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln1192_15_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="25" slack="0"/>
<pin id="477" dir="0" index="1" bw="17" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_15/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sub_ln1192_13_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="25" slack="0"/>
<pin id="484" dir="0" index="1" bw="25" slack="0"/>
<pin id="485" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_13/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="ret_V_5_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="20" slack="0"/>
<pin id="490" dir="0" index="1" bw="25" slack="0"/>
<pin id="491" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln708_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="0" index="1" bw="25" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln1192_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="21" slack="0"/>
<pin id="506" dir="0" index="1" bw="17" slack="1"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln1192_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="21" slack="1"/>
<pin id="513" dir="0" index="1" bw="21" slack="0"/>
<pin id="514" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="shl_ln1192_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="21" slack="0"/>
<pin id="518" dir="0" index="1" bw="17" slack="1"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln1192_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="21" slack="0"/>
<pin id="525" dir="0" index="1" bw="21" slack="0"/>
<pin id="526" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="rhs_V_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="20" slack="0"/>
<pin id="531" dir="0" index="1" bw="9" slack="1"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln1192_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="20" slack="0"/>
<pin id="538" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln1192_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="21" slack="0"/>
<pin id="542" dir="0" index="1" bw="20" slack="0"/>
<pin id="543" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="r_V_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="1"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln1192_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="mul_ln1192_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="9" slack="1"/>
<pin id="559" dir="0" index="1" bw="10" slack="0"/>
<pin id="560" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln1192_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="21" slack="0"/>
<pin id="564" dir="0" index="1" bw="17" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln1192_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="21" slack="0"/>
<pin id="572" dir="0" index="1" bw="21" slack="0"/>
<pin id="573" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="rhs_V_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="20" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="1"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1192_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="20" slack="0"/>
<pin id="585" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sub_ln1192_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="21" slack="0"/>
<pin id="589" dir="0" index="1" bw="20" slack="0"/>
<pin id="590" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="ret_V_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="17" slack="0"/>
<pin id="595" dir="0" index="1" bw="21" slack="0"/>
<pin id="596" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="21" slack="0"/>
<pin id="602" dir="0" index="2" bw="5" slack="0"/>
<pin id="603" dir="0" index="3" bw="6" slack="0"/>
<pin id="604" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln1118_6_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="shl_ln1192_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="25" slack="0"/>
<pin id="615" dir="0" index="1" bw="21" slack="1"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="shl_ln1192_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="25" slack="0"/>
<pin id="622" dir="0" index="1" bw="21" slack="1"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sub_ln1192_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="25" slack="0"/>
<pin id="629" dir="0" index="1" bw="25" slack="0"/>
<pin id="630" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln1192_6_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="25" slack="0"/>
<pin id="635" dir="0" index="1" bw="17" slack="1"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_6/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln1192_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="25" slack="0"/>
<pin id="642" dir="0" index="1" bw="25" slack="0"/>
<pin id="643" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="shl_ln1192_7_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="25" slack="0"/>
<pin id="648" dir="0" index="1" bw="17" slack="1"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_7/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln1192_6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="25" slack="0"/>
<pin id="655" dir="0" index="1" bw="25" slack="0"/>
<pin id="656" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="shl_ln1192_8_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="25" slack="0"/>
<pin id="661" dir="0" index="1" bw="17" slack="1"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_8/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sub_ln1192_4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="25" slack="0"/>
<pin id="668" dir="0" index="1" bw="25" slack="0"/>
<pin id="669" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="shl_ln1118_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="0"/>
<pin id="674" dir="0" index="1" bw="9" slack="1"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln1118_9_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="0"/>
<pin id="681" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="r_V_17_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="0"/>
<pin id="685" dir="0" index="1" bw="10" slack="0"/>
<pin id="686" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_17/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="rhs_V_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="25" slack="0"/>
<pin id="691" dir="0" index="1" bw="13" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sub_ln1192_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="25" slack="0"/>
<pin id="699" dir="0" index="1" bw="25" slack="0"/>
<pin id="700" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_5/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="ret_V_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="21" slack="0"/>
<pin id="705" dir="0" index="1" bw="25" slack="0"/>
<pin id="706" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln708_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="0"/>
<pin id="711" dir="0" index="1" bw="25" slack="0"/>
<pin id="712" dir="0" index="2" bw="6" slack="0"/>
<pin id="713" dir="0" index="3" bw="6" slack="0"/>
<pin id="714" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="mul_ln1192_9_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="1"/>
<pin id="722" dir="0" index="1" bw="9" slack="1"/>
<pin id="723" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="shl_ln1192_9_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="21" slack="0"/>
<pin id="726" dir="0" index="1" bw="17" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_9/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sub_ln1192_7_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="21" slack="1"/>
<pin id="734" dir="0" index="1" bw="21" slack="0"/>
<pin id="735" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="mul_ln1192_10_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="9" slack="1"/>
<pin id="739" dir="0" index="1" bw="9" slack="1"/>
<pin id="740" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="shl_ln1192_s_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="21" slack="0"/>
<pin id="743" dir="0" index="1" bw="17" slack="0"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_s/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln1192_8_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="21" slack="0"/>
<pin id="751" dir="0" index="1" bw="21" slack="0"/>
<pin id="752" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln1192_15_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="1"/>
<pin id="757" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="shl_ln1192_10_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="21" slack="0"/>
<pin id="760" dir="0" index="1" bw="17" slack="1"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_10/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sub_ln1192_8_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="21" slack="0"/>
<pin id="767" dir="0" index="1" bw="21" slack="0"/>
<pin id="768" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="mul_ln1192_12_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="0"/>
<pin id="773" dir="0" index="1" bw="9" slack="0"/>
<pin id="774" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_12/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="shl_ln1192_11_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="21" slack="0"/>
<pin id="779" dir="0" index="1" bw="13" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_11/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln1192_9_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="21" slack="0"/>
<pin id="787" dir="0" index="1" bw="21" slack="0"/>
<pin id="788" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="ret_V_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="0" index="1" bw="21" slack="0"/>
<pin id="794" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln708_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="0" index="1" bw="21" slack="0"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="0" index="3" bw="6" slack="0"/>
<pin id="802" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="shl_ln1192_12_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="21" slack="0"/>
<pin id="810" dir="0" index="1" bw="17" slack="1"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_12/2 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sub_ln1192_9_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="21" slack="0"/>
<pin id="818" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_9/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="mul_ln1192_14_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="1"/>
<pin id="823" dir="0" index="1" bw="9" slack="1"/>
<pin id="824" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_14/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="shl_ln1192_13_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="21" slack="0"/>
<pin id="827" dir="0" index="1" bw="17" slack="0"/>
<pin id="828" dir="0" index="2" bw="1" slack="0"/>
<pin id="829" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_13/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sub_ln1192_10_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="21" slack="0"/>
<pin id="835" dir="0" index="1" bw="21" slack="0"/>
<pin id="836" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_10/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="mul_ln1192_15_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="9" slack="1"/>
<pin id="841" dir="0" index="1" bw="9" slack="1"/>
<pin id="842" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_15/2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="shl_ln1192_14_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="21" slack="0"/>
<pin id="845" dir="0" index="1" bw="17" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_14/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln1192_11_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="21" slack="0"/>
<pin id="853" dir="0" index="1" bw="21" slack="0"/>
<pin id="854" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_11/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="rhs_V_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="18" slack="0"/>
<pin id="859" dir="0" index="1" bw="9" slack="1"/>
<pin id="860" dir="0" index="2" bw="1" slack="0"/>
<pin id="861" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln1192_16_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="18" slack="0"/>
<pin id="866" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln1192_12_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="21" slack="0"/>
<pin id="870" dir="0" index="1" bw="18" slack="0"/>
<pin id="871" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="rhs_V_6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="19" slack="0"/>
<pin id="876" dir="0" index="1" bw="9" slack="1"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sext_ln1192_17_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="19" slack="0"/>
<pin id="883" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sub_ln1192_11_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="21" slack="0"/>
<pin id="887" dir="0" index="1" bw="19" slack="0"/>
<pin id="888" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_11/2 "/>
</bind>
</comp>

<comp id="891" class="1004" name="rhs_V_7_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="19" slack="0"/>
<pin id="893" dir="0" index="1" bw="9" slack="1"/>
<pin id="894" dir="0" index="2" bw="1" slack="0"/>
<pin id="895" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/2 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sext_ln1192_18_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="19" slack="0"/>
<pin id="900" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sub_ln1192_12_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="21" slack="0"/>
<pin id="904" dir="0" index="1" bw="19" slack="0"/>
<pin id="905" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_12/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="ret_V_3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="0" index="1" bw="21" slack="0"/>
<pin id="911" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="trunc_ln708_3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="9" slack="0"/>
<pin id="916" dir="0" index="1" bw="21" slack="0"/>
<pin id="917" dir="0" index="2" bw="5" slack="0"/>
<pin id="918" dir="0" index="3" bw="6" slack="0"/>
<pin id="919" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="925" class="1007" name="grp_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="9" slack="0"/>
<pin id="927" dir="0" index="1" bw="18" slack="0"/>
<pin id="928" dir="0" index="2" bw="21" slack="0"/>
<pin id="929" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/1 add_ln1192/1 "/>
</bind>
</comp>

<comp id="933" class="1007" name="grp_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="9" slack="0"/>
<pin id="935" dir="0" index="1" bw="11" slack="0"/>
<pin id="936" dir="0" index="2" bw="9" slack="0"/>
<pin id="937" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V/1 sext_ln1192_4/1 mul_ln1192_2/1 "/>
</bind>
</comp>

<comp id="941" class="1007" name="mul_ln1192_4_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="0"/>
<pin id="943" dir="0" index="1" bw="19" slack="0"/>
<pin id="944" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/1 "/>
</bind>
</comp>

<comp id="947" class="1007" name="mul_ln1192_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="9" slack="0"/>
<pin id="949" dir="0" index="1" bw="18" slack="0"/>
<pin id="950" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/1 "/>
</bind>
</comp>

<comp id="953" class="1007" name="mul_ln1192_6_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="9" slack="0"/>
<pin id="955" dir="0" index="1" bw="11" slack="0"/>
<pin id="956" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/1 "/>
</bind>
</comp>

<comp id="959" class="1007" name="mul_ln1192_7_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="9" slack="0"/>
<pin id="961" dir="0" index="1" bw="12" slack="0"/>
<pin id="962" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/1 "/>
</bind>
</comp>

<comp id="965" class="1007" name="grp_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="9" slack="0"/>
<pin id="967" dir="0" index="1" bw="18" slack="0"/>
<pin id="968" dir="0" index="2" bw="21" slack="0"/>
<pin id="969" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln1192_8/1 sub_ln1192_6/1 "/>
</bind>
</comp>

<comp id="973" class="1007" name="grp_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="0"/>
<pin id="975" dir="0" index="1" bw="11" slack="0"/>
<pin id="976" dir="0" index="2" bw="9" slack="0"/>
<pin id="977" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V_9/1 sext_ln1118_14/1 mul_ln1192_11/1 "/>
</bind>
</comp>

<comp id="981" class="1007" name="mul_ln1192_13_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="0"/>
<pin id="983" dir="0" index="1" bw="11" slack="0"/>
<pin id="984" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_13/1 "/>
</bind>
</comp>

<comp id="987" class="1007" name="grp_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="0"/>
<pin id="989" dir="0" index="1" bw="9" slack="0"/>
<pin id="990" dir="0" index="2" bw="9" slack="0"/>
<pin id="991" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="r_V_12/1 sext_ln1118_16/1 mul_ln1192_16/1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="1"/>
<pin id="998" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_2_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="9" slack="1"/>
<pin id="1004" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="sext_ln1118_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="17" slack="1"/>
<pin id="1010" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="sext_ln1192_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="17" slack="1"/>
<pin id="1015" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="p_Val2_5_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="1"/>
<pin id="1022" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="add_ln1192_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="21" slack="1"/>
<pin id="1028" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="trunc_ln1192_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="17" slack="1"/>
<pin id="1033" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="mul_ln1192_2_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="17" slack="1"/>
<pin id="1038" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="r_V_14_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="1"/>
<pin id="1043" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="mul_ln1192_4_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="21" slack="1"/>
<pin id="1048" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="mul_ln1192_5_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="21" slack="1"/>
<pin id="1053" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_5 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="trunc_ln1192_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="17" slack="1"/>
<pin id="1058" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="mul_ln1192_6_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="17" slack="1"/>
<pin id="1063" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="sext_ln1192_13_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="17" slack="1"/>
<pin id="1068" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_13 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="mul_ln1192_7_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="17" slack="1"/>
<pin id="1073" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_5_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="9" slack="1"/>
<pin id="1078" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="sub_ln1192_6_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="21" slack="1"/>
<pin id="1084" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1192_6 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="sext_ln1118_11_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="17" slack="1"/>
<pin id="1089" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_11 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="mul_ln1192_11_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="17" slack="1"/>
<pin id="1095" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="sext_ln1118_15_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="17" slack="1"/>
<pin id="1100" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_15 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="mul_ln1192_13_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="17" slack="1"/>
<pin id="1106" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_13 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="trunc_ln708_4_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="9" slack="1"/>
<pin id="1111" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="100" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="100" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="100" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="100" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="100" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="130" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="130" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="175" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="130" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="171" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="175" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="189" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="130" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="225" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="213" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="175" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="185" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="185" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="189" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="257" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="175" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="225" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="225" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="225" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="175" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="130" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="225" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="295" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="291" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="291" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="303" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="325" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="225" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="353" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="361" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="287" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="303" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="130" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="291" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="225" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="383" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="383" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="383" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="38" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="225" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="369" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="283" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="253" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="439" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="447" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="453" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="62" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="64" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="66" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="24" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="26" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="511" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="90" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="523" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="44" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="24" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="26" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="540" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="562" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="90" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="576" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="570" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="92" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="94" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="96" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="98" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="609"><net_src comp="599" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="618"><net_src comp="102" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="26" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="102" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="26" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="613" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="34" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="627" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="633" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="58" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="34" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="640" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="34" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="653" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="659" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="104" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="106" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="672" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="610" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="54" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="666" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="689" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="110" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="62" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="64" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="66" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="719"><net_src comp="709" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="729"><net_src comp="24" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="26" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="724" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="746"><net_src comp="24" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="26" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="753"><net_src comp="732" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="741" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="763"><net_src comp="24" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="26" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="749" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="758" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="112" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="755" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="114" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="34" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="765" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="777" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="116" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="94" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="96" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="98" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="807"><net_src comp="797" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="813"><net_src comp="24" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="26" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="118" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="808" pin="3"/><net_sink comp="815" pin=1"/></net>

<net id="830"><net_src comp="24" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="26" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="815" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="825" pin="3"/><net_sink comp="833" pin=1"/></net>

<net id="848"><net_src comp="24" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="26" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="833" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="843" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="862"><net_src comp="120" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="122" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="867"><net_src comp="857" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="851" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="124" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="126" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="884"><net_src comp="874" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="868" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="124" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="126" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="901"><net_src comp="891" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="885" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="898" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="128" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="902" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="94" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="908" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="96" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="98" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="924"><net_src comp="914" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="930"><net_src comp="267" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="263" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="247" pin="2"/><net_sink comp="925" pin=2"/></net>

<net id="938"><net_src comp="253" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="283" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="221" pin="1"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="299" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="331" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="345" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="341" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="203" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="365" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="379" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="375" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="345" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="403" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="407" pin="3"/><net_sink comp="965" pin=2"/></net>

<net id="978"><net_src comp="419" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="431" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="415" pin="1"/><net_sink comp="973" pin=2"/></net>

<net id="985"><net_src comp="435" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="365" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="992"><net_src comp="431" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="419" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="415" pin="1"/><net_sink comp="987" pin=2"/></net>

<net id="995"><net_src comp="987" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="999"><net_src comp="175" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1005"><net_src comp="189" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1011"><net_src comp="203" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1016"><net_src comp="221" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1023"><net_src comp="225" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1029"><net_src comp="925" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1034"><net_src comp="271" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1039"><net_src comp="933" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1044"><net_src comp="313" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1049"><net_src comp="941" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1054"><net_src comp="947" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1059"><net_src comp="349" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1064"><net_src comp="953" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1069"><net_src comp="379" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1074"><net_src comp="959" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1079"><net_src comp="383" pin="4"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1085"><net_src comp="965" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1090"><net_src comp="415" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1096"><net_src comp="973" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1101"><net_src comp="435" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1107"><net_src comp="981" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1112"><net_src comp="494" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {2 }
	Port: y_1_V | {2 }
	Port: y_2_V | {2 }
	Port: y_3_V | {2 }
	Port: y_4_V | {2 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1117 : 1
		sext_ln1118 : 1
		sext_ln1118_1 : 1
		mul_ln1192 : 2
		shl_ln : 3
		sext_ln1192 : 1
		rhs_V : 1
		sext_ln1192_1 : 2
		sub_ln1192 : 4
		sext_ln700 : 1
		r_V_13 : 2
		sext_ln1192_2 : 3
		sext_ln1192_3 : 1
		mul_ln1192_1 : 4
		add_ln1192 : 5
		trunc_ln1192 : 3
		r_V_18 : 1
		sext_ln1118_2 : 2
		r_V : 3
		sext_ln1192_4 : 4
		mul_ln1192_2 : 5
		sext_ln1118_3 : 1
		sext_ln1118_4 : 1
		sext_ln1118_5 : 1
		sext_ln1192_8 : 1
		r_V_14 : 1
		sext_ln1116 : 2
		r_V_15 : 3
		sext_ln1192_9 : 4
		mul_ln1192_4 : 5
		r_V_4 : 2
		sext_ln1192_10 : 3
		sext_ln1192_11 : 1
		mul_ln1192_5 : 4
		trunc_ln1192_1 : 4
		r_V_5 : 1
		sext_ln1118_7 : 2
		sext_ln1118_8 : 2
		mul_ln1192_6 : 3
		r_V_16 : 3
		sext_ln1192_12 : 4
		sext_ln1192_13 : 1
		mul_ln1192_7 : 5
		sext_ln1118_10 : 1
		r_V_8 : 2
		sext_ln1192_14 : 3
		mul_ln1192_8 : 4
		rhs_V_4 : 1
		sub_ln1192_6 : 5
		sext_ln1118_11 : 1
		sext_ln1118_12 : 1
		r_V_19 : 1
		sext_ln1118_13 : 2
		r_V_9 : 3
		sext_ln1118_14 : 4
		mul_ln1192_11 : 5
		sext_ln1118_15 : 1
		mul_ln1192_13 : 3
		lhs_V : 4
		r_V_20 : 3
		sext_ln703 : 5
		rhs_V_8 : 4
		sext_ln728 : 5
		ret_V_4 : 6
		r_V_12 : 3
		sext_ln1118_16 : 4
		mul_ln1192_16 : 5
		shl_ln1192_15 : 6
		sub_ln1192_13 : 7
		ret_V_5 : 8
		trunc_ln708_4 : 9
	State 2
		add_ln1192_1 : 1
		sub_ln1192_1 : 2
		sext_ln1192_5 : 1
		add_ln1192_2 : 3
		sext_ln1192_6 : 1
		mul_ln1192_3 : 2
		shl_ln1192_3 : 3
		add_ln1192_3 : 4
		sext_ln1192_7 : 1
		sub_ln1192_2 : 5
		ret_V : 6
		trunc_ln : 7
		write_ln50 : 8
		sub_ln1192_3 : 1
		add_ln1192_5 : 2
		add_ln1192_6 : 3
		sub_ln1192_4 : 4
		sext_ln1118_9 : 1
		r_V_17 : 2
		rhs_V_3 : 3
		sub_ln1192_5 : 5
		ret_V_1 : 6
		trunc_ln708_1 : 7
		write_ln51 : 8
		shl_ln1192_9 : 1
		sub_ln1192_7 : 2
		shl_ln1192_s : 1
		add_ln1192_8 : 3
		sub_ln1192_8 : 4
		mul_ln1192_12 : 1
		shl_ln1192_11 : 2
		add_ln1192_9 : 5
		ret_V_2 : 6
		trunc_ln708_2 : 7
		write_ln52 : 8
		sub_ln1192_9 : 1
		shl_ln1192_13 : 1
		sub_ln1192_10 : 2
		shl_ln1192_14 : 1
		add_ln1192_11 : 3
		sext_ln1192_16 : 1
		add_ln1192_12 : 4
		sext_ln1192_17 : 1
		sub_ln1192_11 : 5
		sext_ln1192_18 : 1
		sub_ln1192_12 : 6
		ret_V_3 : 7
		trunc_ln708_3 : 8
		write_ln53 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    mul_ln1192_fu_207    |    0    |    0    |    49   |
|          |      r_V_13_fu_257      |    0    |    0    |    49   |
|          |      r_V_15_fu_325      |    0    |    0    |    62   |
|          |       r_V_4_fu_335      |    0    |    0    |    49   |
|          |       r_V_8_fu_397      |    0    |    0    |    49   |
|          |   mul_ln1192_3_fu_557   |    0    |    0    |    62   |
|          |   mul_ln1192_9_fu_720   |    0    |    0    |    49   |
|    mul   |   mul_ln1192_10_fu_737  |    0    |    0    |    49   |
|          |   mul_ln1192_12_fu_771  |    0    |    0    |    49   |
|          |   mul_ln1192_14_fu_821  |    0    |    0    |    49   |
|          |   mul_ln1192_15_fu_839  |    0    |    0    |    49   |
|          |   mul_ln1192_4_fu_941   |    1    |    0    |    0    |
|          |   mul_ln1192_5_fu_947   |    1    |    0    |    0    |
|          |   mul_ln1192_6_fu_953   |    1    |    0    |    0    |
|          |   mul_ln1192_7_fu_959   |    1    |    0    |    0    |
|          |   mul_ln1192_13_fu_981  |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1192_fu_247    |    0    |    0    |    28   |
|          |      r_V_16_fu_369      |    0    |    0    |    18   |
|          |      r_V_20_fu_447      |    0    |    0    |    18   |
|          |      ret_V_4_fu_469     |    0    |    0    |    31   |
|          |   sub_ln1192_13_fu_482  |    0    |    0    |    25   |
|          |   sub_ln1192_1_fu_523   |    0    |    0    |    25   |
|          |   sub_ln1192_2_fu_587   |    0    |    0    |    25   |
|          |   sub_ln1192_3_fu_627   |    0    |    0    |    25   |
|    sub   |   sub_ln1192_4_fu_666   |    0    |    0    |    25   |
|          |      r_V_17_fu_683      |    0    |    0    |    19   |
|          |   sub_ln1192_5_fu_697   |    0    |    0    |    25   |
|          |   sub_ln1192_7_fu_732   |    0    |    0    |    28   |
|          |   sub_ln1192_8_fu_765   |    0    |    0    |    25   |
|          |   sub_ln1192_9_fu_815   |    0    |    0    |    28   |
|          |   sub_ln1192_10_fu_833  |    0    |    0    |    25   |
|          |   sub_ln1192_11_fu_885  |    0    |    0    |    25   |
|          |   sub_ln1192_12_fu_902  |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_5_fu_488     |    0    |    0    |    25   |
|          |   add_ln1192_1_fu_511   |    0    |    0    |    25   |
|          |   add_ln1192_2_fu_540   |    0    |    0    |    25   |
|          |   add_ln1192_3_fu_570   |    0    |    0    |    25   |
|          |       ret_V_fu_593      |    0    |    0    |    25   |
|          |   add_ln1192_5_fu_640   |    0    |    0    |    25   |
|    add   |   add_ln1192_6_fu_653   |    0    |    0    |    25   |
|          |      ret_V_1_fu_703     |    0    |    0    |    25   |
|          |   add_ln1192_8_fu_749   |    0    |    0    |    25   |
|          |   add_ln1192_9_fu_785   |    0    |    0    |    25   |
|          |      ret_V_2_fu_791     |    0    |    0    |    25   |
|          |   add_ln1192_11_fu_851  |    0    |    0    |    25   |
|          |   add_ln1192_12_fu_868  |    0    |    0    |    25   |
|          |      ret_V_3_fu_908     |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|  addmul  |        grp_fu_933       |    1    |    0    |    0    |
|          |        grp_fu_973       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_925       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mul_sub |        grp_fu_965       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  submul  |        grp_fu_987       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_130  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_136 |    0    |    0    |    0    |
|          | write_ln51_write_fu_143 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_150 |    0    |    0    |    0    |
|          | write_ln53_write_fu_157 |    0    |    0    |    0    |
|          | write_ln54_write_fu_164 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   trunc_ln1117_fu_171   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1192_fu_271   |    0    |    0    |    0    |
|          |  trunc_ln1192_1_fu_349  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_175      |    0    |    0    |    0    |
|          |       tmp_2_fu_189      |    0    |    0    |    0    |
|          |     p_Val2_5_fu_225     |    0    |    0    |    0    |
|          |       tmp_4_fu_303      |    0    |    0    |    0    |
|partselect|       tmp_5_fu_383      |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_494  |    0    |    0    |    0    |
|          |     trunc_ln_fu_599     |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_709  |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_797  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_914  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1117_fu_185   |    0    |    0    |    0    |
|          |    sext_ln1118_fu_199   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_203  |    0    |    0    |    0    |
|          |    sext_ln1192_fu_221   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_243  |    0    |    0    |    0    |
|          |    sext_ln700_fu_253    |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_263  |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_267  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_283  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_287  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_291  |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_295  |    0    |    0    |    0    |
|          |   sext_ln1192_8_fu_299  |    0    |    0    |    0    |
|          |    sext_ln1116_fu_321   |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_331  |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_341  |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_345  |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_361  |    0    |    0    |    0    |
|   sext   |   sext_ln1118_8_fu_365  |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_375  |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_379  |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_393  |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_403  |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_415  |    0    |    0    |    0    |
|          |  sext_ln1118_12_fu_419  |    0    |    0    |    0    |
|          |  sext_ln1118_13_fu_431  |    0    |    0    |    0    |
|          |  sext_ln1118_15_fu_435  |    0    |    0    |    0    |
|          |    sext_ln703_fu_453    |    0    |    0    |    0    |
|          |    sext_ln728_fu_465    |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_536  |    0    |    0    |    0    |
|          |   sext_ln1192_6_fu_553  |    0    |    0    |    0    |
|          |   sext_ln1192_7_fu_583  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_610  |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_679  |    0    |    0    |    0    |
|          |  sext_ln1192_15_fu_755  |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_864  |    0    |    0    |    0    |
|          |  sext_ln1192_17_fu_881  |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_898  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_213      |    0    |    0    |    0    |
|          |       rhs_V_fu_235      |    0    |    0    |    0    |
|          |      r_V_18_fu_275      |    0    |    0    |    0    |
|          |      r_V_14_fu_313      |    0    |    0    |    0    |
|          |       r_V_5_fu_353      |    0    |    0    |    0    |
|          |      rhs_V_4_fu_407     |    0    |    0    |    0    |
|          |      r_V_19_fu_423      |    0    |    0    |    0    |
|          |       lhs_V_fu_439      |    0    |    0    |    0    |
|          |      rhs_V_8_fu_457     |    0    |    0    |    0    |
|          |   shl_ln1192_15_fu_475  |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_504   |    0    |    0    |    0    |
|          |   shl_ln1192_2_fu_516   |    0    |    0    |    0    |
|          |      rhs_V_1_fu_529     |    0    |    0    |    0    |
|          |       r_V_2_fu_546      |    0    |    0    |    0    |
|          |   shl_ln1192_3_fu_562   |    0    |    0    |    0    |
|          |      rhs_V_2_fu_576     |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1192_4_fu_613   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_620   |    0    |    0    |    0    |
|          |   shl_ln1192_6_fu_633   |    0    |    0    |    0    |
|          |   shl_ln1192_7_fu_646   |    0    |    0    |    0    |
|          |   shl_ln1192_8_fu_659   |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_672   |    0    |    0    |    0    |
|          |      rhs_V_3_fu_689     |    0    |    0    |    0    |
|          |   shl_ln1192_9_fu_724   |    0    |    0    |    0    |
|          |   shl_ln1192_s_fu_741   |    0    |    0    |    0    |
|          |   shl_ln1192_10_fu_758  |    0    |    0    |    0    |
|          |   shl_ln1192_11_fu_777  |    0    |    0    |    0    |
|          |   shl_ln1192_12_fu_808  |    0    |    0    |    0    |
|          |   shl_ln1192_13_fu_825  |    0    |    0    |    0    |
|          |   shl_ln1192_14_fu_843  |    0    |    0    |    0    |
|          |      rhs_V_5_fu_857     |    0    |    0    |    0    |
|          |      rhs_V_6_fu_874     |    0    |    0    |    0    |
|          |      rhs_V_7_fu_891     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    10   |    0    |   1335  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1192_reg_1026  |   21   |
| mul_ln1192_11_reg_1093|   17   |
| mul_ln1192_13_reg_1104|   17   |
| mul_ln1192_2_reg_1036 |   17   |
| mul_ln1192_4_reg_1046 |   21   |
| mul_ln1192_5_reg_1051 |   21   |
| mul_ln1192_6_reg_1061 |   17   |
| mul_ln1192_7_reg_1071 |   17   |
|   p_Val2_5_reg_1020   |    9   |
|    r_V_14_reg_1041    |   10   |
|sext_ln1118_11_reg_1087|   17   |
|sext_ln1118_15_reg_1098|   17   |
| sext_ln1118_1_reg_1008|   17   |
|sext_ln1192_13_reg_1066|   17   |
|  sext_ln1192_reg_1013 |   17   |
| sub_ln1192_6_reg_1082 |   21   |
|     tmp_1_reg_996     |    9   |
|     tmp_2_reg_1002    |    9   |
|     tmp_5_reg_1076    |    9   |
|trunc_ln1192_1_reg_1056|   17   |
| trunc_ln1192_reg_1031 |   17   |
| trunc_ln708_4_reg_1109|    9   |
+-----------------------+--------+
|         Total         |   343  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |    0   |  1335  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   343  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   343  |  1335  |
+-----------+--------+--------+--------+
