Ahn, S., Patitz, Z., Park, N., Kim, H. J., and Park, N. 2009. A floorprint-based defect tolerance for nano-scale application-specific IC. IEEE Trans. Instrum. Measure. 58, 5, 1283--1290.
Federico Angiolini , M. Haykel Ben Jamaa , David Atienza , Luca Benini , Giovanni De Micheli, Interactive presentation: Improving the fault tolerance of nanometric PLA designs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Awais, M., Vacca, M., Graziano, M., and Masera, G. 2012. Fft implementation using QCA. In Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Seville, Spain. IEEE, 741--744.
Awais, M., Vacca, M., Graziano, M., Ruo Roch, M., and Masera, G. 2013. Quantum dot Cellular automata check node implementation for ldpc decoders. IEEE Trans. Nanotech. 99, 10.
Debayan Bhaduri , Sandeep K. Shukla, NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.988980]
Chiolerio, A., Allia, P., and Graziano, M. 2012. Magnetic dipolar coupling and collective effects for binary information codification in cost-effective logic devices. J. Magnet. Magnetic Mat. 324, 7.
Compaño, R., Molenkamp, L., and Paul, D. J. 2000. Technology roadmap for nanoelectronics. European Commission, Microelectronics Advanced Research Initiative MEL-ARI NANO, http://www.cordis.ln/esprit/src/melari/.htm.
Crepaldi, M., Rattalino, I., Motto, P., Demarchi, D., and Civera, P. 2013. A 0.13 murmm CMOS operational schmitt trigger r-to-f converter for nanogap-based nanosensors read-out. IEEE Trans. Circ. Syst. I: Regular Papers, 60, 4, 975--988.
Dehon, A. 2002. Array based architectures for molecular electronics. In Proceedings of the 1st Workshop on Non-Silicon Computations (NSC-1).
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Catherine Dezan , Ciprian Teodorov , Loïc Lagadec , Michael Leuchtenburg , Teng Wang , Pritish Narayanan , Andras Moritz, Towards a framework for designing applications onto hybrid nano/CMOS fabrics, Microelectronics Journal, v.40 n.4-5, p.656-664, April, 2009[doi>10.1016/j.mejo.2008.07.072]
Frache, S., Chiabrando, D., Graziano, M., Riente, F., Turvani, G., and Zamboni, M. 2012. Topolinano: Nanoarchitectures design made real. In Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) (Amsterdam, The Netherlands). IEEE, 160--167.
Frache, S., Graziano, M., and Zamboni, M. 2010. A flexible simulation methodology and tool for nanoarray-based architectures. In Proceedings of the 28<sup>th</sup> IEEE International Conference on Computer Design (ICCD 2010) (Amsterdam, The Netherlands). IEEE, 60--67.
Graziano, M., Chiolerio, A., and Zamboni, M. 2009. A technology aware magnetic QCA NCL-HDL architecture. In Proceedings of the International Conference on Nanotechnology (Genova, Italy). 763--766.
Mariagrazia Graziano , Stefano Frache , Maurizio Zamboni, A Hardware Viewpoint on Biosequence Analysis: What’s Next?, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.4, p.1-21, November 2013[doi>10.1145/2504774]
Mariagrazia Graziano , Marco Vacca , Davide Blua , Maurizio Zamboni, Asynchrony in Quantum-Dot Cellular Automata Nanocomputation: Elixir or Poison?, IEEE Design & Test, v.28 n.5, p.72-83, September 2011[doi>10.1109/MDT.2011.98]
Mariagrazia Graziano , Marco Vacca , Alessandro Chiolerio , Maurizio Zamboni, An NCL-HDL Snake-Clock-Based Magnetic QCA Architecture, IEEE Transactions on Nanotechnology, v.10 n.5, p.1141-1149, September 2011[doi>10.1109/TNANO.2011.2118229]
Chen He , Margarida F. Jacome, RAS-NANO: a reliability-aware synthesis framework for reconfigurable nanofabrics, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K.-H., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 5545, 1313--1317.
James A. Hutchby , Ralph Cavin , Victor Zhirnov , Joe E. Brewer , George Bourianoff, Emerging Nanoscale Memory and Logic Devices: A Critical Assessment, Computer, v.41 n.5, p.28-32, May 2008[doi>10.1109/MC.2008.154]
Lent, C. S., Tougaw, P., Porod, W., and Bernstein, G. 1993. Quantum cellular automata. Nanotechnology 4, 49--57.
Likharev, K. K. 2004. CMOL: A New Concept for Nanoelectronics. S. Pietroburgo, Russia.
Likharev, K. K., Mayr, A., Muckra, I., and Türel, O. 2003. Crossnets: High-performance neuromorphic architectures for CMOL circuits. Ann. New York Acad. Sci. 1006, 146--156.
Lu, W. and Lieber, C. M. 2006. Semiconductor nanowires. J. Phys. D: Applied Physics, 39, 387--406.
Luo, Y., Collier, C. P., Jeppesen, J. O., Nielsen, K. A., Deionno, E., Ho, G., Perkins, J., Tseng, H.-R., Yamamoto, T., Stoddart, J. F., and Heath, J. R. 2002. Two-dimensional molecular electronics circuits. ChemPhysChem 3, 6, 519--525.
Maurizio Martina , Guido Masera, Turbo NOC: a framework for the design of network-on-chip-based turbo decoder architectures, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.10, p.2776-2789, October 2010[doi>10.1109/TCSI.2010.2046257]
Moritz, C., Wang, T., Narayanan, P., Leuchtenburg, M., Guo, Y., Dezan, C., and Bennaser, M. 2007. Fault-tolerant nanoscale processors on semiconductor nanowire grids. IEEE Trans. Circuits and Systems I: Regular Papers, 54, 11, 2422--2437.
Moritz, C. A., and Wang, T. 2004. Latching on the wire and pipelining in nanoscale designs. In NSC-3. 1--7.
Moritz, C. A. and Wang, T. 2006. Towards defect-tolerant nanoscale architectures. In Proceedings of the 6th IEEE Conference on Nanotechnology (IEEE-NANO 2006). 331--334.
Motto, P., Dimonte, A., Rattalino, I., Demarchi, D., Piccinini, G., and Civera, P. 2012. Nanogap structures for molecular nanoelectronics. Nanoscale Res. Lett. 7, 113, 7.
Pritish Narayanan , Csaba Andras Moritz , Kyoung Won Park , Chi On Chui, Validating cascading of crossbar circuits with an integrated device-circuit exploration, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.37-42, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226357]
Narayanan, P., Park, K. W., Chui, C. O., and Moritz, C. 2009. Manufacturing pathway and associated challenges for nanoscale computational systems. In Proceedings of 9th IEEE Conference on Nanotechnology (IEEE-NANO 2009). 119--122.
Pritish Narayanan , Michael Leuchtenburg , Teng Wang , Csaba Andras Moritz, CMOS Control Enabled Single-Type FET NASIC, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.191-196, April 07-09, 2008[doi>10.1109/ISVLSI.2008.92]
Narayanan, P., Wang, T., Leuchtenburg, M., and Moritz, C. 2008b. Comparison of analog and digital nanosystems: Issues for the nano-architect. In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008). 1003--1008.
Narayanan, P., Wang, T., Leuchtenburg, M., and Moritz, C. A. 2008c. Image processing architecture for semiconductor nanowire based fabrics. In Proceedings of the 8th IEEE Conference on Nanotechnology (NANO'08). 677--680.
Pulimeno, A., Graziano, M., Abrardi, C., Demarchi, D., and Piccinini, G. 2011. Molecular QCA: A write-in system based on electric fields. In Proceeding of the 2011 IEEE 4th International Nanoelectronics Conference (INEC). 1--2.
Pulimeno, A., Graziano, M., Demarchi, D., and Piccinini, G. 2012a. Towards a molecular QCA wire: Simulation of write-in and read-out systems. In Solid-State Electronics. Elsevier 1, 7.
Azzurra Pulimeno , Mariagrazia Graziano , Gianluca Piccinini, UDSM trends comparison: from technology roadmap to UltraSparc Niagara2, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.7, p.1341-1346, July 2012[doi>10.1109/TVLSI.2011.2148183]
Pulimeno, A., Graziano, M., Sanginario, A., Cauda, V., Demarchi, D., and Piccinini, G. 2013. Bis-ferrocene molecular QCA wire: ab-initio simulations of fabrication driven fault tolerance. IEEE Trans. Nanoelectron. 10.
Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C. L., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289, 5476, 94--97.
Semiconductor Industry Association 2010. International Technology Roadmap of Semiconductors, 2010 Update. http://public.itrs.net.
Vacca, M., Graziano, M., and Zamboni, M. 2012. Nanomagnetic logic microprocessor: Hierarchical power model. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 8, 8.
Wang, K., Khitun, A., and Galatsis, K. 2007. More than moore's law: Nanofabrics and architectures. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM'07). IEEE. 139--143.
Teng Wang , P. Narayanan , C. Andras Moritz, Heterogeneous Two-Level Logic and Its Density and Fault Tolerance Implications in Nanoscale Fabrics, IEEE Transactions on Nanotechnology, v.8 n.1, p.22-30, January 2009[doi>10.1109/TNANO.2008.2007645]
Wang, T., Narayanan, P., Leuchtenburg, M., and Moritz, C. 2008. (NASICs): A nanoscale fabric for nanoscale microprocessors. In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008). 989--994.
Zhanglei Wang , Krishnendu Chakrabarty, Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.145-161, June      2007[doi>10.1007/s10836-006-0550-z]
Shanrui Zhang , Minsu Choi , Nohpill Park, Modeling Yield of Carbon-Nanotube/Silicon-Nanowire FET-Based Nanoarray Architecture with h-hot Addressing Scheme, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.356-364, October 10-13, 2004
