Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Proyecto3/ --output-directory=D:/Proyecto3/soc_matrix/ --report-file=bsf:D:/Proyecto3/soc_matrix.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/Proyecto3/soc_matrix.qsys
Progress: Loading Proyecto3/soc_matrix.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding General_Purpuose_Register_0 [General_Purpuose_Register 2.0]
Progress: Parameterizing module General_Purpuose_Register_0
Progress: Adding lfsr_0 [lfsr 1.0]
Progress: Parameterizing module lfsr_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_matrix.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_matrix.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: soc_matrix.timer_0: Period validation cannot be done because input clock is unknown.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Proyecto3/ --output-directory=D:/Proyecto3/soc_matrix/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Proyecto3/soc_matrix.sopcinfo --report-file=html:D:/Proyecto3/soc_matrix.html --report-file=qip:D:/Proyecto3/soc_matrix/synthesis/soc_matrix.qip --report-file=cmp:D:/Proyecto3/soc_matrix.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/Proyecto3/soc_matrix.qsys --language=VERILOG
Progress: Loading Proyecto3/soc_matrix.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding General_Purpuose_Register_0 [General_Purpuose_Register 2.0]
Progress: Parameterizing module General_Purpuose_Register_0
Progress: Adding lfsr_0 [lfsr 1.0]
Progress: Parameterizing module lfsr_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_matrix.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_matrix.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: soc_matrix.timer_0: Period validation cannot be done because input clock is unknown.
Info: soc_matrix: Generating soc_matrix "soc_matrix" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 16 modules, 49 connections
Info: merlin_domain_transform: After transform: 31 modules, 125 connections
Info: merlin_router_transform: After transform: 39 modules, 149 connections
Error: Cannot find clock for timer_0.clk. If timer_0.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL.
Info: reset_adaptation_transform: After transform: 41 modules, 152 connections
Info: merlin_network_to_switch_transform: After transform: 56 modules, 188 connections
Info: merlin_mm_transform: After transform: 56 modules, 188 connections
Info: merlin_interrupt_mapper_transform: After transform: 57 modules, 191 connections
Info: merlin_interrupt_sync_transform: After transform: 58 modules, 196 connections
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Error: Generation stopped, 55 or more modules remaining
Info: soc_matrix: Done soc_matrix" with 27 modules, 1 files, 302922 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 54 Warnings
Info: Finished: Create HDL design files for synthesis
