Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "test.v" in library work
Module <test> compiled
No errors in compilation
Analysis of file <"test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <test> in library <work> with parameters.
	char_line0 = "000000000000000000000000000000000000000000000000"
	char_line1 = "000000000000000000000000000000000000000000000000"
	char_line10 = "000110000000001000101100000010000001100000001100"
	char_line11 = "000110000000000000101110000010000001100000001100"
	char_line12 = "000110000001000000100110000010000001100000000110"
	char_line13 = "000110000001000000100111000010000001100000000110"
	char_line14 = "000110000011000000100011000010000001100000000110"
	char_line15 = "000111111111000000100011000010000001100000000110"
	char_line16 = "000110000011000000100001100010000001100000000110"
	char_line17 = "000110000001000000100001110010000001100000000110"
	char_line18 = "000110000001000000100000110010000001100000000110"
	char_line19 = "000110000000000000100000111010000001100000000110"
	char_line2 = "000000000000000000000000000000000000000000000000"
	char_line20 = "000110000000000000100000011010000001100000000110"
	char_line21 = "000110000000000000100000011110000001100000001100"
	char_line22 = "000110000000001000100000001110000001100000001100"
	char_line23 = "000110000000001000100000001110000001100000001000"
	char_line24 = "000110000000010000100000001110000001100000011000"
	char_line25 = "000110000000110000100000000110000001100001110000"
	char_line26 = "011111111111110011111000000110000111111111000000"
	char_line27 = "000000000000000000000000000000000000000000000000"
	char_line28 = "000000000000000000000000000000000000000000000000"
	char_line29 = "000000000000000000000000000000000000000000000000"
	char_line3 = "000000000000000000000000000000000000000000000000"
	char_line30 = "000000000000000000000000000000000000000000000000"
	char_line31 = "000000000000000000000000000000000000000000000000"
	char_line4 = "000000000000000000000000000000000000000000000000"
	char_line5 = "000000000000000000000000000000000000000000000000"
	char_line6 = "011111111111110011111000001111100111111111000000"
	char_line7 = "000110000000110000111000000010000001100001110000"
	char_line8 = "000110000000010000111100000010000001100000011000"
	char_line9 = "000110000000011000101100000010000001100000001100"
	cmp1 = "10000000"
	cmp2 = "01010101"
	cmp3 = "10101010"
	recah = "00000000000000000000000001111000"
	recal = "00000000000000000000000000001010"
	recax1 = "00000000000000000000000011001000"
	recax2 = "00000000000000000000001001100010"
	recay1 = "00000000000000000000000000111100"
	recay2 = "00000000000000000000000011110000"
	recay3 = "00000000000000000000000110100100"
	recay4 = "11111111111111111111111110001000"
	recbh = "00000000000000000000000000010100"
	recbl = "00000000000000000000000010010110"
	recbx1 = "00000000000000000000000011110000"
	recbx2 = "00000000000000000000000101011110"
	recbx3 = "00000000000000000000000111001100"
	recby = "00000000000000000000000000101000"
	recch = "00000000000000000000000000101000"
	recckh = "00000000000000000000000000010100"
	recckl = "00000000000000000000000000010100"
	recckx = "00000000000000000000000110010000"
	reccky = "00000000000000000000000110111000"
	reccl = "00000000000000000000000000101000"
	reccx = "00000000000000000000000110000110"
	reccy = "00000000000000000000000110111000"
	recdh = "00000000000000000000000000010100"
	recdl = "00000000000000000000000000010100"
	recdx1 = "00000000000000000000000100000100"
	recdx2 = "00000000000000000000000101111100"
	recdx3 = "00000000000000000000000111110100"
	recdy = "00000000000000000000000000010100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <test>.
	char_line0 = 48'b000000000000000000000000000000000000000000000000
	char_line1 = 48'b000000000000000000000000000000000000000000000000
	char_line10 = 48'b000110000000001000101100000010000001100000001100
	char_line11 = 48'b000110000000000000101110000010000001100000001100
	char_line12 = 48'b000110000001000000100110000010000001100000000110
	char_line13 = 48'b000110000001000000100111000010000001100000000110
	char_line14 = 48'b000110000011000000100011000010000001100000000110
	char_line15 = 48'b000111111111000000100011000010000001100000000110
	char_line16 = 48'b000110000011000000100001100010000001100000000110
	char_line17 = 48'b000110000001000000100001110010000001100000000110
	char_line18 = 48'b000110000001000000100000110010000001100000000110
	char_line19 = 48'b000110000000000000100000111010000001100000000110
	char_line2 = 48'b000000000000000000000000000000000000000000000000
	char_line20 = 48'b000110000000000000100000011010000001100000000110
	char_line21 = 48'b000110000000000000100000011110000001100000001100
	char_line22 = 48'b000110000000001000100000001110000001100000001100
	char_line23 = 48'b000110000000001000100000001110000001100000001000
	char_line24 = 48'b000110000000010000100000001110000001100000011000
	char_line25 = 48'b000110000000110000100000000110000001100001110000
	char_line26 = 48'b011111111111110011111000000110000111111111000000
	char_line27 = 48'b000000000000000000000000000000000000000000000000
	char_line28 = 48'b000000000000000000000000000000000000000000000000
	char_line29 = 48'b000000000000000000000000000000000000000000000000
	char_line3 = 48'b000000000000000000000000000000000000000000000000
	char_line30 = 48'b000000000000000000000000000000000000000000000000
	char_line31 = 48'b000000000000000000000000000000000000000000000000
	char_line4 = 48'b000000000000000000000000000000000000000000000000
	char_line5 = 48'b000000000000000000000000000000000000000000000000
	char_line6 = 48'b011111111111110011111000001111100111111111000000
	char_line7 = 48'b000110000000110000111000000010000001100001110000
	char_line8 = 48'b000110000000010000111100000010000001100000011000
	char_line9 = 48'b000110000000011000101100000010000001100000001100
	cmp1 = 8'b10000000
	cmp2 = 8'b01010101
	cmp3 = 8'b10101010
	recah = 32'sb00000000000000000000000001111000
	recal = 32'sb00000000000000000000000000001010
	recax1 = 32'sb00000000000000000000000011001000
	recax2 = 32'sb00000000000000000000001001100010
	recay1 = 32'sb00000000000000000000000000111100
	recay2 = 32'sb00000000000000000000000011110000
	recay3 = 32'sb00000000000000000000000110100100
	recay4 = 32'sb11111111111111111111111110001000
	recbh = 32'sb00000000000000000000000000010100
	recbl = 32'sb00000000000000000000000010010110
	recbx1 = 32'sb00000000000000000000000011110000
	recbx2 = 32'sb00000000000000000000000101011110
	recbx3 = 32'sb00000000000000000000000111001100
	recby = 32'sb00000000000000000000000000101000
	recch = 32'sb00000000000000000000000000101000
	recckh = 32'sb00000000000000000000000000010100
	recckl = 32'sb00000000000000000000000000010100
	recckx = 32'sb00000000000000000000000110010000
	reccky = 32'sb00000000000000000000000110111000
	reccl = 32'sb00000000000000000000000000101000
	reccx = 32'sb00000000000000000000000110000110
	reccy = 32'sb00000000000000000000000110111000
	recdh = 32'sb00000000000000000000000000010100
	recdl = 32'sb00000000000000000000000000010100
	recdx1 = 32'sb00000000000000000000000100000100
	recdx2 = 32'sb00000000000000000000000101111100
	recdx3 = 32'sb00000000000000000000000111110100
	recdy = 32'sb00000000000000000000000000010100
Module <test> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <p2> in unit <test> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <y1> in unit <test> has a constant value of 0110111000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <test>.
    Related source file is "test.v".
WARNING:Xst:646 - Signal <y2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <led1> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <cntz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 8-bit register for signal <fenshu>.
    Found 4-bit register for signal <life>.
    Found 12x6-bit multiplier for signal <$mult0000> created at line 357.
    Found 13-bit subtractor for signal <$sub0000> created at line 230.
    Found 13-bit subtractor for signal <$sub0001> created at line 234.
    Found 19-bit adder for signal <$sub0002> created at line 357.
    Found 19-bit adder for signal <$sub0003> created at line 357.
    Found 19-bit adder for signal <$sub0004> created at line 357.
    Found 19-bit adder for signal <$sub0005> created at line 357.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0004$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0005$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0006$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0007$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0008$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0009$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0010$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0011$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0012$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0013$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0014$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0015$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0016$addsub0000> created at line 357.
    Found 10-bit adder carry out for signal <add0017$addsub0000> created at line 357.
    Found 6-bit down counter for signal <char_bit>.
    Found 12-bit comparator greatequal for signal <char_bit$cmp_ge0000> created at line 462.
    Found 12-bit comparator lessequal for signal <char_bit$cmp_le0000> created at line 462.
    Found 10-bit register for signal <cnt>.
    Found 10-bit register for signal <cnt1>.
    Found 10-bit register for signal <cnt2>.
    Found 10-bit register for signal <cnt3>.
    Found 10-bit register for signal <cnt4>.
    Found 10-bit register for signal <cnt5>.
    Found 10-bit register for signal <cnt6>.
    Found 10-bit register for signal <cntx>.
    Found 10-bit up counter for signal <cnty>.
    Found 10-bit comparator lessequal for signal <cnty$cmp_le0000> created at line 252.
    Found 8-bit register for signal <ColorOutput>.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0000> created at line 357.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0001> created at line 357.
    Found 10-bit comparator greatequal for signal <ColorOutput$cmp_ge0002> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0003> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0004> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0005> created at line 357.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0006> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0007> created at line 357.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0008> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0009> created at line 357.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0010> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0011> created at line 357.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0012> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0013> created at line 357.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0014> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0015> created at line 357.
    Found 12-bit comparator greatequal for signal <ColorOutput$cmp_ge0016> created at line 357.
    Found 11-bit comparator greatequal for signal <ColorOutput$cmp_ge0017> created at line 357.
    Found 20-bit comparator greatequal for signal <ColorOutput$cmp_ge0018> created at line 357.
    Found 20-bit comparator greatequal for signal <ColorOutput$cmp_ge0019> created at line 357.
    Found 10-bit comparator greatequal for signal <ColorOutput$cmp_ge0020> created at line 357.
    Found 10-bit comparator greatequal for signal <ColorOutput$cmp_ge0021> created at line 357.
    Found 12-bit comparator greater for signal <ColorOutput$cmp_gt0000> created at line 385.
    Found 12-bit comparator greater for signal <ColorOutput$cmp_gt0001> created at line 465.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0000> created at line 385.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0001> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0002> created at line 357.
    Found 10-bit comparator less for signal <ColorOutput$cmp_lt0003> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0004> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0005> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0006> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0007> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0008> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0009> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0010> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0011> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0012> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0013> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0014> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0015> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0016> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0017> created at line 357.
    Found 11-bit comparator less for signal <ColorOutput$cmp_lt0018> created at line 357.
    Found 20-bit comparator less for signal <ColorOutput$cmp_lt0019> created at line 357.
    Found 20-bit comparator less for signal <ColorOutput$cmp_lt0020> created at line 357.
    Found 10-bit comparator less for signal <ColorOutput$cmp_lt0021> created at line 357.
    Found 10-bit comparator less for signal <ColorOutput$cmp_lt0022> created at line 357.
    Found 12-bit comparator less for signal <ColorOutput$cmp_lt0023> created at line 465.
    Found 1-bit register for signal <endg>.
    Found 12-bit comparator less for signal <HBlank$cmp_lt0000> created at line 205.
    Found 12-bit comparator greatequal for signal <HS$cmp_le0000> created at line 188.
    Found 12-bit comparator lessequal for signal <HS$cmp_le0001> created at line 188.
    Found 12-bit up counter for signal <HS_CNT>.
    Found 1-bit register for signal <jiasu>.
    Found 1-bit register for signal <k1>.
    Found 1-bit register for signal <k2>.
    Found 1-bit register for signal <k3>.
    Found 1-bit register for signal <k4>.
    Found 1-bit register for signal <k5>.
    Found 1-bit register for signal <k6>.
    Found 8-bit register for signal <lck>.
    Found 12-bit up counter for signal <left1>.
    Found 14-bit comparator less for signal <left1$cmp_lt0000> created at line 230.
    Found 6-bit register for signal <life1>.
    Found 10-bit adder for signal <old_cnt1_4$addsub0001> created at line 285.
    Found 10-bit adder carry out for signal <old_cnt1_4$addsub0002> created at line 285.
    Found 11-bit comparator less for signal <old_cnt1_4$cmp_lt0000> created at line 285.
    Found 10-bit adder for signal <old_cnt2_6$addsub0001> created at line 289.
    Found 10-bit adder carry out for signal <old_cnt2_6$addsub0002> created at line 289.
    Found 11-bit comparator less for signal <old_cnt2_6$cmp_lt0000> created at line 289.
    Found 10-bit adder for signal <old_cnt3_8$addsub0001> created at line 293.
    Found 10-bit adder carry out for signal <old_cnt3_8$addsub0002> created at line 293.
    Found 11-bit comparator less for signal <old_cnt3_8$cmp_lt0000> created at line 293.
    Found 10-bit adder for signal <old_cnt4_10$addsub0001> created at line 297.
    Found 10-bit adder carry out for signal <old_cnt4_10$addsub0002> created at line 297.
    Found 11-bit comparator less for signal <old_cnt4_10$cmp_lt0000> created at line 297.
    Found 10-bit adder for signal <old_cnt5_12$addsub0001> created at line 301.
    Found 10-bit adder carry out for signal <old_cnt5_12$addsub0002> created at line 301.
    Found 11-bit comparator less for signal <old_cnt5_12$cmp_lt0000> created at line 301.
    Found 10-bit adder for signal <old_cnt6_14$addsub0001> created at line 305.
    Found 10-bit adder carry out for signal <old_cnt6_14$addsub0002> created at line 305.
    Found 11-bit comparator less for signal <old_cnt6_14$cmp_lt0000> created at line 305.
    Found 10-bit comparator greater for signal <old_cnt_15$cmp_gt0000> created at line 279.
    Found 10-bit comparator less for signal <old_cnt_15$cmp_lt0000> created at line 279.
    Found 10-bit adder for signal <old_cnt_2$addsub0000> created at line 277.
    Found 10-bit comparator lessequal for signal <old_cnt_2$cmp_le0000> created at line 277.
    Found 10-bit adder for signal <old_cntx_16$addsub0000> created at line 341.
    Found 10-bit comparator greater for signal <old_cntx_17$cmp_gt0000> created at line 339.
    Found 10-bit comparator greater for signal <old_cntx_17$cmp_gt0001> created at line 342.
    Found 10-bit comparator less for signal <old_cntx_17$cmp_lt0000> created at line 342.
    Found 10-bit adder carry out for signal <old_k1_18$addsub0000> created at line 319.
    Found 11-bit comparator greatequal for signal <old_k1_18$cmp_ge0000> created at line 319.
    Found 11-bit comparator greatequal for signal <old_k1_18$cmp_ge0001> created at line 310.
    Found 11-bit comparator greatequal for signal <old_k2_20$cmp_ge0000> created at line 315.
    Found 10-bit adder carry out for signal <old_k2_5$addsub0000> created at line 309.
    Found 11-bit comparator greatequal for signal <old_k2_5$cmp_ge0000> created at line 309.
    Found 8-bit comparator less for signal <old_k2_5$cmp_lt0000> created at line 309.
    Found 11-bit comparator greatequal for signal <old_k3_22$cmp_ge0000> created at line 320.
    Found 10-bit adder carry out for signal <old_k3_7$addsub0000> created at line 313.
    Found 8-bit comparator greatequal for signal <old_k3_7$cmp_ge0000> created at line 313.
    Found 11-bit comparator greatequal for signal <old_k3_7$cmp_ge0001> created at line 313.
    Found 10-bit adder carry out for signal <old_k4_24$addsub0000> created at line 326.
    Found 11-bit comparator greatequal for signal <old_k4_24$cmp_ge0000> created at line 326.
    Found 8-bit comparator less for signal <old_k4_9$cmp_lt0000> created at line 323.
    Found 8-bit comparator greater for signal <old_k5_11$cmp_gt0000> created at line 324.
    Found 8-bit comparator less for signal <old_k5_11$cmp_lt0000> created at line 324.
    Found 10-bit adder carry out for signal <old_k5_26$addsub0000> created at line 327.
    Found 11-bit comparator greatequal for signal <old_k5_26$cmp_ge0000> created at line 327.
    Found 8-bit comparator greater for signal <old_k6_13$cmp_gt0000> created at line 325.
    Found 10-bit adder carry out for signal <old_k6_28$addsub0000> created at line 328.
    Found 11-bit comparator greatequal for signal <old_k6_28$cmp_ge0000> created at line 328.
    Found 11-bit comparator greater for signal <old_life1_37$cmp_gt0000> created at line 419.
    Found 6-bit subtractor for signal <old_life1_37$sub0000> created at line 419.
    Found 11-bit comparator greater for signal <old_life1_39$cmp_gt0000> created at line 420.
    Found 6-bit subtractor for signal <old_life1_39$sub0000> created at line 420.
    Found 11-bit comparator greater for signal <old_life1_43$cmp_gt0000> created at line 421.
    Found 6-bit subtractor for signal <old_life1_43$sub0000> created at line 421.
    Found 6-bit adder for signal <old_life1_47$add0000> created at line 429.
    Found 6-bit adder for signal <old_life1_51$add0000> created at line 438.
    Found 6-bit adder for signal <old_life1_52$addsub0000> created at line 447.
    Found 10-bit adder carry out for signal <old_si1_35$addsub0001> created at line 394.
    Found 10-bit comparator less for signal <old_si1_35$cmp_gt0000> created at line 394.
    Found 11-bit comparator greater for signal <old_si1_35$cmp_gt0001> created at line 394.
    Found 10-bit comparator less for signal <old_si1_35$cmp_gt0002> created at line 394.
    Found 10-bit adder carry out for signal <old_si2_36$addsub0001> created at line 407.
    Found 10-bit adder carry out for signal <old_si2_36$addsub0002> created at line 404.
    Found 20-bit comparator greater for signal <old_si2_36$cmp_gt0000> created at line 402.
    Found 10-bit comparator less for signal <old_si2_36$cmp_gt0001> created at line 404.
    Found 11-bit comparator greater for signal <old_si2_36$cmp_gt0002> created at line 404.
    Found 10-bit comparator less for signal <old_si2_36$cmp_gt0003> created at line 404.
    Found 11-bit comparator greater for signal <old_si2_36$cmp_gt0004> created at line 407.
    Found 10-bit adder carry out for signal <old_si3_38$addsub0001> created at line 416.
    Found 11-bit comparator greater for signal <old_si3_38$cmp_gt0000> created at line 416.
    Found 11-bit comparator greater for signal <old_si3_38$cmp_gt0001> created at line 416.
    Found 10-bit comparator less for signal <old_si3_38$cmp_gt0002> created at line 416.
    Found 10-bit comparator greatequal for signal <old_v1_45$cmp_ge0000> created at line 429.
    Found 1-bit register for signal <p1>.
    Found 1-bit register for signal <pk>.
    Found 10-bit up counter for signal <pk1>.
    Found 12-bit subtractor for signal <res>.
    Found 12-bit up counter for signal <right1>.
    Found 14-bit comparator less for signal <right1$cmp_lt0000> created at line 234.
    Found 8-bit up counter for signal <score>.
    Found 1-bit register for signal <si1>.
    Found 11-bit comparator greater for signal <si1$cmp_gt0000> created at line 419.
    Found 1-bit register for signal <si2>.
    Found 11-bit comparator greater for signal <si2$cmp_gt0000> created at line 420.
    Found 1-bit register for signal <si3>.
    Found 11-bit comparator greater for signal <si3$cmp_gt0000> created at line 421.
    Found 6-bit register for signal <v1>.
    Found 6-bit register for signal <v2>.
    Found 10-bit comparator less for signal <VBlank$cmp_lt0000> created at line 207.
    Found 10-bit comparator greatequal for signal <VS$cmp_le0000> created at line 197.
    Found 10-bit comparator lessequal for signal <VS$cmp_le0001> created at line 197.
    Found 10-bit up counter for signal <VS_CNT>.
    Found 10-bit subtractor for signal <y_dis>.
    Summary:
	inferred   8 Counter(s).
	inferred 141 D-type flip-flop(s).
	inferred  63 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred 104 Comparator(s).
Unit <test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x6-bit multiplier                                   : 1
# Adders/Subtractors                                   : 63
 10-bit adder                                          : 15
 10-bit adder carry out                                : 34
 10-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 13-bit subtractor                                     : 2
 19-bit adder                                          : 4
 6-bit adder                                           : 3
 6-bit subtractor                                      : 3
# Counters                                             : 8
 10-bit up counter                                     : 3
 12-bit up counter                                     : 3
 6-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 28
 1-bit register                                        : 15
 10-bit register                                       : 8
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 104
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 11
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 18
 11-bit comparator greater                             : 11
 11-bit comparator less                                : 15
 12-bit comparator greatequal                          : 10
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 11
 12-bit comparator lessequal                           : 2
 14-bit comparator less                                : 2
 20-bit comparator greatequal                          : 2
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ColorOutput_4> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x6-bit multiplier                                   : 1
# Adders/Subtractors                                   : 63
 10-bit adder                                          : 15
 10-bit adder carry out                                : 34
 10-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 13-bit subtractor                                     : 2
 19-bit adder                                          : 4
 6-bit adder                                           : 3
 6-bit subtractor                                      : 3
# Counters                                             : 8
 10-bit up counter                                     : 3
 12-bit up counter                                     : 3
 6-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Comparators                                          : 104
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 11
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 18
 11-bit comparator greater                             : 11
 11-bit comparator less                                : 15
 12-bit comparator greatequal                          : 10
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 11
 12-bit comparator lessequal                           : 2
 14-bit comparator less                                : 2
 20-bit comparator greatequal                          : 2
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ColorOutput_4> (without init value) has a constant value of 0 in block <test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ColorOutput_0> in Unit <test> is equivalent to the following 3 FFs/Latches, which will be removed : <ColorOutput_1> <ColorOutput_2> <ColorOutput_3> 

Optimizing unit <test> ...
INFO:Xst:2261 - The FF/Latch <ColorOutput_5> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <ColorOutput_6> 
INFO:Xst:2261 - The FF/Latch <ColorOutput_5> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <ColorOutput_6> 
INFO:Xst:2261 - The FF/Latch <ColorOutput_5> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <ColorOutput_6> 
INFO:Xst:2261 - The FF/Latch <ColorOutput_5> in Unit <test> is equivalent to the following FF/Latch, which will be removed : <ColorOutput_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test, actual ratio is 85.
FlipFlop HS_CNT_10 has been replicated 1 time(s)
FlipFlop HS_CNT_11 has been replicated 1 time(s)
FlipFlop HS_CNT_3 has been replicated 1 time(s)
FlipFlop HS_CNT_4 has been replicated 1 time(s)
FlipFlop HS_CNT_5 has been replicated 1 time(s)
FlipFlop HS_CNT_6 has been replicated 1 time(s)
FlipFlop HS_CNT_7 has been replicated 1 time(s)
FlipFlop HS_CNT_8 has been replicated 1 time(s)
FlipFlop HS_CNT_9 has been replicated 1 time(s)
FlipFlop VS_CNT_0 has been replicated 2 time(s)
FlipFlop VS_CNT_1 has been replicated 2 time(s)
FlipFlop VS_CNT_2 has been replicated 2 time(s)
FlipFlop VS_CNT_3 has been replicated 2 time(s)
FlipFlop VS_CNT_4 has been replicated 2 time(s)
FlipFlop VS_CNT_5 has been replicated 2 time(s)
FlipFlop VS_CNT_6 has been replicated 2 time(s)
FlipFlop VS_CNT_7 has been replicated 2 time(s)
FlipFlop VS_CNT_8 has been replicated 2 time(s)
FlipFlop VS_CNT_9 has been replicated 2 time(s)
FlipFlop k1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 234
 Flip-Flops                                            : 234

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test.ngr
Top Level Output File Name         : test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 2405
#      GND                         : 1
#      INV                         : 96
#      LUT1                        : 172
#      LUT2                        : 284
#      LUT2_D                      : 9
#      LUT2_L                      : 7
#      LUT3                        : 220
#      LUT3_D                      : 28
#      LUT3_L                      : 17
#      LUT4                        : 527
#      LUT4_D                      : 66
#      LUT4_L                      : 35
#      MUXCY                       : 640
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 278
# FlipFlops/Latches                : 234
#      FD                          : 20
#      FDE                         : 138
#      FDR                         : 44
#      FDRE                        : 30
#      FDS                         : 2
# Clock Buffers                    : 4
#      BUFG                        : 1
#      BUFGP                       : 3
# IO Buffers                       : 33
#      IBUF                        : 10
#      OBUF                        : 23
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      770  out of    960    80%  
 Number of Slice Flip Flops:            226  out of   1920    11%  
 Number of 4 input LUTs:               1461  out of   1920    76%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     83    43%  
    IOB Flip Flops:                       8
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 174   |
pk1                                | BUFG                   | 36    |
left                               | BUFGP                  | 12    |
right                              | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 26.989ns (Maximum Frequency: 37.053MHz)
   Minimum input arrival time before clock: 27.264ns
   Maximum output required time after clock: 10.317ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 26.989ns (frequency: 37.053MHz)
  Total number of paths / destination ports: 31627180 / 364
-------------------------------------------------------------------------
Delay:               26.989ns (Levels of Logic = 20)
  Source:            HS_CNT_2 (FF)
  Destination:       endg (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: HS_CNT_2 to endg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.591   1.072  HS_CNT_2 (HS_CNT_2)
     LUT4_L:I3->LO         1   0.704   0.104  old_cnt1_4_and0000132 (old_cnt1_4_and0000132)
     LUT4:I3->O            4   0.704   0.591  old_cnt1_4_and0000142 (old_cnt1_4_and0000142)
     LUT4_D:I3->O         30   0.704   1.266  old_cnt1_4_and0000165 (old_cnt_2_and0000)
     LUT4_D:I3->O         14   0.704   1.035  _old_cnt3_8<0>126 (N4)
     LUT3_D:I2->O          8   0.704   0.761  _old_cnt3_8<8>1 (Madd_old_k1_18_addsub0000_lut<8>)
     LUT4:I3->O            1   0.704   0.000  old_k3_22_and0000_SW0_SW1_F (N453)
     MUXF5:I0->O           1   0.321   0.424  old_k3_22_and0000_SW0_SW1 (N346)
     LUT4_D:I3->O         25   0.704   1.264  old_k3_22_and0000 (old_k3_22_and0000)
     LUT4:I3->O            5   0.704   0.637  Madd_old_si3_38_addsub0001_lut<6>1 (Madd_old_si3_38_addsub0001_lut<6>)
     LUT4:I3->O            1   0.704   0.499  Madd_old_si3_38_addsub0001_cy<8>11 (Madd_old_si3_38_addsub0001_cy<8>)
     LUT2:I1->O            1   0.704   0.000  Mcompar_old_si3_38_cmp_gt0001_lut<4> (Mcompar_old_si3_38_cmp_gt0001_lut<4>)
     MUXCY:S->O            2   0.864   0.451  Mcompar_old_si3_38_cmp_gt0001_cy<4> (Mcompar_old_si3_38_cmp_gt0001_cy<4>)
     LUT4:I3->O            6   0.704   0.748  _old_si3_3844 (_old_si3_38)
     LUT4:I1->O           16   0.704   1.069  _old_life1_43<1>1 (Madd_old_life1_47_add0000_lut<1>)
     LUT4:I2->O            2   0.704   0.451  _old_life1_47<3>1_SW0 (N110)
     LUT4_D:I3->LO         1   0.704   0.104  _old_life1_47<3>1 (N593)
     LUT4:I3->O            3   0.704   0.535  _old_life1_51<4>1_SW0 (N112)
     LUT4:I3->O            2   0.704   0.451  _old_life1_52<5>_SW2 (N691)
     LUT4_L:I3->LO         1   0.704   0.104  _old_life1_52<5> (_old_life1_52<5>)
     LUT4:I3->O            1   0.704   0.420  endg_not0001179 (endg_not0001)
     FDE:CE                    0.555          endg
    ----------------------------------------
    Total                     26.989ns (15.003ns logic, 11.986ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pk1'
  Clock period: 6.164ns (frequency: 162.232MHz)
  Total number of paths / destination ports: 236 / 38
-------------------------------------------------------------------------
Delay:               6.164ns (Levels of Logic = 3)
  Source:            cnty_7 (FF)
  Destination:       cnty_0 (FF)
  Source Clock:      pk1 rising
  Destination Clock: pk1 rising

  Data Path: cnty_7 to cnty_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  cnty_7 (cnty_7)
     LUT4:I0->O            2   0.704   0.622  old_k4_9_cmp_eq000011 (N154)
     LUT3:I0->O            1   0.704   0.424  cnty_not0001_SW0 (N41)
     LUT4:I3->O           10   0.704   0.882  cnty_not0001 (cnty_not0001)
     FDR:R                     0.911          cnty_0
    ----------------------------------------
    Total                      6.164ns (3.614ns logic, 2.550ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'left'
  Clock period: 8.688ns (frequency: 115.101MHz)
  Total number of paths / destination ports: 2406 / 24
-------------------------------------------------------------------------
Delay:               8.688ns (Levels of Logic = 18)
  Source:            left1_0 (FF)
  Destination:       left1_0 (FF)
  Source Clock:      left rising
  Destination Clock: left rising

  Data Path: left1_0 to left1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  left1_0 (left1_0)
     LUT2:I0->O            1   0.704   0.000  Msub__sub0000_lut<0> (Msub__sub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Msub__sub0000_cy<0> (Msub__sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<1> (Msub__sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<2> (Msub__sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<3> (Msub__sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<4> (Msub__sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<5> (Msub__sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<6> (Msub__sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<7> (Msub__sub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<8> (Msub__sub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<9> (Msub__sub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0000_cy<10> (Msub__sub0000_cy<10>)
     MUXCY:CI->O           0   0.059   0.000  Msub__sub0000_cy<11> (Msub__sub0000_cy<11>)
     XORCY:CI->O           2   0.804   0.447  Msub__sub0000_xor<12> (_sub0000<12>)
     INV:I->O              1   0.704   0.000  Mcompar_left1_cmp_lt0000_lut<5>_INV_0 (Mcompar_left1_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_left1_cmp_lt0000_cy<5> (Mcompar_left1_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.459   0.420  Mcompar_left1_cmp_lt0000_cy<6> (Mcompar_left1_cmp_lt0000_cy<6>)
     INV:I->O             12   0.704   0.961  Mcompar_left1_cmp_lt0000_cy<6>_inv_INV_0 (left1_cmp_lt0000)
     FDE:CE                    0.555          left1_0
    ----------------------------------------
    Total                      8.688ns (6.098ns logic, 2.590ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'right'
  Clock period: 8.688ns (frequency: 115.101MHz)
  Total number of paths / destination ports: 2406 / 24
-------------------------------------------------------------------------
Delay:               8.688ns (Levels of Logic = 18)
  Source:            right1_0 (FF)
  Destination:       right1_0 (FF)
  Source Clock:      right rising
  Destination Clock: right rising

  Data Path: right1_0 to right1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  right1_0 (right1_0)
     LUT2:I0->O            1   0.704   0.000  Msub__sub0001_lut<0> (Msub__sub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Msub__sub0001_cy<0> (Msub__sub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<1> (Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<2> (Msub__sub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<3> (Msub__sub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<4> (Msub__sub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<5> (Msub__sub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<6> (Msub__sub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<7> (Msub__sub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<8> (Msub__sub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<9> (Msub__sub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Msub__sub0001_cy<10> (Msub__sub0001_cy<10>)
     MUXCY:CI->O           0   0.059   0.000  Msub__sub0001_cy<11> (Msub__sub0001_cy<11>)
     XORCY:CI->O           2   0.804   0.447  Msub__sub0001_xor<12> (_sub0001<12>)
     INV:I->O              1   0.704   0.000  Mcompar_right1_cmp_lt0000_lut<5>_INV_0 (Mcompar_right1_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_right1_cmp_lt0000_cy<5> (Mcompar_right1_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.459   0.420  Mcompar_right1_cmp_lt0000_cy<6> (Mcompar_right1_cmp_lt0000_cy<6>)
     INV:I->O             12   0.704   0.961  Mcompar_right1_cmp_lt0000_cy<6>_inv_INV_0 (right1_cmp_lt0000)
     FDE:CE                    0.555          right1_0
    ----------------------------------------
    Total                      8.688ns (6.098ns logic, 2.590ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1279339 / 107
-------------------------------------------------------------------------
Offset:              27.264ns (Levels of Logic = 24)
  Source:            nandu (PAD)
  Destination:       endg (FF)
  Destination Clock: CLK rising

  Data Path: nandu to endg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  nandu_IBUF (nandu_IBUF)
     LUT2:I0->O            1   0.704   0.000  Madd_old_cnt2_6_addsub0001_lut<0> (Madd_old_cnt2_6_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_old_cnt2_6_addsub0001_cy<0> (Madd_old_cnt2_6_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_cnt2_6_addsub0001_cy<1> (Madd_old_cnt2_6_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_cnt2_6_addsub0001_cy<2> (Madd_old_cnt2_6_addsub0001_cy<2>)
     XORCY:CI->O           9   0.804   0.995  Madd_old_cnt2_6_addsub0001_xor<3> (old_cnt2_6_addsub0001<3>)
     LUT2_D:I0->LO         1   0.704   0.104  Madd_old_k3_7_addsub0000_cy<5>11_SW0 (N589)
     LUT4:I3->O            1   0.704   0.424  old_k2_20_cmp_ge00001_SW0_SW0_SW0 (N202)
     LUT4_L:I3->LO         1   0.704   0.104  old_k2_20_cmp_ge00001_SW0_SW0 (N89)
     LUT4:I3->O            7   0.704   0.743  old_k2_20_cmp_ge00001 (old_k2_20_cmp_ge0000)
     LUT4_D:I2->O          7   0.704   0.712  old_k2_20_and00011_1 (old_k2_20_and00011)
     LUT4:I3->O            6   0.704   0.748  _old_cnt2_21<9>1 (Madd__old_y2_33_lut<9>)
     LUT4:I1->O            4   0.704   0.622  Madd_old_si2_36_addsub0002_lut<9>1 (Madd_old_si2_36_addsub0002_lut<9>)
     LUT4:I2->O            1   0.704   0.000  Mcompar_old_si2_36_cmp_gt0002_lut<4> (Mcompar_old_si2_36_cmp_gt0002_lut<4>)
     MUXCY:S->O            2   0.864   0.482  Mcompar_old_si2_36_cmp_gt0002_cy<4> (Mcompar_old_si2_36_cmp_gt0002_cy<4>)
     LUT4_D:I2->O         17   0.704   1.055  old_life1_39_and00001 (old_life1_39_and0000)
     LUT4:I3->O            2   0.704   0.451  _old_life1_43<1>1_SW3 (N256)
     LUT4:I3->O           16   0.704   1.069  _old_life1_43<1>1 (Madd_old_life1_47_add0000_lut<1>)
     LUT4:I2->O            2   0.704   0.451  _old_life1_47<3>1_SW0 (N110)
     LUT4_D:I3->LO         1   0.704   0.104  _old_life1_47<3>1 (N593)
     LUT4:I3->O            3   0.704   0.535  _old_life1_51<4>1_SW0 (N112)
     LUT4:I3->O            2   0.704   0.451  _old_life1_52<5>_SW2 (N691)
     LUT4_L:I3->LO         1   0.704   0.104  _old_life1_52<5> (_old_life1_52<5>)
     LUT4:I3->O            1   0.704   0.420  endg_not0001179 (endg_not0001)
     FDE:CE                    0.555          endg
    ----------------------------------------
    Total                     27.264ns (16.695ns logic, 10.569ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pk1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            rand_num<0> (PAD)
  Destination:       lck_0 (FF)
  Destination Clock: pk1 rising

  Data Path: rand_num<0> to lck_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  rand_num_0_IBUF (rand_num_0_IBUF)
     FD:D                      0.308          lck_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 119 / 21
-------------------------------------------------------------------------
Offset:              10.317ns (Levels of Logic = 5)
  Source:            HS_CNT_6 (FF)
  Destination:       BLUE<1> (PAD)
  Source Clock:      CLK rising

  Data Path: HS_CNT_6 to BLUE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.591   1.243  HS_CNT_6 (HS_CNT_6)
     LUT2:I0->O            2   0.704   0.622  HBlank_cmp_lt000021 (N164)
     LUT4:I0->O            1   0.704   0.424  Blank_or00007 (Blank_or00007)
     LUT4:I3->O            4   0.704   0.762  Blank_or000036 (Blank)
     LUT2:I0->O            4   0.704   0.587  BLUE<1>1 (BLUE_1_OBUF)
     OBUF:I->O                 3.272          BLUE_1_OBUF (BLUE<1>)
    ----------------------------------------
    Total                     10.317ns (6.679ns logic, 3.638ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.29 secs
 
--> 

Total memory usage is 258448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    7 (   0 filtered)

