c7e58843d1e4 ("clk: renesas: r9a08g045: Add clock, reset and power domain support for I2C")
5add5ebc4e35 ("clk: renesas: r9a08g045: Add support for power domains")
515f05da372a ("clk: renesas: r9a08g045: Add clock and reset support for ETH0 and ETH1")
4bce4bedbe6d ("clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and SDHI2")
de60a3ebe410 ("clk: renesas: Add minimal boot support for RZ/G3S SoC")
1dd65bb08604 ("clk: renesas: Add RZ/V2M support using the rzg2l driver")
c8b088224c25 ("clk: renesas: Add support for RZ/G2UL SoC")
a1bcf50a99dd ("clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoC")
b289cdecc7c3 ("clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3")
f0b62b0bbedc ("clk: renesas: r9a07g044: Add GPU clock and reset entries")
7ef9c45a23a9 ("clk: renesas: r9a07g044: Add mux and divider for G clock")
98ee8b2f66eb ("clk: renesas: r9a07g044: Rename CLK_PLL3_DIV4 macro")
33b22d9c3272 ("clk: renesas: r9a07g044: Add TSU clock and reset entry")
e7d960cd6afd ("clk: renesas: r9a07g044: Add RSPI clock and reset entries")
d6dabaf67897 ("clk: renesas: r9a07g044: Change core clock "I" from DEF_FIXED->DEF_DIV")
161450134ae9 ("clk: renesas: r9a07g044: Add OSTM clock and reset entries")
dc446cba4301 ("clk: renesas: r9a07g044: Rename CLK_PLL2_DIV16 and CLK_PLL2_DIV20 macros")
073da9e7c768 ("clk: renesas: r9a07g044: Add WDT clock and reset entries")
a0d2a2c6736c ("clk: renesas: r9a07g044: Add clock and reset entry for SCI1")
