TimeQuest Timing Analyzer report for lab6_verilog_example
Thu Oct 10 15:12:33 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Propagation Delay
 12. Minimum Propagation Delay
 13. Fast Model Setup Summary
 14. Fast Model Hold Summary
 15. Fast Model Recovery Summary
 16. Fast Model Removal Summary
 17. Fast Model Minimum Pulse Width Summary
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Multicorner Timing Analysis Summary
 21. Progagation Delay
 22. Minimum Progagation Delay
 23. Clock Transfers
 24. Report TCCS
 25. Report RSKM
 26. Unconstrained Paths
 27. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab6_verilog_example                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


----------
; Clocks ;
----------
No clocks to report.


---------------------------
; Slow Model Fmax Summary ;
---------------------------
No paths to report.


----------------------------
; Slow Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Slow Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


------------------------------------------
; Slow Model Minimum Pulse Width Summary ;
------------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; a          ; out1        ; 11.549 ;        ;        ; 11.549 ;
; a          ; out2        ;        ; 11.557 ; 11.557 ;        ;
; a          ; out3[0]     ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; a          ; out3[1]     ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; b          ; out1        ;        ; 11.638 ; 11.638 ;        ;
; b          ; out3[0]     ; 11.905 ;        ;        ; 11.905 ;
; c          ; out1        ; 11.687 ;        ;        ; 11.687 ;
; c          ; out3[0]     ; 11.916 ;        ;        ; 11.916 ;
; d          ; out3[1]     ; 11.923 ;        ;        ; 11.923 ;
; e          ; out3[1]     ; 11.861 ;        ;        ; 11.861 ;
; g[0]       ; out2        ; 8.042  ;        ;        ; 8.042  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; a          ; out1        ; 11.549 ;        ;        ; 11.549 ;
; a          ; out2        ;        ; 11.557 ; 11.557 ;        ;
; a          ; out3[0]     ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; a          ; out3[1]     ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; b          ; out1        ;        ; 11.638 ; 11.638 ;        ;
; b          ; out3[0]     ; 11.905 ;        ;        ; 11.905 ;
; c          ; out1        ; 11.687 ;        ;        ; 11.687 ;
; c          ; out3[0]     ; 11.916 ;        ;        ; 11.916 ;
; d          ; out3[1]     ; 11.923 ;        ;        ; 11.923 ;
; e          ; out3[1]     ; 11.861 ;        ;        ; 11.861 ;
; g[0]       ; out2        ; 8.042  ;        ;        ; 8.042  ;
+------------+-------------+--------+--------+--------+--------+


----------------------------
; Fast Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Fast Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


------------------------------------------
; Fast Model Minimum Pulse Width Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; out1        ; 6.319 ;       ;       ; 6.319 ;
; a          ; out2        ;       ; 6.299 ; 6.299 ;       ;
; a          ; out3[0]     ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; a          ; out3[1]     ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; b          ; out1        ;       ; 6.355 ; 6.355 ;       ;
; b          ; out3[0]     ; 6.452 ;       ;       ; 6.452 ;
; c          ; out1        ; 6.342 ;       ;       ; 6.342 ;
; c          ; out3[0]     ; 6.434 ;       ;       ; 6.434 ;
; d          ; out3[1]     ; 6.448 ;       ;       ; 6.448 ;
; e          ; out3[1]     ; 6.419 ;       ;       ; 6.419 ;
; g[0]       ; out2        ; 4.077 ;       ;       ; 4.077 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; out1        ; 6.319 ;       ;       ; 6.319 ;
; a          ; out2        ;       ; 6.299 ; 6.299 ;       ;
; a          ; out3[0]     ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; a          ; out3[1]     ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; b          ; out1        ;       ; 6.355 ; 6.355 ;       ;
; b          ; out3[0]     ; 6.452 ;       ;       ; 6.452 ;
; c          ; out1        ; 6.342 ;       ;       ; 6.342 ;
; c          ; out3[0]     ; 6.434 ;       ;       ; 6.434 ;
; d          ; out3[1]     ; 6.448 ;       ;       ; 6.448 ;
; e          ; out3[1]     ; 6.419 ;       ;       ; 6.419 ;
; g[0]       ; out2        ; 4.077 ;       ;       ; 4.077 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
+------------------+-------+------+----------+---------+---------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; a          ; out1        ; 11.549 ;        ;        ; 11.549 ;
; a          ; out2        ;        ; 11.557 ; 11.557 ;        ;
; a          ; out3[0]     ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; a          ; out3[1]     ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; b          ; out1        ;        ; 11.638 ; 11.638 ;        ;
; b          ; out3[0]     ; 11.905 ;        ;        ; 11.905 ;
; c          ; out1        ; 11.687 ;        ;        ; 11.687 ;
; c          ; out3[0]     ; 11.916 ;        ;        ; 11.916 ;
; d          ; out3[1]     ; 11.923 ;        ;        ; 11.923 ;
; e          ; out3[1]     ; 11.861 ;        ;        ; 11.861 ;
; g[0]       ; out2        ; 8.042  ;        ;        ; 8.042  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; a          ; out1        ; 6.319 ;       ;       ; 6.319 ;
; a          ; out2        ;       ; 6.299 ; 6.299 ;       ;
; a          ; out3[0]     ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; a          ; out3[1]     ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; b          ; out1        ;       ; 6.355 ; 6.355 ;       ;
; b          ; out3[0]     ; 6.452 ;       ;       ; 6.452 ;
; c          ; out1        ; 6.342 ;       ;       ; 6.342 ;
; c          ; out3[0]     ; 6.434 ;       ;       ; 6.434 ;
; d          ; out3[1]     ; 6.448 ;       ;       ; 6.448 ;
; e          ; out3[1]     ; 6.419 ;       ;       ; 6.419 ;
; g[0]       ; out2        ; 4.077 ;       ;       ; 4.077 ;
+------------+-------------+-------+-------+-------+-------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 10 15:12:32 2013
Info: Command: quartus_sta lab6_verilog_example -c lab6_verilog_example
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab6_verilog_example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info: Analyzing Slow Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Thu Oct 10 15:12:33 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


