Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 10:11:17 2022
| Host         : DESKTOP-CRRKENA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation
| Design       : topModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    238         
TIMING-18  Warning           Missing input or output delay  11          
TIMING-20  Warning           Non-clocked latch              49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (431)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (702)
5. checking no_input_delay (21)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (431)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: controlU/controll/ALU_sel_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controlU/controll/ALU_sel_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: controlU/controll/curState_reg[0][0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: controlU/controll/curState_reg[0][1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: controlU/controll/curState_reg[0][2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: controlU/controll/curState_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controlU/controll/most_significant_B_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controlU/controll/most_significant_B_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: controlU/controll/most_significant_B_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: dataP/divide/clk_out_reg/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: divide/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (702)
--------------------------------------------------
 There are 702 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.127        0.000                      0                  132        0.250        0.000                      0                  132        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.127        0.000                      0                  132        0.250        0.000                      0                  132        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.014ns (23.649%)  route 3.274ns (76.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  dataP/divide/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    dataP/divide/counter_reg[7]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  dataP/divide/clk_out_i_5__0/O
                         net (fo=2, routed)           0.413     6.949    dataP/divide/clk_out_i_5__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.073 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.760    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.884 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.286    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.963     9.373    dataP/divide/clear
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.443    14.784    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataP/divide/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.014ns (23.649%)  route 3.274ns (76.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  dataP/divide/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    dataP/divide/counter_reg[7]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  dataP/divide/clk_out_i_5__0/O
                         net (fo=2, routed)           0.413     6.949    dataP/divide/clk_out_i_5__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.073 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.760    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.884 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.286    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.963     9.373    dataP/divide/clear
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.443    14.784    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataP/divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.014ns (23.649%)  route 3.274ns (76.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  dataP/divide/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    dataP/divide/counter_reg[7]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  dataP/divide/clk_out_i_5__0/O
                         net (fo=2, routed)           0.413     6.949    dataP/divide/clk_out_i_5__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.073 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.760    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.884 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.286    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.963     9.373    dataP/divide/clear
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.443    14.784    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataP/divide/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.014ns (23.649%)  route 3.274ns (76.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564     5.085    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  dataP/divide/counter_reg[7]/Q
                         net (fo=2, routed)           0.809     6.413    dataP/divide/counter_reg[7]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.537 r  dataP/divide/clk_out_i_5__0/O
                         net (fo=2, routed)           0.413     6.949    dataP/divide/clk_out_i_5__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.073 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.760    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.884 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.286    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.963     9.373    dataP/divide/clear
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.443    14.784    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataP/divide/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.014ns (24.338%)  route 3.152ns (75.662%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  dataP/divide/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.411    dataP/divide/counter_reg[3]
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.535 f  dataP/divide/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.433     6.967    dataP/divide/counter[0]_i_8__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.779    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.903 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.304    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.822     9.251    dataP/divide/clear
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataP/divide/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.014ns (24.338%)  route 3.152ns (75.662%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  dataP/divide/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.411    dataP/divide/counter_reg[3]
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.535 f  dataP/divide/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.433     6.967    dataP/divide/counter[0]_i_8__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.779    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.903 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.304    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.822     9.251    dataP/divide/clear
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataP/divide/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.014ns (24.338%)  route 3.152ns (75.662%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  dataP/divide/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.411    dataP/divide/counter_reg[3]
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.535 f  dataP/divide/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.433     6.967    dataP/divide/counter[0]_i_8__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.779    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.903 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.304    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.822     9.251    dataP/divide/clear
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataP/divide/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 dataP/divide/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.014ns (24.338%)  route 3.152ns (75.662%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  dataP/divide/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  dataP/divide/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.411    dataP/divide/counter_reg[3]
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.535 f  dataP/divide/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.433     6.967    dataP/divide/counter[0]_i_8__0_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  dataP/divide/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.687     7.779    dataP/divide/counter[0]_i_6__0_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.903 f  dataP/divide/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.401     8.304    dataP/divide/counter[0]_i_3__0_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  dataP/divide/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.822     9.251    dataP/divide/clear
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  dataP/divide/counter_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataP/divide/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 divide/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.952ns (23.139%)  route 3.162ns (76.861%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.565     5.086    divide/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divide/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divide/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.354    divide/counter_reg[7]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 r  divide/clk_out_i_5/O
                         net (fo=2, routed)           0.413     6.891    divide/clk_out_i_5_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  divide/counter[0]_i_6/O
                         net (fo=1, routed)           0.569     7.584    divide/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.708 f  divide/counter[0]_i_3/O
                         net (fo=1, routed)           0.401     8.109    divide/counter[0]_i_3_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.233 r  divide/counter[0]_i_1/O
                         net (fo=28, routed)          0.968     9.200    divide/clear
    SLICE_X36Y42         FDRE                                         r  divide/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    divide/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  divide/counter_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    divide/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 divide/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.952ns (23.139%)  route 3.162ns (76.861%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.565     5.086    divide/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divide/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divide/counter_reg[7]/Q
                         net (fo=2, routed)           0.812     6.354    divide/counter_reg[7]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.478 r  divide/clk_out_i_5/O
                         net (fo=2, routed)           0.413     6.891    divide/clk_out_i_5_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.015 r  divide/counter[0]_i_6/O
                         net (fo=1, routed)           0.569     7.584    divide/counter[0]_i_6_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.708 f  divide/counter[0]_i_3/O
                         net (fo=1, routed)           0.401     8.109    divide/counter[0]_i_3_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.233 r  divide/counter[0]_i_1/O
                         net (fo=28, routed)          0.968     9.200    divide/clear
    SLICE_X36Y42         FDRE                                         r  divide/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.444    14.785    divide/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  divide/counter_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    divide/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 divide/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.209%)  route 0.170ns (47.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    divide/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  divide/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  divide/counter_reg[24]/Q
                         net (fo=3, routed)           0.170     1.758    divide/counter_reg[24]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  divide/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.803    divide/p_0_in
    SLICE_X37Y46         FDRE                                         r  divide/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    divide/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  divide/clk_out_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    divide/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dataP/disp/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/disp/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  dataP/disp/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  dataP/disp/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.721    dataP/disp/count_reg_n_0_[14]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  dataP/disp/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    dataP/disp/count_reg[12]_i_1_n_5
    SLICE_X42Y34         FDRE                                         r  dataP/disp/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.954    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  dataP/disp/count_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.134     1.576    dataP/disp/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dataP/disp/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/disp/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  dataP/disp/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  dataP/disp/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.718    dataP/disp/count_reg_n_0_[2]
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  dataP/disp/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    dataP/disp/count_reg[0]_i_1_n_5
    SLICE_X42Y31         FDRE                                         r  dataP/disp/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.824     1.951    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  dataP/disp/count_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.134     1.573    dataP/disp/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dataP/disp/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/disp/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  dataP/disp/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  dataP/disp/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    dataP/disp/count_reg_n_0_[10]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  dataP/disp/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    dataP/disp/count_reg[8]_i_1_n_5
    SLICE_X42Y33         FDRE                                         r  dataP/disp/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  dataP/disp/count_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.134     1.575    dataP/disp/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dataP/disp/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/disp/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  dataP/disp/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  dataP/disp/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.719    dataP/disp/count_reg_n_0_[6]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  dataP/disp/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    dataP/disp/count_reg[4]_i_1_n_5
    SLICE_X42Y32         FDRE                                         r  dataP/disp/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.825     1.952    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  dataP/disp/count_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.134     1.574    dataP/disp/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dataP/divide/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.445    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  dataP/divide/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dataP/divide/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    dataP/divide/counter_reg[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  dataP/divide/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.845    dataP/divide/counter_reg[8]_i_1__0_n_5
    SLICE_X34Y44         FDRE                                         r  dataP/divide/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.831     1.958    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  dataP/divide/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    dataP/divide/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataP/divide/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.445    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  dataP/divide/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  dataP/divide/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.736    dataP/divide/counter_reg[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  dataP/divide/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    dataP/divide/counter_reg[12]_i_1__0_n_5
    SLICE_X34Y45         FDRE                                         r  dataP/divide/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.831     1.958    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  dataP/divide/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    dataP/divide/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataP/divide/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.446    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  dataP/divide/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  dataP/divide/counter_reg[22]/Q
                         net (fo=3, routed)           0.127     1.737    dataP/divide/counter_reg[22]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  dataP/divide/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.847    dataP/divide/counter_reg[20]_i_1__0_n_5
    SLICE_X34Y47         FDRE                                         r  dataP/divide/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  dataP/divide/counter_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    dataP/divide/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataP/divide/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.446    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  dataP/divide/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  dataP/divide/counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.737    dataP/divide/counter_reg[26]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  dataP/divide/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.847    dataP/divide/counter_reg[24]_i_1__0_n_5
    SLICE_X34Y48         FDRE                                         r  dataP/divide/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  dataP/divide/counter_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    dataP/divide/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dataP/divide/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataP/divide/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.632%)  route 0.167ns (44.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.446    dataP/divide/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  dataP/divide/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  dataP/divide/counter_reg[24]/Q
                         net (fo=3, routed)           0.167     1.777    dataP/divide/counter_reg[24]
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  dataP/divide/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    dataP/divide/clk_out_i_1__0_n_0
    SLICE_X35Y46         FDRE                                         r  dataP/divide/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.831     1.958    dataP/divide/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  dataP/divide/clk_out_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.552    dataP/divide/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y31   dataP/disp/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   dataP/disp/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   dataP/disp/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   dataP/disp/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   dataP/disp/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   dataP/disp/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   dataP/disp/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   dataP/disp/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   dataP/disp/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   dataP/disp/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   dataP/disp/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   dataP/disp/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   dataP/disp/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   dataP/disp/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   dataP/disp/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           721 Endpoints
Min Delay           721 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.324ns  (logic 4.959ns (34.623%)  route 9.365ns (65.377%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.706     6.109    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.233 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_6/O
                         net (fo=15, routed)          1.213     7.446    dataP/rf/readData1_reg[0]_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.570 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.222    10.793    seven_segment_D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.324 r  seven_segment_D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.324    seven_segment_D[6]
    U7                                                                r  seven_segment_D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.269ns  (logic 4.932ns (34.567%)  route 9.337ns (65.433%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.706     6.109    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.233 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_6/O
                         net (fo=15, routed)          1.211     7.444    dataP/rf/readData1_reg[0]_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.568 r  dataP/rf/seven_segment_D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.197    10.765    seven_segment_D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.269 r  seven_segment_D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.269    seven_segment_D[5]
    V5                                                                r  seven_segment_D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.862ns  (logic 4.963ns (35.805%)  route 8.898ns (64.195%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 f  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.706     6.109    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.233 f  dataP/rf/seven_segment_D_OBUF[6]_inst_i_6/O
                         net (fo=15, routed)          1.004     7.237    dataP/rf/readData1_reg[0]_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.361 r  dataP/rf/seven_segment_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.965    10.326    seven_segment_D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.862 r  seven_segment_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.862    seven_segment_D[2]
    U8                                                                r  seven_segment_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.593ns  (logic 4.964ns (36.515%)  route 8.630ns (63.485%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.706     6.109    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.233 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_6/O
                         net (fo=15, routed)          0.709     6.942    dataP/rf/readData1_reg[0]_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.066 r  dataP/rf/seven_segment_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.991    10.058    seven_segment_D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.593 r  seven_segment_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.593    seven_segment_D[3]
    V8                                                                r  seven_segment_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.470ns  (logic 4.948ns (36.732%)  route 8.522ns (63.268%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.706     6.109    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.233 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_6/O
                         net (fo=15, routed)          0.706     6.939    dataP/rf/readData1_reg[0]_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  dataP/rf/seven_segment_D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.887     9.950    seven_segment_D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.470 r  seven_segment_D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.470    seven_segment_D[4]
    U5                                                                r  seven_segment_D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.438ns  (logic 4.957ns (36.888%)  route 8.481ns (63.112%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.706     6.109    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.233 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_6/O
                         net (fo=15, routed)          0.717     6.950    dataP/rf/readData1_reg[0]_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.074 r  dataP/rf/seven_segment_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.835     9.909    seven_segment_D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.438 r  seven_segment_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.438    seven_segment_D[1]
    W6                                                                r  seven_segment_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_segment_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.410ns  (logic 4.939ns (36.828%)  route 8.472ns (63.172%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.706     6.109    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.233 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_6/O
                         net (fo=15, routed)          0.720     6.953    dataP/rf/readData1_reg[0]_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.077 r  dataP/rf/seven_segment_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.822     9.900    seven_segment_D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.410 r  seven_segment_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.410    seven_segment_D[0]
    W7                                                                r  seven_segment_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataP/aluFile/out2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 1.428ns (17.594%)  route 6.688ns (82.406%))
  Logic Levels:           7  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 f  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.946     6.349    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.473 r  dataP/rf/out2_reg[2]_i_2/O
                         net (fo=3, routed)           1.048     7.521    dataP/rf/out2_reg[2]_i_2_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.645 r  dataP/rf/out2_reg[0]_i_1/O
                         net (fo=1, routed)           0.471     8.116    dataP/aluFile/D[0]
    SLICE_X42Y39         LDCE                                         r  dataP/aluFile/out2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataP/aluFile/out2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 1.428ns (18.624%)  route 6.240ns (81.376%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 f  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.946     6.349    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.473 r  dataP/rf/out2_reg[2]_i_2/O
                         net (fo=3, routed)           0.732     7.205    dataP/rf/out2_reg[2]_i_2_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.329 r  dataP/rf/out2_reg[2]_i_1/O
                         net (fo=1, routed)           0.339     7.668    dataP/aluFile/D[2]
    SLICE_X42Y39         LDCE                                         r  dataP/aluFile/out2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataP/aluFile/out2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.428ns (18.641%)  route 6.233ns (81.359%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          1.689     2.145    dataP/rf/Q[3]
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.269 r  dataP/rf/out2_reg[1]_i_5/O
                         net (fo=6, routed)           0.479     2.748    dataP/rf/out2_reg[1]_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.150     2.898 r  dataP/rf/out2_reg[1]_i_4/O
                         net (fo=6, routed)           0.871     3.769    dataP/rf/out2_reg[1]_i_4_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.326     4.095 r  dataP/rf/out2_reg[3]_i_8/O
                         net (fo=2, routed)           1.184     5.279    dataP/rf/out2_reg[3]_i_8_n_0
    SLICE_X44Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.403 f  dataP/rf/seven_segment_D_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.946     6.349    dataP/rf/seven_segment_D_OBUF[6]_inst_i_12_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.473 r  dataP/rf/out2_reg[2]_i_2/O
                         net (fo=3, routed)           0.544     7.017    dataP/rf/out2_reg[2]_i_2_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  dataP/rf/out2_reg[1]_i_1/O
                         net (fo=1, routed)           0.519     7.661    dataP/aluFile/D[1]
    SLICE_X42Y39         LDCE                                         r  dataP/aluFile/out2_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataP/rf/readData2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/ram_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.125%)  route 0.130ns (47.875%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[1]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataP/rf/readData2_reg[1]/Q
                         net (fo=37, routed)          0.130     0.271    dataMem/ram_reg[0][3]_0[1]
    SLICE_X41Y42         FDCE                                         r  dataMem/ram_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlU/im/out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlU/ir/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE                         0.000     0.000 r  controlU/im/out_reg[3]/C
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controlU/im/out_reg[3]/Q
                         net (fo=1, routed)           0.098     0.239    controlU/controll/out_reg[11]_2[3]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.049     0.288 r  controlU/controll/out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    controlU/ir/D[3]
    SLICE_X32Y39         FDRE                                         r  controlU/ir/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/ram_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.552%)  route 0.149ns (51.448%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  dataP/rf/readData2_reg[3]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataP/rf/readData2_reg[3]/Q
                         net (fo=29, routed)          0.149     0.290    dataMem/ram_reg[0][3]_0[3]
    SLICE_X41Y42         FDCE                                         r  dataMem/ram_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlU/controll/RF_waddr2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataP/rf/ram_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.203ns (69.184%)  route 0.090ns (30.816%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         LDCE                         0.000     0.000 r  controlU/controll/RF_waddr2_reg[2]/G
    SLICE_X36Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controlU/controll/RF_waddr2_reg[2]/Q
                         net (fo=32, routed)          0.090     0.248    controlU/controll/RF_wa2[2]
    SLICE_X37Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  controlU/controll/ram[6][1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    dataP/rf/ram_reg[6][3]_0[1]
    SLICE_X37Y41         FDCE                                         r  dataP/rf/ram_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlU/ir/out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlU/controll/most_significant_B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  controlU/ir/out_reg[11]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  controlU/ir/out_reg[11]/Q
                         net (fo=2, routed)           0.183     0.311    controlU/controll/out_reg[11]_1[11]
    SLICE_X35Y37         LDCE                                         r  controlU/controll/most_significant_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/rf/ram_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataP/rf/readData1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.248ns (79.472%)  route 0.064ns (20.528%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE                         0.000     0.000 r  dataP/rf/ram_reg[0][0]/C
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dataP/rf/ram_reg[0][0]/Q
                         net (fo=2, routed)           0.064     0.205    dataP/rf/ram_reg[0]_0[0]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.250 r  dataP/rf/readData1[0]_i_2/O
                         net (fo=1, routed)           0.000     0.250    dataP/rf/readData1[0]_i_2_n_0
    SLICE_X41Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     0.312 r  dataP/rf/readData1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    dataP/rf/readData1_0[0]
    SLICE_X41Y38         FDRE                                         r  dataP/rf/readData1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlU/im/ram_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlU/im/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.257ns (81.205%)  route 0.059ns (18.795%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE                         0.000     0.000 r  controlU/im/ram_reg[0][2]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controlU/im/ram_reg[0][2]/Q
                         net (fo=1, routed)           0.059     0.200    controlU/im/ram_reg[0]_0[2]
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.245 r  controlU/im/out[2]_i_2/O
                         net (fo=1, routed)           0.000     0.245    controlU/im/out[2]_i_2_n_0
    SLICE_X32Y41         MUXF7 (Prop_muxf7_I0_O)      0.071     0.316 r  controlU/im/out_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.316    controlU/im/out[2]
    SLICE_X32Y41         FDRE                                         r  controlU/im/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlU/im/ram_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlU/im/out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.260ns (81.676%)  route 0.058ns (18.324%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE                         0.000     0.000 r  controlU/im/ram_reg[4][5]/C
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controlU/im/ram_reg[4][5]/Q
                         net (fo=1, routed)           0.058     0.199    controlU/im/ram_reg[4]_4[5]
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  controlU/im/out[5]_i_3/O
                         net (fo=1, routed)           0.000     0.244    controlU/im/out[5]_i_3_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     0.318 r  controlU/im/out_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    controlU/im/out[5]
    SLICE_X28Y38         FDRE                                         r  controlU/im/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlU/im/ram_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlU/im/out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.260ns (81.676%)  route 0.058ns (18.324%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE                         0.000     0.000 r  controlU/im/ram_reg[6][9]/C
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controlU/im/ram_reg[6][9]/Q
                         net (fo=1, routed)           0.058     0.199    controlU/im/ram_reg[6]_6[9]
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  controlU/im/out[9]_i_3/O
                         net (fo=1, routed)           0.000     0.244    controlU/im/out[9]_i_3_n_0
    SLICE_X32Y36         MUXF7 (Prop_muxf7_I1_O)      0.074     0.318 r  controlU/im/out_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    controlU/im/out[9]
    SLICE_X32Y36         FDRE                                         r  controlU/im/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlU/ir/out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlU/controll/most_significant_B_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE                         0.000     0.000 r  controlU/ir/out_reg[9]/C
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  controlU/ir/out_reg[9]/Q
                         net (fo=2, routed)           0.195     0.323    controlU/controll/out_reg[11]_1[9]
    SLICE_X35Y37         LDCE                                         r  controlU/controll/most_significant_B_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataP/disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.295ns (46.066%)  route 5.029ns (53.934%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[16]/Q
                         net (fo=10, routed)          1.152     6.753    dataP/rf/p_0_in[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.877 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.042     7.918    dataP/rf/seven_segment_D_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.042 r  dataP/rf/seven_segment_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.835    10.877    seven_segment_D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.406 r  seven_segment_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.406    seven_segment_D[1]
    W6                                                                r  seven_segment_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 4.277ns (45.981%)  route 5.024ns (54.019%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[16]/Q
                         net (fo=10, routed)          1.152     6.753    dataP/rf/p_0_in[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.877 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050     7.926    dataP/rf/seven_segment_D_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.050 r  dataP/rf/seven_segment_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.822    10.873    seven_segment_D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.383 r  seven_segment_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.383    seven_segment_D[0]
    W7                                                                r  seven_segment_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 4.302ns (46.264%)  route 4.996ns (53.736%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[16]/Q
                         net (fo=10, routed)          1.152     6.753    dataP/rf/p_0_in[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.877 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.853     7.729    dataP/rf/seven_segment_D_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  dataP/rf/seven_segment_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.991    10.845    seven_segment_D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.380 r  seven_segment_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.380    seven_segment_D[3]
    V8                                                                r  seven_segment_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 4.297ns (46.224%)  route 5.000ns (53.776%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.907     6.508    dataP/rf/p_0_in[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.870     7.501    dataP/rf/seven_segment_D_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.625 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.222    10.848    seven_segment_D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.379 r  seven_segment_D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.379    seven_segment_D[6]
    U7                                                                r  seven_segment_D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.239ns  (logic 4.270ns (46.221%)  route 4.969ns (53.779%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.907     6.508    dataP/rf/p_0_in[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.632 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.865     7.496    dataP/rf/seven_segment_D_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  dataP/rf/seven_segment_D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.197    10.817    seven_segment_D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.321 r  seven_segment_D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.321    seven_segment_D[5]
    V5                                                                r  seven_segment_D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.286ns (46.687%)  route 4.894ns (53.313%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[16]/Q
                         net (fo=10, routed)          1.152     6.753    dataP/rf/p_0_in[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.877 r  dataP/rf/seven_segment_D_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.855     7.731    dataP/rf/seven_segment_D_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  dataP/rf/seven_segment_D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.887    10.742    seven_segment_D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.262 r  seven_segment_D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.262    seven_segment_D[4]
    U5                                                                r  seven_segment_D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.301ns (47.144%)  route 4.822ns (52.856%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[16]/Q
                         net (fo=10, routed)          1.152     6.753    dataP/rf/p_0_in[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.877 f  dataP/rf/seven_segment_D_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.705     7.581    dataP/rf/seven_segment_D_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.705 r  dataP/rf/seven_segment_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.965    10.670    seven_segment_D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.206 r  seven_segment_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.206    seven_segment_D[2]
    U8                                                                r  seven_segment_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 4.388ns (54.904%)  route 3.604ns (45.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.850     6.451    dataP/disp/p_0_in[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.152     6.603 r  dataP/disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.754     9.357    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.075 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.075    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.375ns (56.097%)  route 3.424ns (43.903%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  dataP/disp/count_reg[16]/Q
                         net (fo=10, routed)          0.844     6.444    dataP/disp/p_0_in[0]
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.152     6.596 r  dataP/disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.580     9.176    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.881 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.881    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 4.165ns (54.846%)  route 3.429ns (45.154%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.561     5.082    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.850     6.451    dataP/disp/p_0_in[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  dataP/disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.579     9.153    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.676 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.676    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.409ns (58.178%)  route 1.013ns (41.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.225     1.832    dataP/disp/p_0_in[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  dataP/disp/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.788     2.664    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.865 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.865    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.476ns (59.221%)  route 1.016ns (40.779%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.225     1.832    dataP/disp/p_0_in[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.046     1.878 r  dataP/disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.791     2.669    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.935 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.935    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.433ns (56.684%)  route 1.095ns (43.316%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.309     1.916    dataP/disp/p_0_in[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.961 r  dataP/disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.746    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.970 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.970    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.485ns (55.720%)  route 1.180ns (44.280%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.309     1.916    dataP/disp/p_0_in[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.043     1.959 r  dataP/disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.871     2.830    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.108 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.108    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.490ns (54.108%)  route 1.264ns (45.892%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.130     1.736    dataP/disp/p_0_in[1]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.781 f  dataP/disp/seven_segment_D_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.145     1.927    dataP/rf/seven_segment_D[1]
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.972 r  dataP/rf/seven_segment_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.988     2.960    seven_segment_D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.196 r  seven_segment_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.196    seven_segment_D[2]
    U8                                                                r  seven_segment_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.466ns (52.113%)  route 1.347ns (47.887%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.130     1.736    dataP/disp/p_0_in[1]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  dataP/disp/seven_segment_D_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.285     2.067    dataP/rf/seven_segment_D[1]
    SLICE_X42Y36         LUT6 (Prop_lut6_I4_O)        0.045     2.112 r  dataP/rf/seven_segment_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.931     3.043    seven_segment_D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.255 r  seven_segment_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.255    seven_segment_D[0]
    W7                                                                r  seven_segment_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.490ns (52.976%)  route 1.323ns (47.024%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.130     1.736    dataP/disp/p_0_in[1]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  dataP/disp/seven_segment_D_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.202     1.984    dataP/rf/seven_segment_D[1]
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.029 r  dataP/rf/seven_segment_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.990     3.019    seven_segment_D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.256 r  seven_segment_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.256    seven_segment_D[3]
    V8                                                                r  seven_segment_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.475ns (52.196%)  route 1.351ns (47.804%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.130     1.736    dataP/disp/p_0_in[1]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  dataP/disp/seven_segment_D_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.255     2.037    dataP/rf/seven_segment_D[1]
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.082 r  dataP/rf/seven_segment_D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.965     3.047    seven_segment_D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.268 r  seven_segment_D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.268    seven_segment_D[4]
    U5                                                                r  seven_segment_D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.484ns (52.267%)  route 1.355ns (47.733%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.130     1.736    dataP/disp/p_0_in[1]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  dataP/disp/seven_segment_D_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.280     2.062    dataP/rf/seven_segment_D[1]
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.045     2.107 r  dataP/rf/seven_segment_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.945     3.051    seven_segment_D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.282 r  seven_segment_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.282    seven_segment_D[1]
    W6                                                                r  seven_segment_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataP/disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 1.460ns (50.269%)  route 1.444ns (49.731%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    dataP/disp/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  dataP/disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  dataP/disp/count_reg[17]/Q
                         net (fo=10, routed)          0.130     1.736    dataP/disp/p_0_in[1]
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  dataP/disp/seven_segment_D_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.215     1.997    dataP/rf/seven_segment_D[1]
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.042 r  dataP/rf/seven_segment_D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.099     3.140    seven_segment_D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.346 r  seven_segment_D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.346    seven_segment_D[5]
    V5                                                                r  seven_segment_D[5] (OUT)
  -------------------------------------------------------------------    -------------------





