Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 30 15:00:44 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        194         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          2           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (194)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (560)
5. checking no_input_delay (12)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (194)
--------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: datapath/Audio_Codec/ready_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (560)
--------------------------------------------------
 There are 560 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.437        0.000                      0                  392        0.123        0.000                      0                  392        3.000        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.580        0.000                      0                  207        0.151        0.000                      0                  207        9.500        0.000                       0                   117  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                15.646        0.000                      0                  131        0.126        0.000                      0                  131       19.500        0.000                       0                    77  
  clk_out2_clk_wiz_0                                                 4.437        0.000                      0                   48        0.175        0.000                      0                   48        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        5.141        0.000                      0                   30        0.123        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.580ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.076ns (21.021%)  route 4.043ns (78.979%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     5.514    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.456     5.970 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/Q
                         net (fo=2, routed)           0.816     6.786    datapath/Audio_Codec/initialize_audio/delaycnt[31]
    SLICE_X156Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.910 f  datapath/Audio_Codec/initialize_audio/state[3]_i_12/O
                         net (fo=1, routed)           0.433     7.343    datapath/Audio_Codec/initialize_audio/state[3]_i_12_n_0
    SLICE_X156Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.467 f  datapath/Audio_Codec/initialize_audio/state[3]_i_8/O
                         net (fo=1, routed)           0.949     8.417    datapath/Audio_Codec/initialize_audio/state[3]_i_8_n_0
    SLICE_X156Y117       LUT4 (Prop_lut4_I2_O)        0.124     8.541 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.468     9.009    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y115       LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.669     9.802    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.707    10.633    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X157Y113       FDRE (Setup_fdre_C_CE)      -0.205    25.213    datapath/Audio_Codec/initialize_audio/initA_reg[2]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.580    

Slack (MET) :             14.580ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.076ns (21.021%)  route 4.043ns (78.979%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     5.514    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.456     5.970 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/Q
                         net (fo=2, routed)           0.816     6.786    datapath/Audio_Codec/initialize_audio/delaycnt[31]
    SLICE_X156Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.910 f  datapath/Audio_Codec/initialize_audio/state[3]_i_12/O
                         net (fo=1, routed)           0.433     7.343    datapath/Audio_Codec/initialize_audio/state[3]_i_12_n_0
    SLICE_X156Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.467 f  datapath/Audio_Codec/initialize_audio/state[3]_i_8/O
                         net (fo=1, routed)           0.949     8.417    datapath/Audio_Codec/initialize_audio/state[3]_i_8_n_0
    SLICE_X156Y117       LUT4 (Prop_lut4_I2_O)        0.124     8.541 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.468     9.009    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y115       LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.669     9.802    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.707    10.633    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X157Y113       FDRE (Setup_fdre_C_CE)      -0.205    25.213    datapath/Audio_Codec/initialize_audio/initA_reg[3]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.580    

Slack (MET) :             14.580ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.076ns (21.021%)  route 4.043ns (78.979%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     5.514    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.456     5.970 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/Q
                         net (fo=2, routed)           0.816     6.786    datapath/Audio_Codec/initialize_audio/delaycnt[31]
    SLICE_X156Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.910 f  datapath/Audio_Codec/initialize_audio/state[3]_i_12/O
                         net (fo=1, routed)           0.433     7.343    datapath/Audio_Codec/initialize_audio/state[3]_i_12_n_0
    SLICE_X156Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.467 f  datapath/Audio_Codec/initialize_audio/state[3]_i_8/O
                         net (fo=1, routed)           0.949     8.417    datapath/Audio_Codec/initialize_audio/state[3]_i_8_n_0
    SLICE_X156Y117       LUT4 (Prop_lut4_I2_O)        0.124     8.541 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.468     9.009    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y115       LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.669     9.802    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.707    10.633    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X157Y113       FDRE (Setup_fdre_C_CE)      -0.205    25.213    datapath/Audio_Codec/initialize_audio/initA_reg[4]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.580    

Slack (MET) :             14.580ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.076ns (21.021%)  route 4.043ns (78.979%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     5.514    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.456     5.970 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/Q
                         net (fo=2, routed)           0.816     6.786    datapath/Audio_Codec/initialize_audio/delaycnt[31]
    SLICE_X156Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.910 f  datapath/Audio_Codec/initialize_audio/state[3]_i_12/O
                         net (fo=1, routed)           0.433     7.343    datapath/Audio_Codec/initialize_audio/state[3]_i_12_n_0
    SLICE_X156Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.467 f  datapath/Audio_Codec/initialize_audio/state[3]_i_8/O
                         net (fo=1, routed)           0.949     8.417    datapath/Audio_Codec/initialize_audio/state[3]_i_8_n_0
    SLICE_X156Y117       LUT4 (Prop_lut4_I2_O)        0.124     8.541 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.468     9.009    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y115       LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.669     9.802    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.707    10.633    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X157Y113       FDRE (Setup_fdre_C_CE)      -0.205    25.213    datapath/Audio_Codec/initialize_audio/initA_reg[5]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 14.580    

Slack (MET) :             14.659ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.210ns (24.047%)  route 3.822ns (75.953%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 25.203 - 20.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     5.524    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDSE (Prop_fdse_C_Q)         0.518     6.042 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.861     6.904    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y118       LUT6 (Prop_lut6_I2_O)        0.124     7.028 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.416     7.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y117       LUT2 (Prop_lut2_I0_O)        0.116     7.560 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          1.012     8.572    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y115       LUT3 (Prop_lut3_I2_O)        0.328     8.900 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.964     9.863    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I2_O)        0.124     9.987 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.569    10.556    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    25.203    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.300    25.503    
                         clock uncertainty           -0.084    25.420    
    SLICE_X161Y113       FDRE (Setup_fdre_C_CE)      -0.205    25.215    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 14.659    

Slack (MET) :             14.659ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.210ns (24.047%)  route 3.822ns (75.953%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 25.203 - 20.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     5.524    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDSE (Prop_fdse_C_Q)         0.518     6.042 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.861     6.904    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y118       LUT6 (Prop_lut6_I2_O)        0.124     7.028 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.416     7.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y117       LUT2 (Prop_lut2_I0_O)        0.116     7.560 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          1.012     8.572    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y115       LUT3 (Prop_lut3_I2_O)        0.328     8.900 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.964     9.863    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y113       LUT6 (Prop_lut6_I2_O)        0.124     9.987 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.569    10.556    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    25.203    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.300    25.503    
                         clock uncertainty           -0.084    25.420    
    SLICE_X161Y113       FDRE (Setup_fdre_C_CE)      -0.205    25.215    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 14.659    

Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.076ns (21.608%)  route 3.904ns (78.392%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     5.514    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.456     5.970 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/Q
                         net (fo=2, routed)           0.816     6.786    datapath/Audio_Codec/initialize_audio/delaycnt[31]
    SLICE_X156Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.910 f  datapath/Audio_Codec/initialize_audio/state[3]_i_12/O
                         net (fo=1, routed)           0.433     7.343    datapath/Audio_Codec/initialize_audio/state[3]_i_12_n_0
    SLICE_X156Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.467 f  datapath/Audio_Codec/initialize_audio/state[3]_i_8/O
                         net (fo=1, routed)           0.949     8.417    datapath/Audio_Codec/initialize_audio/state[3]_i_8_n_0
    SLICE_X156Y117       LUT4 (Prop_lut4_I2_O)        0.124     8.541 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.468     9.009    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y115       LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.669     9.802    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.568    10.494    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X158Y113       FDRE (Setup_fdre_C_CE)      -0.169    25.249    datapath/Audio_Codec/initialize_audio/initA_reg[0]
  -------------------------------------------------------------------
                         required time                         25.249    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.076ns (21.608%)  route 3.904ns (78.392%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     5.514    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.456     5.970 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/Q
                         net (fo=2, routed)           0.816     6.786    datapath/Audio_Codec/initialize_audio/delaycnt[31]
    SLICE_X156Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.910 f  datapath/Audio_Codec/initialize_audio/state[3]_i_12/O
                         net (fo=1, routed)           0.433     7.343    datapath/Audio_Codec/initialize_audio/state[3]_i_12_n_0
    SLICE_X156Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.467 f  datapath/Audio_Codec/initialize_audio/state[3]_i_8/O
                         net (fo=1, routed)           0.949     8.417    datapath/Audio_Codec/initialize_audio/state[3]_i_8_n_0
    SLICE_X156Y117       LUT4 (Prop_lut4_I2_O)        0.124     8.541 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.468     9.009    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y115       LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.669     9.802    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.568    10.494    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X158Y113       FDRE (Setup_fdre_C_CE)      -0.169    25.249    datapath/Audio_Codec/initialize_audio/initA_reg[1]
  -------------------------------------------------------------------
                         required time                         25.249    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.076ns (21.608%)  route 3.904ns (78.392%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     5.514    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.456     5.970 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[31]/Q
                         net (fo=2, routed)           0.816     6.786    datapath/Audio_Codec/initialize_audio/delaycnt[31]
    SLICE_X156Y121       LUT4 (Prop_lut4_I2_O)        0.124     6.910 f  datapath/Audio_Codec/initialize_audio/state[3]_i_12/O
                         net (fo=1, routed)           0.433     7.343    datapath/Audio_Codec/initialize_audio/state[3]_i_12_n_0
    SLICE_X156Y121       LUT5 (Prop_lut5_I4_O)        0.124     7.467 f  datapath/Audio_Codec/initialize_audio/state[3]_i_8/O
                         net (fo=1, routed)           0.949     8.417    datapath/Audio_Codec/initialize_audio/state[3]_i_8_n_0
    SLICE_X156Y117       LUT4 (Prop_lut4_I2_O)        0.124     8.541 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.468     9.009    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y115       LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.669     9.802    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X158Y115       LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.568    10.494    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X158Y113       FDRE (Setup_fdre_C_CE)      -0.169    25.249    datapath/Audio_Codec/initialize_audio/initA_reg[6]
  -------------------------------------------------------------------
                         required time                         25.249    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.763ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.410ns (28.626%)  route 3.516ns (71.374%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 25.201 - 20.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     5.524    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDSE (Prop_fdse_C_Q)         0.518     6.042 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.861     6.904    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y118       LUT6 (Prop_lut6_I2_O)        0.124     7.028 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.416     7.444    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y117       LUT2 (Prop_lut2_I0_O)        0.116     7.560 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.818     8.378    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y114       LUT3 (Prop_lut3_I2_O)        0.321     8.699 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.840     9.539    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_4_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I1_O)        0.331     9.870 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.580    10.450    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706    25.201    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism              0.300    25.501    
                         clock uncertainty           -0.084    25.418    
    SLICE_X161Y116       FDRE (Setup_fdre_C_CE)      -0.205    25.213    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 14.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     1.823    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y114       FDRE (Prop_fdre_C_Q)         0.141     1.964 r  datapath/Audio_Codec/initialize_audio/initWord_reg[30]/Q
                         net (fo=2, routed)           0.098     2.062    datapath/Audio_Codec/initialize_audio/data0[6]
    SLICE_X158Y114       LUT6 (Prop_lut6_I1_O)        0.045     2.107 r  datapath/Audio_Codec/initialize_audio/data_i[6]_i_1/O
                         net (fo=1, routed)           0.000     2.107    datapath/Audio_Codec/initialize_audio/data_i[6]_i_1_n_0
    SLICE_X158Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     2.417    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
                         clock pessimism             -0.581     1.836    
    SLICE_X158Y114       FDRE (Hold_fdre_C_D)         0.120     1.956    datapath/Audio_Codec/initialize_audio/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     1.822    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDRE (Prop_fdre_C_Q)         0.141     1.963 r  datapath/Audio_Codec/initialize_audio/initWord_reg[11]/Q
                         net (fo=1, routed)           0.102     2.065    datapath/Audio_Codec/initialize_audio/data2[3]
    SLICE_X158Y116       LUT5 (Prop_lut5_I2_O)        0.045     2.110 r  datapath/Audio_Codec/initialize_audio/data_i[3]_i_1/O
                         net (fo=1, routed)           0.000     2.110    datapath/Audio_Codec/initialize_audio/data_i[3]_i_1_n_0
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
                         clock pessimism             -0.579     1.836    
    SLICE_X158Y116       FDRE (Hold_fdre_C_D)         0.121     1.957    datapath/Audio_Codec/initialize_audio/data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y116       FDRE (Prop_fdre_C_Q)         0.141     1.964 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/Q
                         net (fo=1, routed)           0.105     2.069    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]
    SLICE_X161Y115       LUT4 (Prop_lut4_I1_O)        0.045     2.114 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.114    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[4]
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     2.417    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism             -0.579     1.838    
    SLICE_X161Y115       FDRE (Hold_fdre_C_D)         0.091     1.929    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDRE (Prop_fdre_C_Q)         0.141     1.965 f  datapath/Audio_Codec/initialize_audio/twi_controller/addrNData_reg/Q
                         net (fo=4, routed)           0.120     2.085    datapath/Audio_Codec/initialize_audio/twi_controller/addrNData
    SLICE_X160Y114       LUT6 (Prop_lut6_I4_O)        0.045     2.130 r  datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_1/O
                         net (fo=1, routed)           0.000     2.130    datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_1_n_0
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     2.418    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_reg/C
                         clock pessimism             -0.581     1.837    
    SLICE_X160Y114       FDRE (Hold_fdre_C_D)         0.091     1.928    datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.274%)  route 0.123ns (39.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y113       FDRE (Prop_fdre_C_Q)         0.141     1.965 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/Q
                         net (fo=24, routed)          0.123     2.088    datapath/Audio_Codec/initialize_audio/twi_controller/state[0]
    SLICE_X161Y113       LUT6 (Prop_lut6_I4_O)        0.045     2.133 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.133    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_2_n_0
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     2.418    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism             -0.581     1.837    
    SLICE_X161Y113       FDRE (Hold_fdre_C_D)         0.092     1.929    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.410%)  route 0.127ns (40.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y113       FDRE (Prop_fdre_C_Q)         0.141     1.965 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/Q
                         net (fo=26, routed)          0.127     2.092    datapath/Audio_Codec/initialize_audio/twi_controller/state[3]
    SLICE_X160Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.137 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.137    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[0]_i_1_n_0
    SLICE_X160Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     2.418    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.581     1.837    
    SLICE_X160Y113       FDRE (Hold_fdre_C_D)         0.092     1.929    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDRE (Prop_fdre_C_Q)         0.148     1.972 r  datapath/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/Q
                         net (fo=3, routed)           0.086     2.058    datapath/Audio_Codec/initialize_audio/twi_controller/ddSda
    SLICE_X162Y113       LUT6 (Prop_lut6_I0_O)        0.098     2.156 r  datapath/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.156    datapath/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1_n_0
    SLICE_X162Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     2.418    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/C
                         clock pessimism             -0.594     1.824    
    SLICE_X162Y113       FDRE (Hold_fdre_C_D)         0.121     1.945    datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDRE (Prop_fdre_C_Q)         0.148     1.972 f  datapath/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/Q
                         net (fo=3, routed)           0.088     2.060    datapath/Audio_Codec/initialize_audio/twi_controller/ddSda
    SLICE_X162Y113       LUT6 (Prop_lut6_I2_O)        0.098     2.158 r  datapath/Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.158    datapath/Audio_Codec/initialize_audio/twi_controller/busState[0]_i_1_n_0
    SLICE_X162Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     2.418    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]/C
                         clock pessimism             -0.594     1.824    
    SLICE_X162Y113       FDRE (Hold_fdre_C_D)         0.120     1.944    datapath/Audio_Codec/initialize_audio/twi_controller/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     1.821    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDRE (Prop_fdre_C_Q)         0.164     1.985 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/Q
                         net (fo=2, routed)           0.126     2.111    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.045     2.156 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.156    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     2.414    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.593     1.821    
    SLICE_X162Y118       FDRE (Hold_fdre_C_D)         0.121     1.942    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     1.821    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y117       FDRE (Prop_fdre_C_Q)         0.164     1.985 r  datapath/Audio_Codec/initialize_audio/initWord_reg[13]/Q
                         net (fo=1, routed)           0.145     2.130    datapath/Audio_Codec/initialize_audio/data2[5]
    SLICE_X158Y116       LUT5 (Prop_lut5_I2_O)        0.045     2.175 r  datapath/Audio_Codec/initialize_audio/data_i[5]_i_1/O
                         net (fo=1, routed)           0.000     2.175    datapath/Audio_Codec/initialize_audio/data_i[5]_i_1_n_0
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
                         clock pessimism             -0.579     1.836    
    SLICE_X158Y116       FDRE (Hold_fdre_C_D)         0.121     1.957    datapath/Audio_Codec/initialize_audio/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y114   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y114   datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y114   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y114   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y114   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y114   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y115   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/w_ctrl_row_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.954ns (22.558%)  route 3.275ns (77.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 21.625 - 20.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.812     1.812    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456     2.268 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          2.329     4.598    datapath/video_inst/vga_inst/column_counter/Q[1]
    SLICE_X150Y125       LUT5 (Prop_lut5_I1_O)        0.150     4.748 f  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_4__0/O
                         net (fo=5, routed)           0.946     5.693    datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]_2
    SLICE_X150Y129       LUT6 (Prop_lut6_I5_O)        0.348     6.041 r  datapath/video_inst/vga_inst/column_counter/w_ctrl_row_i_1/O
                         net (fo=1, routed)           0.000     6.041    datapath/video_inst/vga_inst/column_counter_n_72
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    21.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.625    21.625    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
                         clock pessimism              0.075    21.700    
                         clock uncertainty           -0.095    21.606    
    SLICE_X150Y129       FDRE (Setup_fdre_C_D)        0.082    21.688    datapath/video_inst/vga_inst/w_ctrl_row_reg
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                 15.646    

Slack (MET) :             17.595ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.744ns  (logic 0.648ns (37.147%)  route 1.096ns (62.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 41.626 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.416    22.684    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.680    23.488    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.626    41.626    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]/C
                         clock pessimism              0.075    41.701    
                         clock uncertainty           -0.095    41.607    
    SLICE_X152Y131       FDRE (Setup_fdre_C_R)       -0.524    41.083    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -23.488    
  -------------------------------------------------------------------
                         slack                                 17.595    

Slack (MET) :             17.595ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.744ns  (logic 0.648ns (37.147%)  route 1.096ns (62.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 41.626 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.416    22.684    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.680    23.488    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.626    41.626    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]/C
                         clock pessimism              0.075    41.701    
                         clock uncertainty           -0.095    41.607    
    SLICE_X152Y131       FDRE (Setup_fdre_C_R)       -0.524    41.083    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -23.488    
  -------------------------------------------------------------------
                         slack                                 17.595    

Slack (MET) :             17.595ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.744ns  (logic 0.648ns (37.147%)  route 1.096ns (62.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 41.626 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.416    22.684    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.680    23.488    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.626    41.626    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]/C
                         clock pessimism              0.075    41.701    
                         clock uncertainty           -0.095    41.607    
    SLICE_X152Y131       FDRE (Setup_fdre_C_R)       -0.524    41.083    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -23.488    
  -------------------------------------------------------------------
                         slack                                 17.595    

Slack (MET) :             17.595ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.744ns  (logic 0.648ns (37.147%)  route 1.096ns (62.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 41.626 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.416    22.684    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.680    23.488    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.626    41.626    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y131       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]/C
                         clock pessimism              0.075    41.701    
                         clock uncertainty           -0.095    41.607    
    SLICE_X152Y131       FDRE (Setup_fdre_C_R)       -0.524    41.083    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -23.488    
  -------------------------------------------------------------------
                         slack                                 17.595    

Slack (MET) :             17.642ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.015ns  (logic 0.648ns (32.158%)  route 1.367ns (67.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 41.625 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.817    23.085    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I5_O)        0.124    23.209 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_2__0/O
                         net (fo=10, routed)          0.550    23.758    datapath/video_inst/vga_inst/row_counter/w_processQ0
    SLICE_X153Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.625    41.625    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X153Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]/C
                         clock pessimism              0.075    41.700    
                         clock uncertainty           -0.095    41.606    
    SLICE_X153Y130       FDRE (Setup_fdre_C_CE)      -0.205    41.401    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         41.401    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                 17.642    

Slack (MET) :             17.642ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.015ns  (logic 0.648ns (32.158%)  route 1.367ns (67.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 41.625 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.817    23.085    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I5_O)        0.124    23.209 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_2__0/O
                         net (fo=10, routed)          0.550    23.758    datapath/video_inst/vga_inst/row_counter/w_processQ0
    SLICE_X153Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.625    41.625    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X153Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]/C
                         clock pessimism              0.075    41.700    
                         clock uncertainty           -0.095    41.606    
    SLICE_X153Y130       FDRE (Setup_fdre_C_CE)      -0.205    41.401    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         41.401    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                 17.642    

Slack (MET) :             17.702ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.636ns  (logic 0.648ns (39.602%)  route 0.988ns (60.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 41.625 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.416    22.684    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.572    23.380    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.625    41.625    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]/C
                         clock pessimism              0.075    41.700    
                         clock uncertainty           -0.095    41.606    
    SLICE_X152Y130       FDRE (Setup_fdre_C_R)       -0.524    41.082    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         41.082    
                         arrival time                         -23.380    
  -------------------------------------------------------------------
                         slack                                 17.702    

Slack (MET) :             17.702ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.636ns  (logic 0.648ns (39.602%)  route 0.988ns (60.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 41.625 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.416    22.684    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.572    23.380    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.625    41.625    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]/C
                         clock pessimism              0.075    41.700    
                         clock uncertainty           -0.095    41.606    
    SLICE_X152Y130       FDRE (Setup_fdre_C_R)       -0.524    41.082    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         41.082    
                         arrival time                         -23.380    
  -------------------------------------------------------------------
                         slack                                 17.702    

Slack (MET) :             17.702ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.636ns  (logic 0.648ns (39.602%)  route 0.988ns (60.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 41.625 - 40.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 21.743 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.743    21.743    datapath/video_inst/vga_inst/CLK
    SLICE_X150Y129       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y129       FDRE (Prop_fdre_C_Q)         0.524    22.267 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           0.416    22.684    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]_4
    SLICE_X151Y130       LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.572    23.380    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.625    41.625    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y130       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]/C
                         clock pessimism              0.075    41.700    
                         clock uncertainty           -0.095    41.606    
    SLICE_X152Y130       FDRE (Setup_fdre_C_R)       -0.524    41.082    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         41.082    
                         arrival time                         -23.380    
  -------------------------------------------------------------------
                         slack                                 17.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/Q
                         net (fo=1, routed)           0.056     0.837    datapath/video_inst/dvid_inst/TDMS_encoder_red_n_5
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912     0.912    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.071     0.712    datapath/video_inst/dvid_inst/latched_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164     0.807 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/Q
                         net (fo=1, routed)           0.056     0.862    datapath/video_inst/dvid_inst/TDMS_encoder_green_n_2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.914     0.914    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[5]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.060     0.703    datapath/video_inst/dvid_inst/latched_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[4]/Q
                         net (fo=1, routed)           0.110     0.894    datapath/video_inst/dvid_inst/TDMS_encoder_red_n_3
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.914     0.914    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[4]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.063     0.719    datapath/video_inst/dvid_inst/latched_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.110     0.894    datapath/video_inst/dvid_inst/TDMS_encoder_blue_n_0
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.914     0.914    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[9]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.072     0.715    datapath/video_inst/dvid_inst/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.113     0.895    datapath/video_inst/dvid_inst/TDMS_encoder_green_n_6
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912     0.912    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.070     0.711    datapath/video_inst/dvid_inst/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.116     0.900    datapath/video_inst/dvid_inst/TDMS_encoder_blue_n_3
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.914     0.914    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.071     0.714    datapath/video_inst/dvid_inst/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X158Y135       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y135       FDRE (Prop_fdre_C_Q)         0.164     0.807 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116     0.923    datapath/video_inst/dvid_inst/TDMS_encoder_blue_n_5
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
                         clock pessimism             -0.259     0.656    
    SLICE_X159Y135       FDRE (Hold_fdre_C_D)         0.066     0.722    datapath/video_inst/dvid_inst/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.387%)  route 0.150ns (44.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.635     0.635    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          0.150     0.925    datapath/video_inst/vga_inst/column_counter/Q[1]
    SLICE_X158Y125       LUT6 (Prop_lut6_I3_O)        0.045     0.970 r  datapath/video_inst/vga_inst/column_counter/w_processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.970    datapath/video_inst/vga_inst/column_counter/plusOp[5]
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.904     0.904    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
                         clock pessimism             -0.257     0.647    
    SLICE_X158Y125       FDRE (Hold_fdre_C_D)         0.121     0.768    datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.642     0.642    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y133       FDRE (Prop_fdre_C_Q)         0.164     0.806 f  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=17, routed)          0.105     0.911    datapath/video_inst/dvid_inst/TDMS_encoder_blue/Q[1]
    SLICE_X159Y133       LUT6 (Prop_lut6_I5_O)        0.045     0.956 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.956    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X159Y133       FDRE (Hold_fdre_C_D)         0.091     0.746    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.728%)  route 0.148ns (51.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X160Y133       FDSE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.148     0.932    datapath/video_inst/dvid_inst/TDMS_encoder_green_n_4
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[2]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.047     0.705    datapath/video_inst/dvid_inst/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y131   datapath/video_inst/dvid_inst/latched_green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y135   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y134   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.766ns (25.311%)  route 2.260ns (74.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.157     4.860    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     9.296    datapath/video_inst/dvid_inst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.766ns (25.311%)  route 2.260ns (74.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.157     4.860    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     9.296    datapath/video_inst/dvid_inst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.766ns (25.311%)  route 2.260ns (74.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.157     4.860    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[8]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     9.296    datapath/video_inst/dvid_inst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.766ns (25.311%)  route 2.260ns (74.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.157     4.860    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[9]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y135       FDRE (Setup_fdre_C_R)       -0.429     9.296    datapath/video_inst/dvid_inst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.766ns (25.582%)  route 2.228ns (74.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.125     4.828    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDRE (Setup_fdre_C_R)       -0.429     9.295    datapath/video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.766ns (25.582%)  route 2.228ns (74.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.125     4.828    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[9]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDRE (Setup_fdre_C_R)       -0.429     9.295    datapath/video_inst/dvid_inst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.890ns (27.260%)  route 2.375ns (72.740%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.271     4.974    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X160Y135       LUT3 (Prop_lut3_I1_O)        0.124     5.098 r  datapath/video_inst/dvid_inst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     5.098    datapath/video_inst/dvid_inst/shift_green[2]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[2]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.031     9.756    datapath/video_inst/dvid_inst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.919ns (27.901%)  route 2.375ns (72.099%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.271     4.974    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X160Y135       LUT3 (Prop_lut3_I1_O)        0.153     5.127 r  datapath/video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     5.127    datapath/video_inst/dvid_inst/shift_green[4]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.075     9.800    datapath/video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.890ns (29.140%)  route 2.164ns (70.860%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.061     4.764    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X160Y135       LUT3 (Prop_lut3_I1_O)        0.124     4.888 r  datapath/video_inst/dvid_inst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     4.888    datapath/video_inst/dvid_inst/shift_green[5]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[5]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.032     9.757    datapath/video_inst/dvid_inst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.757    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.890ns (29.237%)  route 2.154ns (70.763%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.050     4.754    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X160Y136       LUT3 (Prop_lut3_I1_O)        0.124     4.878 r  datapath/video_inst/dvid_inst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     4.878    datapath/video_inst/dvid_inst/shift_blue[2]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.031     9.756    datapath/video_inst/dvid_inst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  4.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/dvid_inst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110     0.900    datapath/video_inst/dvid_inst/shift_clock__0[4]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/dvid_inst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.206%)  route 0.181ns (48.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.181     0.966    datapath/video_inst/dvid_inst/data1[6]
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.049     1.015 r  datapath/video_inst/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.015    datapath/video_inst/dvid_inst/shift_red[6]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[6]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131     0.789    datapath/video_inst/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/dvid_inst/shift_clock__0[2]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/dvid_inst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/dvid_inst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.121     0.934    datapath/video_inst/dvid_inst/shift_clock__0[3]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/dvid_inst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.918%)  route 0.208ns (53.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.208     0.993    datapath/video_inst/dvid_inst/data1[7]
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.043     1.036 r  datapath/video_inst/dvid_inst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.036    datapath/video_inst/dvid_inst/shift_red[7]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[7]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131     0.789    datapath/video_inst/dvid_inst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.042%)  route 0.202ns (51.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.202     0.987    datapath/video_inst/dvid_inst/shift_blue_reg_n_0_[9]
    SLICE_X160Y136       LUT3 (Prop_lut3_I0_O)        0.046     1.033 r  datapath/video_inst/dvid_inst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.033    datapath/video_inst/dvid_inst/shift_blue[7]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.107     0.766    datapath/video_inst/dvid_inst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.157%)  route 0.191ns (53.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/dvid_inst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.191     1.004    datapath/video_inst/dvid_inst/shift_clock[1]
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[9]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.071     0.733    datapath/video_inst/dvid_inst/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.250ns (62.085%)  route 0.153ns (37.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148     0.792 r  datapath/video_inst/dvid_inst/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.153     0.944    datapath/video_inst/dvid_inst/data1[4]
    SLICE_X162Y134       LUT3 (Prop_lut3_I0_O)        0.102     1.046 r  datapath/video_inst/dvid_inst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.046    datapath/video_inst/dvid_inst/shift_red[4]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[4]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131     0.775    datapath/video_inst/dvid_inst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.232ns (59.374%)  route 0.159ns (40.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/dvid_inst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.159     0.930    datapath/video_inst/dvid_inst/shift_green_reg_n_0_[6]
    SLICE_X160Y135       LUT3 (Prop_lut3_I0_O)        0.104     1.034 r  datapath/video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.034    datapath/video_inst/dvid_inst/shift_green[4]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     0.751    datapath/video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.184ns (45.885%)  route 0.217ns (54.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.217     1.002    datapath/video_inst/dvid_inst/shift_green_reg_n_0_[5]
    SLICE_X160Y135       LUT3 (Prop_lut3_I0_O)        0.043     1.045 r  datapath/video_inst/dvid_inst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.045    datapath/video_inst/dvid_inst/shift_green[3]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[3]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     0.751    datapath/video_inst/dvid_inst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/dvid_inst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/dvid_inst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/dvid_inst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/dvid_inst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y136   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.580ns (23.891%)  route 1.848ns (76.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.825     1.825    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=2, routed)           1.848     4.129    datapath/video_inst/dvid_inst/latched_blue[0]
    SLICE_X160Y136       LUT3 (Prop_lut3_I2_O)        0.124     4.253 r  datapath/video_inst/dvid_inst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     4.253    datapath/video_inst/dvid_inst/shift_blue[0]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.029     9.395    datapath/video_inst/dvid_inst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.608ns (24.759%)  route 1.848ns (75.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.825     1.825    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=2, routed)           1.848     4.129    datapath/video_inst/dvid_inst/latched_blue[0]
    SLICE_X160Y136       LUT3 (Prop_lut3_I2_O)        0.152     4.281 r  datapath/video_inst/dvid_inst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     4.281    datapath/video_inst/dvid_inst/shift_blue[7]
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.075     9.441    datapath/video_inst/dvid_inst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.456ns (19.816%)  route 1.845ns (80.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821     1.821    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X156Y132       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y132       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/dvid_inst/latched_red_reg[8]/Q
                         net (fo=1, routed)           1.845     4.123    datapath/video_inst/dvid_inst/latched_red[8]
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDRE (Setup_fdre_C_D)       -0.067     9.298    datapath/video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.594%)  route 1.772ns (73.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.823     1.823    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.518     2.341 r  datapath/video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           1.772     4.113    datapath/video_inst/dvid_inst/latched_red[0]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.124     4.237 r  datapath/video_inst/dvid_inst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     4.237    datapath/video_inst/dvid_inst/shift_red[0]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.077     9.442    datapath/video_inst/dvid_inst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.668ns (27.376%)  route 1.772ns (72.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.823     1.823    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.518     2.341 r  datapath/video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           1.772     4.113    datapath/video_inst/dvid_inst/latched_red[0]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.150     4.263 r  datapath/video_inst/dvid_inst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     4.263    datapath/video_inst/dvid_inst/shift_red[7]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.118     9.483    datapath/video_inst/dvid_inst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.671ns (27.734%)  route 1.748ns (72.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.824     1.824    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518     2.342 r  datapath/video_inst/dvid_inst/latched_red_reg[4]/Q
                         net (fo=2, routed)           1.748     4.091    datapath/video_inst/dvid_inst/latched_red[4]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.153     4.244 r  datapath/video_inst/dvid_inst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     4.244    datapath/video_inst/dvid_inst/shift_red[4]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[4]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.118     9.483    datapath/video_inst/dvid_inst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.642ns (27.027%)  route 1.733ns (72.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.824     1.824    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.518     2.342 r  datapath/video_inst/dvid_inst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.733     4.076    datapath/video_inst/dvid_inst/latched_red[5]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  datapath/video_inst/dvid_inst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     4.200    datapath/video_inst/dvid_inst/shift_red[5]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.079     9.444    datapath/video_inst/dvid_inst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.715ns (30.754%)  route 1.610ns (69.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.825     1.825    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419     2.244 r  datapath/video_inst/dvid_inst/latched_green_reg[1]/Q
                         net (fo=2, routed)           1.610     3.854    datapath/video_inst/dvid_inst/latched_green[1]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.296     4.150 r  datapath/video_inst/dvid_inst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     4.150    datapath/video_inst/dvid_inst/shift_green[1]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[1]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.031     9.397    datapath/video_inst/dvid_inst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.779ns (32.841%)  route 1.593ns (67.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.824     1.824    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.478     2.302 r  datapath/video_inst/dvid_inst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.593     3.895    datapath/video_inst/dvid_inst/latched_red[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.301     4.196 r  datapath/video_inst/dvid_inst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.196    datapath/video_inst/dvid_inst/shift_red[2]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[2]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.079     9.444    datapath/video_inst/dvid_inst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.743ns (31.578%)  route 1.610ns (68.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.825     1.825    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419     2.244 r  datapath/video_inst/dvid_inst/latched_green_reg[1]/Q
                         net (fo=2, routed)           1.610     3.854    datapath/video_inst/dvid_inst/latched_green[1]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.324     4.178 r  datapath/video_inst/dvid_inst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.178    datapath/video_inst/dvid_inst/shift_green[3]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[3]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X160Y135       FDRE (Setup_fdre_C_D)        0.075     9.441    datapath/video_inst/dvid_inst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -4.178    
  -------------------------------------------------------------------
                         slack                                  5.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.778%)  route 0.596ns (76.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/latched_green_reg[2]/Q
                         net (fo=1, routed)           0.596     1.381    datapath/video_inst/dvid_inst/latched_green[2]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.045     1.426 r  datapath/video_inst/dvid_inst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.426    datapath/video_inst/dvid_inst/shift_green[2]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[2]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.092     1.302    datapath/video_inst/dvid_inst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.184ns (21.931%)  route 0.655ns (78.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/latched_green_reg[4]/Q
                         net (fo=2, routed)           0.655     1.440    datapath/video_inst/dvid_inst/latched_green[4]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.043     1.483 r  datapath/video_inst/dvid_inst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.483    datapath/video_inst/dvid_inst/shift_green[6]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/dvid_inst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.184ns (21.740%)  route 0.662ns (78.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/latched_green_reg[4]/Q
                         net (fo=2, routed)           0.662     1.447    datapath/video_inst/dvid_inst/latched_green[4]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.043     1.490 r  datapath/video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.490    datapath/video_inst/dvid_inst/shift_green[4]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.208ns (23.842%)  route 0.664ns (76.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164     0.807 r  datapath/video_inst/dvid_inst/latched_red_reg[4]/Q
                         net (fo=2, routed)           0.664     1.471    datapath/video_inst/dvid_inst/latched_red[4]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.044     1.515 r  datapath/video_inst/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.515    datapath/video_inst/dvid_inst/shift_red[6]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[6]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131     1.340    datapath/video_inst/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.075%)  route 0.653ns (79.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.642     0.642    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  datapath/video_inst/dvid_inst/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.653     1.459    datapath/video_inst/dvid_inst/latched_red[9]
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[9]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.066     1.275    datapath/video_inst/dvid_inst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.183ns (21.141%)  route 0.683ns (78.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           0.683     1.464    datapath/video_inst/dvid_inst/latched_green[0]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.042     1.506 r  datapath/video_inst/dvid_inst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.506    datapath/video_inst/dvid_inst/shift_green[7]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[7]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/dvid_inst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.224ns (24.950%)  route 0.674ns (75.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.128     0.769 r  datapath/video_inst/dvid_inst/latched_red_reg[1]/Q
                         net (fo=2, routed)           0.674     1.442    datapath/video_inst/dvid_inst/latched_red[1]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.096     1.538 r  datapath/video_inst/dvid_inst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.538    datapath/video_inst/dvid_inst/shift_red[3]
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[3]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131     1.340    datapath/video_inst/dvid_inst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.938%)  route 0.691ns (83.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/dvid_inst/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.691     1.475    datapath/video_inst/dvid_inst/latched_blue[9]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.066     1.276    datapath/video_inst/dvid_inst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.805%)  route 0.698ns (83.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.643     0.643    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/dvid_inst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.698     1.482    datapath/video_inst/dvid_inst/latched_blue[8]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.070     1.280    datapath/video_inst/dvid_inst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.414%)  route 0.683ns (78.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.641     0.641    datapath/video_inst/dvid_inst/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           0.683     1.464    datapath/video_inst/dvid_inst/latched_green[0]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.045     1.509 r  datapath/video_inst/dvid_inst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.509    datapath/video_inst/dvid_inst/shift_green[0]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[0]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.091     1.301    datapath/video_inst/dvid_inst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.208    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           543 Endpoints
Min Delay           543 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            datapath/trigger_t/current_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.526ns  (logic 1.559ns (13.522%)  route 9.967ns (86.478%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           8.982    10.066    datapath/trigger_t/btn_IBUF[1]
    SLICE_X154Y128       LUT2 (Prop_lut2_I1_O)        0.146    10.212 r  datapath/trigger_t/current_value[8]_i_4/O
                         net (fo=4, routed)           0.986    11.198    datapath/trigger_t/current_value[8]_i_4_n_0
    SLICE_X153Y126       LUT3 (Prop_lut3_I0_O)        0.328    11.526 r  datapath/trigger_t/current_value[1]_i_1/O
                         net (fo=1, routed)           0.000    11.526    datapath/trigger_t/p_1_in[1]
    SLICE_X153Y126       FDCE                                         r  datapath/trigger_t/current_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            datapath/trigger_t/current_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.523ns  (logic 1.559ns (13.525%)  route 9.965ns (86.475%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           8.982    10.066    datapath/trigger_t/btn_IBUF[1]
    SLICE_X154Y128       LUT2 (Prop_lut2_I1_O)        0.146    10.212 r  datapath/trigger_t/current_value[8]_i_4/O
                         net (fo=4, routed)           0.983    11.195    datapath/trigger_t/current_value[8]_i_4_n_0
    SLICE_X153Y129       LUT5 (Prop_lut5_I4_O)        0.328    11.523 r  datapath/trigger_t/current_value[7]_i_1/O
                         net (fo=1, routed)           0.000    11.523    datapath/trigger_t/p_1_in[7]
    SLICE_X153Y129       FDCE                                         r  datapath/trigger_t/current_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            datapath/trigger_t/current_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 1.559ns (13.679%)  route 9.836ns (86.321%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           8.843     9.928    datapath/trigger_t/btn_IBUF[1]
    SLICE_X152Y129       LUT2 (Prop_lut2_I1_O)        0.146    10.074 r  datapath/trigger_t/current_value[9]_i_6/O
                         net (fo=7, routed)           0.993    11.066    datapath/trigger_t/current_value[9]_i_6_n_0
    SLICE_X153Y126       LUT6 (Prop_lut6_I5_O)        0.328    11.394 r  datapath/trigger_t/current_value[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.394    datapath/trigger_t/p_1_in[3]
    SLICE_X153Y126       FDCE                                         r  datapath/trigger_t/current_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            datapath/trigger_t/current_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 1.559ns (13.695%)  route 9.822ns (86.305%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           8.843     9.928    datapath/trigger_t/btn_IBUF[1]
    SLICE_X152Y129       LUT2 (Prop_lut2_I1_O)        0.146    10.074 r  datapath/trigger_t/current_value[9]_i_6/O
                         net (fo=7, routed)           0.979    11.053    datapath/trigger_t/current_value[9]_i_6_n_0
    SLICE_X154Y128       LUT6 (Prop_lut6_I0_O)        0.328    11.381 r  datapath/trigger_t/current_value[8]_i_1/O
                         net (fo=1, routed)           0.000    11.381    datapath/trigger_t/p_1_in[8]
    SLICE_X154Y128       FDPE                                         r  datapath/trigger_t/current_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            datapath/trigger_t/current_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.370ns  (logic 1.559ns (13.708%)  route 9.811ns (86.292%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           8.982    10.066    datapath/trigger_t/btn_IBUF[1]
    SLICE_X154Y128       LUT2 (Prop_lut2_I1_O)        0.146    10.212 r  datapath/trigger_t/current_value[8]_i_4/O
                         net (fo=4, routed)           0.829    11.042    datapath/trigger_t/current_value[8]_i_4_n_0
    SLICE_X153Y126       LUT6 (Prop_lut6_I4_O)        0.328    11.370 r  datapath/trigger_t/current_value[4]_i_1/O
                         net (fo=1, routed)           0.000    11.370    datapath/trigger_t/p_1_in[4]
    SLICE_X153Y126       FDCE                                         r  datapath/trigger_t/current_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            datapath/feedback_sample_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 1.221ns (10.748%)  route 10.136ns (89.252%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    G22                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  switch_IBUF[3]_inst/O
                         net (fo=28, routed)          9.218    10.286    datapath/Audio_Codec/audio_inout/switch_IBUF[0]
    SLICE_X156Y121       LUT3 (Prop_lut3_I1_O)        0.152    10.438 r  datapath/Audio_Codec/audio_inout/feedback_sample[14]_i_1/O
                         net (fo=2, routed)           0.918    11.357    datapath/Audio_Codec_n_11
    SLICE_X160Y123       FDRE                                         r  datapath/feedback_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            datapath/feedback_sample_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.315ns  (logic 1.193ns (10.540%)  route 10.123ns (89.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    G22                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  switch_IBUF[3]_inst/O
                         net (fo=28, routed)          9.307    10.375    datapath/Audio_Codec/audio_inout/switch_IBUF[0]
    SLICE_X156Y121       LUT3 (Prop_lut3_I1_O)        0.124    10.499 r  datapath/Audio_Codec/audio_inout/feedback_sample[11]_i_1/O
                         net (fo=2, routed)           0.816    11.315    datapath/Audio_Codec_n_14
    SLICE_X158Y124       FDRE                                         r  datapath/feedback_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_v/current_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.310ns  (logic 1.317ns (11.648%)  route 9.993ns (88.352%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          9.541    10.610    datapath/trigger_v/btn_IBUF[0]
    SLICE_X146Y127       LUT6 (Prop_lut6_I0_O)        0.124    10.734 r  datapath/trigger_v/current_value[6]_i_2__0/O
                         net (fo=1, routed)           0.452    11.186    datapath/trigger_v/current_value[6]_i_2__0_n_0
    SLICE_X146Y127       LUT4 (Prop_lut4_I0_O)        0.124    11.310 r  datapath/trigger_v/current_value[6]_i_1/O
                         net (fo=1, routed)           0.000    11.310    datapath/trigger_v/p_1_in[6]
    SLICE_X146Y127       FDPE                                         r  datapath/trigger_v/current_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            datapath/trigger_t/current_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.304ns  (logic 1.559ns (13.788%)  route 9.745ns (86.212%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           8.843     9.928    datapath/trigger_t/btn_IBUF[1]
    SLICE_X152Y129       LUT2 (Prop_lut2_I1_O)        0.146    10.074 r  datapath/trigger_t/current_value[9]_i_6/O
                         net (fo=7, routed)           0.902    10.976    datapath/trigger_t/current_value[9]_i_6_n_0
    SLICE_X153Y129       LUT6 (Prop_lut6_I4_O)        0.328    11.304 r  datapath/trigger_t/current_value[6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.304    datapath/trigger_t/p_1_in[6]
    SLICE_X153Y129       FDPE                                         r  datapath/trigger_t/current_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_v/current_value_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.235ns  (logic 1.193ns (10.622%)  route 10.041ns (89.378%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=10, routed)          9.224    10.293    datapath/trigger_v/btn_IBUF[0]
    SLICE_X144Y130       LUT2 (Prop_lut2_I1_O)        0.124    10.417 r  datapath/trigger_v/current_value[8]_i_1__0/O
                         net (fo=8, routed)           0.817    11.235    datapath/trigger_v/current_value[8]_i_1__0_n_0
    SLICE_X146Y127       FDPE                                         r  datapath/trigger_v/current_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y123       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/C
    SLICE_X153Y123       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/Q
                         net (fo=1, routed)           0.119     0.247    datapath/Audio_Codec/audio_inout/Data_In_int[2]
    SLICE_X153Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_Out_int_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[25]/C
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[25]/Q
                         net (fo=1, routed)           0.051     0.215    datapath/Audio_Codec/audio_inout/Data_Out_int_reg_n_0_[25]
    SLICE_X159Y123       LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  datapath/Audio_Codec/audio_inout/Data_Out_int[26]_i_1/O
                         net (fo=1, routed)           0.000     0.260    datapath/Audio_Codec/audio_inout/Data_Out_int[26]_i_1_n_0
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y122       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/C
    SLICE_X153Y122       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[16]/Q
                         net (fo=2, routed)           0.125     0.266    datapath/Audio_Codec/audio_inout/Data_In_int[16]
    SLICE_X154Y121       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_Out_int_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[29]/C
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[29]/Q
                         net (fo=1, routed)           0.080     0.221    datapath/Audio_Codec/audio_inout/Data_Out_int_reg_n_0_[29]
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.045     0.266 r  datapath/Audio_Codec/audio_inout/Data_Out_int[30]_i_1/O
                         net (fo=1, routed)           0.000     0.266    datapath/Audio_Codec/audio_inout/Data_Out_int[30]_i_1_n_0
    SLICE_X158Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.532%)  route 0.127ns (47.468%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/C
    SLICE_X155Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/Q
                         net (fo=3, routed)           0.127     0.268    datapath/Audio_Codec/audio_inout/Data_In_int[22]
    SLICE_X155Y121       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.526%)  route 0.127ns (47.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/C
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/Q
                         net (fo=3, routed)           0.127     0.268    datapath/Audio_Codec/audio_inout/Data_In_int[29]
    SLICE_X156Y121       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.824%)  route 0.131ns (48.176%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[24]/C
    SLICE_X155Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[24]/Q
                         net (fo=3, routed)           0.131     0.272    datapath/Audio_Codec/audio_inout/Data_In_int[24]
    SLICE_X154Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/C
    SLICE_X155Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[25]/Q
                         net (fo=3, routed)           0.140     0.281    datapath/Audio_Codec/audio_inout/Data_In_int[25]
    SLICE_X155Y121       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/D_R_O_int_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/curr_sampleR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[21]/C
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[21]/Q
                         net (fo=1, routed)           0.097     0.238    datapath/Audio_Codec/audio_inout/D_R_O_int[21]
    SLICE_X156Y125       LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  datapath/Audio_Codec/audio_inout/curr_sampleR[7]_i_1/O
                         net (fo=1, routed)           0.000     0.283    datapath/Audio_Codec_n_28
    SLICE_X156Y125       FDRE                                         r  datapath/curr_sampleR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y123       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/C
    SLICE_X153Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/Q
                         net (fo=1, routed)           0.145     0.286    datapath/Audio_Codec/audio_inout/Data_In_int[1]
    SLICE_X153Y123       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.518ns (25.027%)  route 1.552ns (74.973%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.810     1.810    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.518     2.328 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/Q
                         net (fo=52, routed)          1.552     3.880    datapath/leftChannelMemory/column[5]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.518ns (25.027%)  route 1.552ns (74.973%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.810     1.810    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.518     2.328 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/Q
                         net (fo=52, routed)          1.552     3.880    datapath/rightChannelMemory/column[5]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.065ns  (logic 0.456ns (22.080%)  route 1.609ns (77.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.813     1.813    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y127       FDRE (Prop_fdre_C_Q)         0.456     2.269 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/Q
                         net (fo=35, routed)          1.609     3.879    datapath/leftChannelMemory/column[7]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.065ns  (logic 0.456ns (22.080%)  route 1.609ns (77.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.813     1.813    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y127       FDRE (Prop_fdre_C_Q)         0.456     2.269 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/Q
                         net (fo=35, routed)          1.609     3.879    datapath/rightChannelMemory/column[7]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.956ns  (logic 0.456ns (23.319%)  route 1.500ns (76.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.812     1.812    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456     2.268 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          1.500     3.768    datapath/leftChannelMemory/column[1]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.956ns  (logic 0.456ns (23.319%)  route 1.500ns (76.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.812     1.812    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456     2.268 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          1.500     3.768    datapath/rightChannelMemory/column[1]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.742ns  (logic 0.518ns (29.743%)  route 1.224ns (70.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.810     1.810    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.518     2.328 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/Q
                         net (fo=39, routed)          1.224     3.552    datapath/leftChannelMemory/column[0]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.742ns  (logic 0.518ns (29.743%)  route 1.224ns (70.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.810     1.810    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.518     2.328 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/Q
                         net (fo=39, routed)          1.224     3.552    datapath/rightChannelMemory/column[0]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.595ns  (logic 0.456ns (28.591%)  route 1.139ns (71.409%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.740     1.740    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y127       FDRE (Prop_fdre_C_Q)         0.456     2.196 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/Q
                         net (fo=24, routed)          1.139     3.335    datapath/leftChannelMemory/column[9]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.595ns  (logic 0.456ns (28.591%)  route 1.139ns (71.409%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.740     1.740    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y127       FDRE (Prop_fdre_C_Q)         0.456     2.196 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/Q
                         net (fo=24, routed)          1.139     3.335    datapath/rightChannelMemory/column[9]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.197%)  route 0.193ns (57.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.611     0.611    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y127       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/Q
                         net (fo=45, routed)          0.193     0.945    datapath/leftChannelMemory/column[6]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.197%)  route 0.193ns (57.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.611     0.611    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y127       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/Q
                         net (fo=45, routed)          0.193     0.945    datapath/rightChannelMemory/column[6]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.128ns (31.037%)  route 0.284ns (68.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.611     0.611    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y127       FDRE (Prop_fdre_C_Q)         0.128     0.739 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/Q
                         net (fo=50, routed)          0.284     1.023    datapath/leftChannelMemory/column[4]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.128ns (31.037%)  route 0.284ns (68.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.611     0.611    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y127       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y127       FDRE (Prop_fdre_C_Q)         0.128     0.739 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/Q
                         net (fo=50, routed)          0.284     1.023    datapath/rightChannelMemory/column[4]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.609     0.609    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/Q
                         net (fo=62, routed)          0.274     1.024    datapath/leftChannelMemory/column[2]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.609     0.609    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141     0.750 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/Q
                         net (fo=62, routed)          0.274     1.024    datapath/rightChannelMemory/column[2]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.141ns (29.027%)  route 0.345ns (70.973%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.635     0.635    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/Q
                         net (fo=30, routed)          0.345     1.120    datapath/leftChannelMemory/column[8]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.141ns (29.027%)  route 0.345ns (70.973%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.635     0.635    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/Q
                         net (fo=30, routed)          0.345     1.120    datapath/rightChannelMemory/column[8]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.141ns (28.360%)  route 0.356ns (71.640%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.635     0.635    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/Q
                         net (fo=54, routed)          0.356     1.132    datapath/leftChannelMemory/column[3]
    RAMB18_X8Y50         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.141ns (28.360%)  route 0.356ns (71.640%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.635     0.635    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/Q
                         net (fo=54, routed)          0.356     1.132    datapath/rightChannelMemory/column[3]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.632ns (42.233%)  route 4.969ns (57.767%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.688 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761    42.449    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.449 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    44.292    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    44.388 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    47.513    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    51.050 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    51.050    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.263ns (48.503%)  route 1.341ns (51.497%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     1.977    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     3.214 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.214    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.004ns (69.157%)  route 1.786ns (30.843%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.825     5.526    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y115       FDRE (Prop_fdre_C_Q)         0.456     5.982 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.786     7.768    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548    11.316 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.316    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.762ns  (logic 4.083ns (70.856%)  route 1.679ns (29.144%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     5.525    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDRE (Prop_fdre_C_Q)         0.518     6.043 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.679     7.723    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565    11.288 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.288    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.613ns  (logic 0.988ns (61.237%)  route 0.625ns (38.763%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDRE (Prop_fdre_C_Q)         0.164     1.987 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.625     2.613    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.437 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.437    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.624ns  (logic 0.965ns (59.435%)  route 0.659ns (40.565%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y115       FDRE (Prop_fdre_C_Q)         0.141     1.965 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.659     2.624    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.448 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.448    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.715ns  (logic 2.343ns (15.922%)  route 12.372ns (84.078%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT4 (Prop_lut4_I3_O)        0.120    11.092 f  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_3/O
                         net (fo=22, routed)          0.504    11.597    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.319    11.916 r  datapath/video_inst/vga_inst/row_counter/encoded[1]_i_3/O
                         net (fo=10, routed)          0.887    12.802    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]_2
    SLICE_X158Y132       LUT6 (Prop_lut6_I2_O)        0.328    13.130 r  datapath/video_inst/vga_inst/row_counter/dc_bias[2]_i_5__0/O
                         net (fo=2, routed)           0.670    13.800    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]_3
    SLICE_X159Y132       LUT3 (Prop_lut3_I0_O)        0.124    13.924 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_6__0/O
                         net (fo=1, routed)           0.667    14.591    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_6__0_n_0
    SLICE_X159Y132       LUT5 (Prop_lut5_I4_O)        0.124    14.715 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.715    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.703     1.703    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.629ns  (logic 2.595ns (17.739%)  route 12.034ns (82.261%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT4 (Prop_lut4_I3_O)        0.120    11.092 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_3/O
                         net (fo=22, routed)          0.669    11.761    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X157Y132       LUT2 (Prop_lut2_I1_O)        0.321    12.082 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__0/O
                         net (fo=8, routed)           0.759    12.840    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X158Y134       LUT5 (Prop_lut5_I1_O)        0.326    13.166 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_8/O
                         net (fo=2, routed)           0.670    13.837    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_8_n_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.152    13.989 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.292    14.281    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_6_n_0
    SLICE_X157Y134       LUT6 (Prop_lut6_I4_O)        0.348    14.629 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    14.629    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X157Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.705     1.705    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X157Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.596ns  (logic 2.575ns (17.641%)  route 12.021ns (82.359%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT4 (Prop_lut4_I3_O)        0.120    11.092 f  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_3/O
                         net (fo=22, routed)          0.504    11.597    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.319    11.916 r  datapath/video_inst/vga_inst/row_counter/encoded[1]_i_3/O
                         net (fo=10, routed)          1.090    13.005    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]_2
    SLICE_X160Y133       LUT2 (Prop_lut2_I0_O)        0.357    13.362 r  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_10__0/O
                         net (fo=2, routed)           0.313    13.675    datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I3_O)        0.327    14.002 r  datapath/video_inst/vga_inst/row_counter/dc_bias[2]_i_4/O
                         net (fo=1, routed)           0.470    14.472    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.596    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[2]_i_1__1_n_0
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.703     1.703    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.536ns  (logic 2.343ns (16.118%)  route 12.193ns (83.882%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT4 (Prop_lut4_I3_O)        0.120    11.092 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_3/O
                         net (fo=22, routed)          0.669    11.761    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X157Y132       LUT2 (Prop_lut2_I1_O)        0.321    12.082 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__0/O
                         net (fo=8, routed)           0.759    12.840    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X158Y134       LUT5 (Prop_lut5_I1_O)        0.326    13.166 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_8/O
                         net (fo=2, routed)           0.670    13.837    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[3]_i_8_n_0
    SLICE_X158Y134       LUT5 (Prop_lut5_I1_O)        0.124    13.961 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=1, routed)           0.452    14.412    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_3_n_0
    SLICE_X158Y134       LUT6 (Prop_lut6_I2_O)        0.124    14.536 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.536    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.705     1.705    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.409ns  (logic 2.054ns (14.255%)  route 12.355ns (85.745%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.124    11.096 f  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_7__0/O
                         net (fo=6, routed)           0.891    11.987    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]_5
    SLICE_X161Y131       LUT5 (Prop_lut5_I0_O)        0.152    12.139 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_14/O
                         net (fo=2, routed)           1.020    13.159    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_9
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.326    13.485 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_2__0/O
                         net (fo=1, routed)           0.800    14.285    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_2__0_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.124    14.409 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.409    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_2[0]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.705     1.705    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.270ns  (logic 2.219ns (15.550%)  route 12.051ns (84.450%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT4 (Prop_lut4_I3_O)        0.120    11.092 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_3/O
                         net (fo=22, routed)          0.669    11.761    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X157Y132       LUT2 (Prop_lut2_I1_O)        0.321    12.082 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__0/O
                         net (fo=8, routed)           0.755    12.836    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X158Y134       LUT5 (Prop_lut5_I0_O)        0.326    13.162 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_4__1/O
                         net (fo=4, routed)           0.984    14.146    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X158Y133       LUT6 (Prop_lut6_I2_O)        0.124    14.270 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    14.270    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.704     1.704    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.030ns  (logic 2.054ns (14.640%)  route 11.976ns (85.360%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.124    11.096 f  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_7__0/O
                         net (fo=6, routed)           0.891    11.987    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]_5
    SLICE_X161Y131       LUT5 (Prop_lut5_I0_O)        0.152    12.139 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_14/O
                         net (fo=2, routed)           1.025    13.164    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_9
    SLICE_X163Y132       LUT6 (Prop_lut6_I3_O)        0.326    13.490 r  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_5/O
                         net (fo=1, routed)           0.416    13.906    datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_5_n_0
    SLICE_X162Y131       LUT6 (Prop_lut6_I1_O)        0.124    14.030 r  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.000    14.030    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_2[1]
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.703     1.703    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.028ns  (logic 2.023ns (14.421%)  route 12.005ns (85.579%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT4 (Prop_lut4_I3_O)        0.120    11.092 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_3/O
                         net (fo=22, routed)          0.529    11.621    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I1_O)        0.327    11.948 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_6__0/O
                         net (fo=3, routed)           0.977    12.925    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_6__0_n_0
    SLICE_X160Y133       LUT3 (Prop_lut3_I2_O)        0.124    13.049 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4/O
                         net (fo=1, routed)           0.855    13.904    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4_n_0
    SLICE_X161Y133       LUT5 (Prop_lut5_I2_O)        0.124    14.028 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.028    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]_1[0]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.706     1.706    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.967ns  (logic 2.219ns (15.887%)  route 11.748ns (84.113%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.625    10.972    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT4 (Prop_lut4_I3_O)        0.120    11.092 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_3/O
                         net (fo=22, routed)          0.669    11.761    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X157Y132       LUT2 (Prop_lut2_I1_O)        0.321    12.082 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__0/O
                         net (fo=8, routed)           0.755    12.836    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X158Y134       LUT5 (Prop_lut5_I0_O)        0.326    13.162 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_4__1/O
                         net (fo=4, routed)           0.680    13.843    datapath/video_inst/vga_inst/row_counter/encoded_reg[9]
    SLICE_X159Y134       LUT6 (Prop_lut6_I0_O)        0.124    13.967 r  datapath/video_inst/vga_inst/row_counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    13.967    datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.705     1.705    datapath/video_inst/dvid_inst/TDMS_encoder_blue/clk_out1
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.931ns  (logic 1.958ns (14.055%)  route 11.973ns (85.945%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.718     9.798    datapath/video_inst/vga_inst/row_counter/switch_IBUF[0]
    SLICE_X156Y131       LUT5 (Prop_lut5_I3_O)        0.124     9.922 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.301    10.223    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X156Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.347 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.810    11.157    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X158Y131       LUT6 (Prop_lut6_I1_O)        0.124    11.281 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_2/O
                         net (fo=9, routed)           1.284    12.565    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X160Y133       LUT5 (Prop_lut5_I3_O)        0.152    12.717 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[1]_i_2/O
                         net (fo=6, routed)           0.860    13.577    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X160Y134       LUT4 (Prop_lut4_I0_O)        0.354    13.931 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    13.931    datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.707     1.707    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.939ns (48.059%)  route 1.015ns (51.941%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.278     0.863    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16_1[3]
    SLICE_X156Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25/O
                         net (fo=1, routed)           0.000     0.908    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.023 f  datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16/CO[3]
                         net (fo=2, routed)           0.386     1.409    datapath/video_inst/vga_inst/row_counter/ch2
    SLICE_X156Y131       LUT5 (Prop_lut5_I1_O)        0.045     1.454 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.177     1.631    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I0_O)        0.042     1.673 r  datapath/video_inst/vga_inst/row_counter/encoded[1]_i_2__0/O
                         net (fo=21, routed)          0.174     1.847    datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[2]_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I5_O)        0.107     1.954 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.954    datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded1_in[1]
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912     0.912    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C

Slack:                    inf
  Source:                 datapath/trigger_t/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.736ns (37.418%)  route 1.231ns (62.582%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDCE                         0.000     0.000 r  datapath/trigger_t/current_value_reg[5]/C
    SLICE_X151Y126       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath/trigger_t/current_value_reg[5]/Q
                         net (fo=14, routed)          0.147     0.288    datapath/video_inst/vga_inst/scopeFace_inst/w_trigger_time[4]
    SLICE_X151Y128       CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.466 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color5_carry__0/O[3]
                         net (fo=2, routed)           0.129     0.595    datapath/video_inst/vga_inst/column_counter/w_color5[3]
    SLICE_X149Y129       LUT4 (Prop_lut4_I1_O)        0.113     0.708 r  datapath/video_inst/vga_inst/column_counter/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.708    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[1]_i_8__0[0]
    SLICE_X149Y129       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.796 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.286     1.081    datapath/video_inst/vga_inst/row_counter/encoded[1]_i_3__0_1[0]
    SLICE_X154Y130       LUT6 (Prop_lut6_I1_O)        0.126     1.207 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_8__0/O
                         net (fo=2, routed)           0.356     1.563    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]_2
    SLICE_X156Y131       LUT6 (Prop_lut6_I1_O)        0.045     1.608 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.314     1.922    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X161Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.967 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.967    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_2[0]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.939ns (46.632%)  route 1.075ns (53.368%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.278     0.863    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16_1[3]
    SLICE_X156Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25/O
                         net (fo=1, routed)           0.000     0.908    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.023 f  datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16/CO[3]
                         net (fo=2, routed)           0.386     1.409    datapath/video_inst/vga_inst/row_counter/ch2
    SLICE_X156Y131       LUT5 (Prop_lut5_I1_O)        0.045     1.454 f  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.177     1.631    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X157Y131       LUT3 (Prop_lut3_I0_O)        0.042     1.673 r  datapath/video_inst/vga_inst/row_counter/encoded[1]_i_2__0/O
                         net (fo=21, routed)          0.234     1.907    datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[4]_0
    SLICE_X159Y133       LUT5 (Prop_lut5_I0_O)        0.107     2.014 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.014    datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[4]_i_1__1_n_0
    SLICE_X159Y133       FDSE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X159Y133       FDSE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[4]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.099ns  (logic 0.925ns (44.062%)  route 1.174ns (55.938%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.278     0.863    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16_1[3]
    SLICE_X156Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25/O
                         net (fo=1, routed)           0.000     0.908    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.023 r  datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16/CO[3]
                         net (fo=2, routed)           0.386     1.409    datapath/video_inst/vga_inst/row_counter/ch2
    SLICE_X156Y131       LUT5 (Prop_lut5_I1_O)        0.045     1.454 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.147     1.600    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.645 r  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_7/O
                         net (fo=6, routed)           0.218     1.863    datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_7_n_0
    SLICE_X160Y131       LUT4 (Prop_lut4_I1_O)        0.045     1.908 f  datapath/video_inst/vga_inst/row_counter/dc_bias[0]_i_2/O
                         net (fo=1, routed)           0.146     2.054    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I0_O)        0.045     2.099 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000     2.099    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912     0.912    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.925ns (43.866%)  route 1.184ns (56.134%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=4 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.278     0.863    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16_1[3]
    SLICE_X156Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25/O
                         net (fo=1, routed)           0.000     0.908    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.023 r  datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16/CO[3]
                         net (fo=2, routed)           0.386     1.409    datapath/video_inst/vga_inst/row_counter/ch2
    SLICE_X156Y131       LUT5 (Prop_lut5_I1_O)        0.045     1.454 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.234     1.687    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I0_O)        0.045     1.732 r  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_16/O
                         net (fo=1, routed)           0.230     1.963    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_1
    SLICE_X162Y131       LUT6 (Prop_lut6_I4_O)        0.045     2.008 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_9__1/O
                         net (fo=1, routed)           0.056     2.064    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[3]_4
    SLICE_X162Y131       LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.109    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_2[1]
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912     0.912    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/trigger_t/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.781ns (37.025%)  route 1.328ns (62.975%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDCE                         0.000     0.000 r  datapath/trigger_t/current_value_reg[5]/C
    SLICE_X151Y126       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath/trigger_t/current_value_reg[5]/Q
                         net (fo=14, routed)          0.147     0.288    datapath/video_inst/vga_inst/scopeFace_inst/w_trigger_time[4]
    SLICE_X151Y128       CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.466 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color5_carry__0/O[3]
                         net (fo=2, routed)           0.129     0.595    datapath/video_inst/vga_inst/column_counter/w_color5[3]
    SLICE_X149Y129       LUT4 (Prop_lut4_I1_O)        0.113     0.708 r  datapath/video_inst/vga_inst/column_counter/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.708    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[1]_i_8__0[0]
    SLICE_X149Y129       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.796 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.286     1.081    datapath/video_inst/vga_inst/row_counter/encoded[1]_i_3__0_1[0]
    SLICE_X154Y130       LUT6 (Prop_lut6_I1_O)        0.126     1.207 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_8__0/O
                         net (fo=2, routed)           0.356     1.563    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]_2
    SLICE_X156Y131       LUT6 (Prop_lut6_I1_O)        0.045     1.608 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.254     1.863    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.045     1.908 r  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_7__0/O
                         net (fo=6, routed)           0.157     2.064    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[3]_0
    SLICE_X162Y132       LUT5 (Prop_lut5_I1_O)        0.045     2.109 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.109    datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]_0[0]
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/C

Slack:                    inf
  Source:                 datapath/trigger_t/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.112ns  (logic 0.784ns (37.114%)  route 1.328ns (62.886%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDCE                         0.000     0.000 r  datapath/trigger_t/current_value_reg[5]/C
    SLICE_X151Y126       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath/trigger_t/current_value_reg[5]/Q
                         net (fo=14, routed)          0.147     0.288    datapath/video_inst/vga_inst/scopeFace_inst/w_trigger_time[4]
    SLICE_X151Y128       CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.466 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color5_carry__0/O[3]
                         net (fo=2, routed)           0.129     0.595    datapath/video_inst/vga_inst/column_counter/w_color5[3]
    SLICE_X149Y129       LUT4 (Prop_lut4_I1_O)        0.113     0.708 r  datapath/video_inst/vga_inst/column_counter/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.708    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[1]_i_8__0[0]
    SLICE_X149Y129       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.796 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.286     1.081    datapath/video_inst/vga_inst/row_counter/encoded[1]_i_3__0_1[0]
    SLICE_X154Y130       LUT6 (Prop_lut6_I1_O)        0.126     1.207 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_8__0/O
                         net (fo=2, routed)           0.356     1.563    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]_2
    SLICE_X156Y131       LUT6 (Prop_lut6_I1_O)        0.045     1.608 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.254     1.863    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_2
    SLICE_X160Y131       LUT2 (Prop_lut2_I0_O)        0.045     1.908 f  datapath/video_inst/vga_inst/row_counter/dc_bias[3]_i_7__0/O
                         net (fo=6, routed)           0.157     2.064    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[3]_0
    SLICE_X162Y132       LUT4 (Prop_lut4_I0_O)        0.048     2.112 r  datapath/video_inst/vga_inst/row_counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     2.112    datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.116ns  (logic 0.880ns (41.579%)  route 1.236ns (58.421%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=3 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.278     0.863    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16_1[3]
    SLICE_X156Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25/O
                         net (fo=1, routed)           0.000     0.908    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.023 r  datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16/CO[3]
                         net (fo=2, routed)           0.386     1.409    datapath/video_inst/vga_inst/row_counter/ch2
    SLICE_X156Y131       LUT5 (Prop_lut5_I1_O)        0.045     1.454 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10/O
                         net (fo=7, routed)           0.367     1.821    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_10_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I4_O)        0.045     1.866 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_2__0/O
                         net (fo=19, routed)          0.206     2.071    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I4_O)        0.045     2.116 r  datapath/video_inst/vga_inst/row_counter/encoded[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.116    datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]_0
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.912     0.912    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.130ns  (logic 0.986ns (46.295%)  route 1.144ns (53.705%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y51         RAMB18E1                     0.000     0.000 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
    RAMB18_X8Y51         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     0.585 r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.278     0.863    datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16_1[3]
    SLICE_X156Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25/O
                         net (fo=1, routed)           0.000     0.908    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_25_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.023 r  datapath/video_inst/vga_inst/row_counter/dc_bias_reg[1]_i_16/CO[3]
                         net (fo=2, routed)           0.386     1.409    datapath/video_inst/vga_inst/row_counter/ch2
    SLICE_X156Y131       LUT3 (Prop_lut3_I0_O)        0.044     1.453 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_7__0/O
                         net (fo=2, routed)           0.116     1.569    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_7__0_n_0
    SLICE_X158Y132       LUT6 (Prop_lut6_I3_O)        0.107     1.676 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_6__0/O
                         net (fo=3, routed)           0.253     1.929    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_6__0_n_0
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.045     1.974 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_2__1/O
                         net (fo=1, routed)           0.111     2.085    datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_2__1_n_0
    SLICE_X161Y133       LUT5 (Prop_lut5_I0_O)        0.045     2.130 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.130    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]_1[0]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.914     0.914    datapath/video_inst/dvid_inst/TDMS_encoder_green/clk_out1
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 datapath/trigger_t/current_value_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.180ns  (logic 0.781ns (35.820%)  route 1.399ns (64.180%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDCE                         0.000     0.000 r  datapath/trigger_t/current_value_reg[5]/C
    SLICE_X151Y126       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  datapath/trigger_t/current_value_reg[5]/Q
                         net (fo=14, routed)          0.147     0.288    datapath/video_inst/vga_inst/scopeFace_inst/w_trigger_time[4]
    SLICE_X151Y128       CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.466 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color5_carry__0/O[3]
                         net (fo=2, routed)           0.129     0.595    datapath/video_inst/vga_inst/column_counter/w_color5[3]
    SLICE_X149Y129       LUT4 (Prop_lut4_I1_O)        0.113     0.708 r  datapath/video_inst/vga_inst/column_counter/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.708    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[1]_i_8__0[0]
    SLICE_X149Y129       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.796 r  datapath/video_inst/vga_inst/scopeFace_inst/w_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.286     1.081    datapath/video_inst/vga_inst/row_counter/encoded[1]_i_3__0_1[0]
    SLICE_X154Y130       LUT6 (Prop_lut6_I1_O)        0.126     1.207 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_8__0/O
                         net (fo=2, routed)           0.356     1.563    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[4]_2
    SLICE_X156Y131       LUT6 (Prop_lut6_I1_O)        0.045     1.608 r  datapath/video_inst/vga_inst/row_counter/dc_bias[1]_i_4__1/O
                         net (fo=13, routed)          0.233     1.841    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_0
    SLICE_X161Y131       LUT5 (Prop_lut5_I2_O)        0.045     1.886 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_2__0/O
                         net (fo=1, routed)           0.249     2.135    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_2__0_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.045     2.180 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     2.180    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.913     0.913    datapath/video_inst/dvid_inst/TDMS_encoder_red/clk_out1
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.218ns (15.974%)  route 6.406ns (84.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.942     7.623    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.218ns (15.974%)  route 6.406ns (84.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.942     7.623    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.218ns (15.974%)  route 6.406ns (84.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.942     7.623    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.218ns (15.974%)  route 6.406ns (84.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.942     7.623    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.550ns  (logic 1.218ns (16.130%)  route 6.332ns (83.870%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.868     7.550    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.704     5.199    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y116       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.550ns  (logic 1.218ns (16.130%)  route 6.332ns (83.870%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.868     7.550    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.704     5.199    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.218ns (16.673%)  route 6.086ns (83.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.623     7.304    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.218ns (16.673%)  route 6.086ns (83.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.623     7.304    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.218ns (16.673%)  route 6.086ns (83.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.623     7.304    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.218ns (16.673%)  route 6.086ns (83.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=85, routed)          4.464     5.525    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X152Y123       LUT1 (Prop_lut1_I0_O)        0.156     5.681 r  datapath/Audio_Codec/audio_inout/current_value[9]_i_3/O
                         net (fo=106, routed)         1.623     7.304    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     5.201    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y113       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.614%)  route 0.331ns (57.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.331     0.576    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     2.417    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.263ns (44.260%)  route 0.331ns (55.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.331     0.593    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/msg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.186ns (11.729%)  route 1.399ns (88.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.399     1.585    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     2.417    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/msg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/stb_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.186ns (11.729%)  route 1.399ns (88.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.399     1.585    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     2.417    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.186ns (11.273%)  route 1.463ns (88.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.463     1.649    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     2.416    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.186ns (11.273%)  route 1.463ns (88.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.463     1.649    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     2.416    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.186ns (11.240%)  route 1.468ns (88.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.468     1.654    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     2.417    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.186ns (11.240%)  route 1.468ns (88.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.468     1.654    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     2.417    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.186ns (10.865%)  route 1.525ns (89.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.525     1.711    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.186ns (10.865%)  route 1.525ns (89.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=85, routed)          1.525     1.711    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C





