#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55fedeefafb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fedef1b140 .scope module, "testbench" "testbench" 3 7;
 .timescale -9 -12;
P_0x55fedeefbce0 .param/l "iterations_lp" 1 3 9, +C4<00000000000000000000000000001000>;
P_0x55fedeefbd20 .param/l "width_lp" 1 3 8, +C4<00000000000000000000000000001000>;
v0x55fedef3b640_0 .net "clk_i", 0 0, v0x55fedef08ff0_0;  1 drivers
v0x55fedef3b730_0 .var "correct_count_o", 7 0;
v0x55fedef3b7f0_0 .var "error_counter_o", 0 0;
v0x55fedef3b8e0_0 .var/2s "itervar", 31 0;
v0x55fedef3b9c0_0 .var "rd_addr_i", 2 0;
v0x55fedef3ba80_0 .net "rd_data_o", 7 0, L_0x55fedef4cc60;  1 drivers
v0x55fedef3bb50_0 .var "reset_done", 0 0;
v0x55fedef3bc10_0 .net "reset_i", 0 0, L_0x55fedef4c7b0;  1 drivers
E_0x55fedef070b0 .event negedge, v0x55fedef08ff0_0;
E_0x55fedef06e20 .event posedge, v0x55fedef08ff0_0;
L_0x55fedef4c8f0 .cast/2 1, v0x55fedef08ff0_0;
S_0x55fedef08210 .scope module, "cg" "nonsynth_clock_gen" 3 29, 4 1 0, S_0x55fedef1b140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x55fedef083a0 .param/l "cycle_time_p" 0 4 2, +C4<00000000000000000000000000001010>;
v0x55fedef08ff0_0 .var/2u "clk_o", 0 0;
S_0x55fedef39710 .scope module, "dut" "rom" 3 42, 5 4 0, S_0x55fedef1b140;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "rd_addr_i";
    .port_info 1 /OUTPUT 8 "rd_data_o";
P_0x55fedeec5620 .param/l "depth_p" 0 5 5, C4<00000000000000000000000000001000>;
P_0x55fedeec5660 .param/str "filename_p" 0 5 6, "chart.hex";
P_0x55fedeec56a0 .param/l "width_p" 0 5 4, C4<00000000000000000000000000001000>;
L_0x55fedef4cc60 .functor BUFZ 8, L_0x55fedef4c9e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55fedef08960_0 .net *"_ivl_0", 7 0, L_0x55fedef4c9e0;  1 drivers
v0x55fedef08ae0_0 .net *"_ivl_2", 4 0, L_0x55fedef4ca80;  1 drivers
L_0x7f14d31b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fedef107b0_0 .net *"_ivl_5", 1 0, L_0x7f14d31b7138;  1 drivers
o0x7f14d3435108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0 .array "mem_l", 0 7;
v0x55fedef138d0_0 .net v0x55fedef138d0 0, 7 0, o0x7f14d3435108; 0 drivers
o0x7f14d3435138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0_1 .net v0x55fedef138d0 1, 7 0, o0x7f14d3435138; 0 drivers
o0x7f14d3435168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0_2 .net v0x55fedef138d0 2, 7 0, o0x7f14d3435168; 0 drivers
o0x7f14d3435198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0_3 .net v0x55fedef138d0 3, 7 0, o0x7f14d3435198; 0 drivers
o0x7f14d34351c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0_4 .net v0x55fedef138d0 4, 7 0, o0x7f14d34351c8; 0 drivers
o0x7f14d34351f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0_5 .net v0x55fedef138d0 5, 7 0, o0x7f14d34351f8; 0 drivers
o0x7f14d3435228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0_6 .net v0x55fedef138d0 6, 7 0, o0x7f14d3435228; 0 drivers
o0x7f14d3435258 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fedef138d0_7 .net v0x55fedef138d0 7, 7 0, o0x7f14d3435258; 0 drivers
v0x55fedef39c60_0 .net "rd_addr_i", 2 0, v0x55fedef3b9c0_0;  1 drivers
v0x55fedef39d90_0 .net "rd_data_o", 7 0, L_0x55fedef4cc60;  alias, 1 drivers
L_0x55fedef4c9e0 .array/port v0x55fedef138d0, L_0x55fedef4ca80;
L_0x55fedef4ca80 .concat [ 3 2 0 0], v0x55fedef3b9c0_0, L_0x7f14d31b7138;
S_0x55fedef39ed0 .scope module, "rg" "nonsynth_reset_gen" 3 36, 6 13 0, S_0x55fedef1b140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "async_reset_o";
P_0x55fedef3a0b0 .param/l "num_clocks_p" 0 6 14, +C4<00000000000000000000000000000001>;
P_0x55fedef3a0f0 .param/l "reset_cycles_hi_p" 0 6 16, +C4<00000000000000000000000000001010>;
P_0x55fedef3a130 .param/l "reset_cycles_lo_p" 0 6 15, +C4<00000000000000000000000000000001>;
L_0x55fedef13770 .functor XOR 1, L_0x55fedef4c500, L_0x55fedef4c5f0, C4<0>, C4<0>;
v0x55fedef3ae20_0 .net *"_ivl_6", 0 0, L_0x55fedef13770;  1 drivers
v0x55fedef3af20_0 .net/2u "async_reset_o", 0 0, L_0x55fedef4c7b0;  alias, 1 drivers
v0x55fedef3afe0_0 .net/2u "clk_i", 0 0, L_0x55fedef4c8f0;  1 drivers
v0x55fedef3b0a0_0 .var/2u "ctr_hi_r", 3 0;
v0x55fedef3b190_0 .var/2u "ctr_lo_r", 0 0;
v0x55fedef3b2a0_0 .net "in_phase_1", 0 0, L_0x55fedef4c500;  1 drivers
v0x55fedef3b360_0 .net "in_phase_2", 0 0, L_0x55fedef4c5f0;  1 drivers
v0x55fedef3b420_0 .net/2u "phase_hi_r", 0 0, L_0x55fedef4c360;  1 drivers
v0x55fedef3b500_0 .net/2u "phase_lo_r", 0 0, L_0x55fedef4bfb0;  1 drivers
E_0x55fedeee7f30 .event posedge, v0x55fedef3af20_0;
E_0x55fedef18810 .event negedge, v0x55fedef3af20_0;
L_0x55fedef3bd00 .part v0x55fedef3b190_0, 0, 1;
L_0x55fedef4c120 .part v0x55fedef3b0a0_0, 0, 4;
L_0x55fedef4c500 .reduce/and L_0x55fedef4bfb0;
L_0x55fedef4c5f0 .reduce/and L_0x55fedef4c360;
L_0x55fedef4c7b0 .cast/2 1, L_0x55fedef13770;
S_0x55fedef3a340 .scope generate, "rof[0]" "rof[0]" 6 42, 6 42 0, S_0x55fedef39ed0;
 .timescale -9 -12;
P_0x55fedef3a560 .param/l "i" 0 6 42, +C4<00>;
v0x55fedef3a6a0_0 .net/2u *"_ivl_0", 0 0, L_0x55fedef3bd00;  1 drivers
v0x55fedef3a7a0_0 .net/2u *"_ivl_1", 31 0, L_0x55fedef3be00;  1 drivers
v0x55fedef3a880_0 .net/2u *"_ivl_10", 31 0, L_0x55fedef4c1c0;  1 drivers
L_0x7f14d31b70a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fedef3a970_0 .net/2u *"_ivl_13", 27 0, L_0x7f14d31b70a8;  1 drivers
L_0x7f14d31b70f0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55fedef3aa50_0 .net/2u *"_ivl_14", 31 0, L_0x7f14d31b70f0;  1 drivers
L_0x7f14d31b7018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fedef3ab80_0 .net/2u *"_ivl_4", 30 0, L_0x7f14d31b7018;  1 drivers
L_0x7f14d31b7060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fedef3ac60_0 .net/2u *"_ivl_5", 31 0, L_0x7f14d31b7060;  1 drivers
v0x55fedef3ad40_0 .net/2u *"_ivl_9", 3 0, L_0x55fedef4c120;  1 drivers
E_0x55fedef3a640 .event negedge, v0x55fedef3afe0_0;
L_0x55fedef3be00 .concat [ 1 31 0 0], L_0x55fedef3bd00, L_0x7f14d31b7018;
L_0x55fedef4bfb0 .cmp/eq 32, L_0x55fedef3be00, L_0x7f14d31b7060;
L_0x55fedef4c1c0 .concat [ 4 28 0 0], L_0x55fedef4c120, L_0x7f14d31b70a8;
L_0x55fedef4c360 .cmp/eq 32, L_0x55fedef4c1c0, L_0x7f14d31b70f0;
    .scope S_0x55fedef08210;
T_0 ;
    %vpi_call/w 4 6 "$display", "%m with cycle_time_p ", P_0x55fedef083a0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55fedef08210;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x55fedef08ff0_0;
    %inv;
    %store/vec4 v0x55fedef08ff0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fedef3a340;
T_2 ;
    %wait E_0x55fedef3a640;
    %load/vec4 v0x55fedef3b500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55fedef3b190_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %addi 1, 0, 2;
    %cast2;
    %pad/u 1;
    %assign/vec4 v0x55fedef3b190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fedef3b420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55fedef3b0a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55fedef3b2a0_0;
    %pad/u 4;
    %add;
    %cast2;
    %assign/vec4 v0x55fedef3b0a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fedef39ed0;
T_3 ;
    %wait E_0x55fedef18810;
    %vpi_call/w 6 60 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 6 61 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 6 62 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 6 63 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  1->0 time = ", $stime {0 0 0};
    %vpi_call/w 6 64 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 6 65 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fedef39ed0;
T_4 ;
    %wait E_0x55fedeee7f30;
    %vpi_call/w 6 70 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 6 71 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 6 72 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 6 73 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  0->1 time = ", $stime {0 0 0};
    %vpi_call/w 6 74 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 6 75 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fedef39710;
T_5 ;
    %vpi_call/w 5 15 "$readmemh", P_0x55fedeec5660, v0x55fedef138d0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55fedef1b140;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fedef3bb50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x55fedef1b140;
T_7 ;
    %vpi_call/w 3 50 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars" {0 0 0};
    %vpi_call/w 3 54 "$display" {0 0 0};
    %vpi_call/w 3 55 "$display", "///////////////////////////////////////" {0 0 0};
    %vpi_call/w 3 56 "$display", "***************************************" {0 0 0};
    %vpi_call/w 3 57 "$display", "TESTING TESTING TESTING TESTING TESTING" {0 0 0};
    %vpi_call/w 3 58 "$display", "***************************************" {0 0 0};
    %vpi_call/w 3 59 "$display", "///////////////////////////////////////" {0 0 0};
    %vpi_call/w 3 60 "$display" {0 0 0};
    %vpi_call/w 3 61 "$display", "BEGIN TEST" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fedef3b8e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fedef3b9c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fedef3b730_0, 0, 8;
    %wait E_0x55fedef18810;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fedef3bb50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fedef3b8e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55fedef3b8e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_0x55fedef06e20;
    %load/vec4 v0x55fedef3b9c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fedef3b9c0_0, 0, 3;
    %load/vec4 v0x55fedef3b730_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fedef3b730_0, 4, 4;
    %load/vec4 v0x55fedef3b730_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fedef3b730_0, 4, 4;
    %vpi_call/w 3 76 "$display", "At Posedge %d: correct_count_o = %b, reset_i = %b ", v0x55fedef3b8e0_0, v0x55fedef3b730_0, v0x55fedef3bc10_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55fedef3b8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55fedef3b8e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55fedef1b140;
T_8 ;
    %wait E_0x55fedef070b0;
    %load/vec4 v0x55fedef3bb50_0;
    %load/vec4 v0x55fedef3bc10_0;
    %nor/r;
    %and;
    %load/vec4 v0x55fedef3b7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 3 85 "$display", "\033[0;31mError!\033[0m: rd_data_o should be %b, got %b", v0x55fedef3b730_0, v0x55fedef3ba80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fedef3b7f0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55fedef3bc10_0;
    %load/vec4 v0x55fedef3b7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call/w 3 88 "$display", "\033[0;31mError!\033[0m: rd_data_o should be %b during reset, got %b", v0x55fedef3b730_0, v0x55fedef3ba80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fedef3b7f0_0, 0, 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fedef1b140;
T_9 ;
    %vpi_call/w 3 94 "$display", "Simulation time is %t", $time {0 0 0};
    %load/vec4 v0x55fedef3b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call/w 3 96 "$display", "\033[0;31m    ______                    \033[0m" {0 0 0};
    %vpi_call/w 3 97 "$display", "\033[0;31m   / ____/_____________  _____\033[0m" {0 0 0};
    %vpi_call/w 3 98 "$display", "\033[0;31m  / __/ / ___/ ___/ __ \134/ ___/\033[0m" {0 0 0};
    %vpi_call/w 3 99 "$display", "\033[0;31m / /___/ /  / /  / /_/ / /    \033[0m" {0 0 0};
    %vpi_call/w 3 100 "$display", "\033[0;31m/_____/_/  /_/   \134____/_/     \033[0m" {0 0 0};
    %vpi_call/w 3 101 "$display" {0 0 0};
    %vpi_call/w 3 102 "$display", "Simulation Failed" {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 105 "$display", "\033[0;32m    ____  ___   __________\033[0m" {0 0 0};
    %vpi_call/w 3 106 "$display", "\033[0;32m   / __ \134/   | / ___/ ___/\033[0m" {0 0 0};
    %vpi_call/w 3 107 "$display", "\033[0;32m  / /_/ / /| | \134__ \134__  \033[0m" {0 0 0};
    %vpi_call/w 3 108 "$display", "\033[0;32m / ____/ ___ |___/ /__/ / \033[0m" {0 0 0};
    %vpi_call/w 3 109 "$display", "\033[0;32m/_/   /_/  |_/____/____/  \033[0m" {0 0 0};
    %vpi_call/w 3 110 "$display" {0 0 0};
    %vpi_call/w 3 111 "$display", "Simulation Succeeded!" {0 0 0};
T_9.1 ;
    %end;
    .thread T_9, $final;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "../provided_modules/nonsynth_clock_gen.sv";
    "rom.sv";
    "../provided_modules/nonsynth_reset_gen.sv";
