Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot steel_core_tb_behav xil_defaultlib.steel_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.store_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.imm_generator
Compiling module xil_defaultlib.branch_unit
Compiling module xil_defaultlib.integer_file
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.machine_control
Compiling module xil_defaultlib.load_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.steel_top
Compiling module xil_defaultlib.steel_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot steel_core_tb_behav
