static int F_1 ( struct V_1 * V_2 , unsigned long V_3 , void * V_4 )\r\n{\r\nstruct V_5 * V_6 = V_7 . V_8 ;\r\nunsigned long V_9 ;\r\nfor ( V_9 = 0 ; ( V_9 < V_10 [ 3 ] . V_11 ) ; V_9 += 0x100000 ) {\r\nF_2 ( 0xff , 0x55 , V_9 , & V_7 , V_6 ,\r\nV_6 -> V_12 , NULL ) ;\r\n}\r\nreturn ( V_13 ) ;\r\n}\r\nstatic int T_1 F_3 ( void )\r\n{\r\nvolatile unsigned long * V_14 ;\r\nunsigned long V_15 , V_16 ;\r\nint V_17 = 0 ;\r\n#ifdef F_4\r\nvolatile unsigned long * V_18 , * V_19 ;\r\nunsigned long V_20 , V_21 ;\r\nunsigned long V_22 , V_23 ;\r\nunsigned long V_24 , V_25 ;\r\nint V_26 , V_27 , V_28 ;\r\nint V_29 ;\r\n#endif\r\nint V_30 = 0 ;\r\nV_31 = ( void * ) F_5 ( 0xfffef000 , 4096 ) ;\r\nif ( V_31 == NULL ) {\r\nF_6 ( L_1 ) ;\r\nreturn ( - V_32 ) ;\r\n}\r\n* ( ( unsigned char * ) ( V_31 + 0xc64 ) ) = 0x01 ;\r\nV_14 = ( volatile unsigned long * ) ( V_31 + 0xc4 ) ;\r\n#ifdef F_4\r\nV_26 = 0 ;\r\nV_27 = V_33 ;\r\nV_18 = ( volatile unsigned long * ) ( V_31 + 0xc0 ) ;\r\nV_28 = V_34 ;\r\nV_19 = ( volatile unsigned long * ) ( V_31 + 0xbc ) ;\r\nV_20 = * V_14 ;\r\nV_21 = * V_18 ;\r\n* V_18 = 0 ;\r\n* V_19 = 0 ;\r\n#endif\r\nV_15 = 0x20000000 ;\r\nV_16 = V_35 ;\r\n* V_14 = F_7 ( V_36 , V_15 , V_16 ) ;\r\n__asm__ ("wbinvd");\r\nV_37 . V_38 = V_15 ;\r\nV_37 . V_39 = F_5 ( V_15 , V_16 ) ;\r\nif ( ! V_37 . V_39 ) {\r\nF_6 ( L_2 ) ;\r\nF_8 ( V_31 ) ;\r\nreturn ( - V_32 ) ;\r\n}\r\nF_9 ( & V_37 ) ;\r\nif ( ( V_40 = F_10 ( L_3 , & V_37 ) ) ) {\r\nF_6 ( V_41 L_4 ,\r\n( int ) ( V_40 -> V_11 >> 10 ) ) ;\r\nV_40 -> V_42 = V_43 ;\r\nV_17 = V_44 ;\r\nif ( V_40 -> V_11 < V_35 )\r\nV_17 -- ;\r\n#ifdef F_4\r\nV_16 = F_11 ( V_21 ) ;\r\nif ( V_16 < ( 32 * 1024 * 1024 ) )\r\nV_16 = ( 32 * 1024 * 1024 ) ;\r\nV_22 = V_15 + V_16 ;\r\n#endif\r\n} else {\r\n#ifdef F_4\r\nV_26 ++ ;\r\nif ( ! V_21 ) {\r\nV_27 = V_36 ;\r\nV_18 = ( volatile unsigned long * )\r\n( V_31 + 0xc4 ) ;\r\nV_28 = V_33 ;\r\nV_19 = ( volatile unsigned long * )\r\n( V_31 + 0xc0 ) ;\r\nV_22 = F_12 ( V_20 ) ;\r\nV_16 = F_11 ( V_20 ) ;\r\n} else {\r\nV_27 = V_33 ;\r\nV_18 = ( volatile unsigned long * )\r\n( V_31 + 0xc0 ) ;\r\nV_28 = V_36 ;\r\nV_19 = ( volatile unsigned long * )\r\n( V_31 + 0xc4 ) ;\r\nV_22 = F_12 ( V_21 ) ;\r\nV_16 = F_11 ( V_21 ) ;\r\n}\r\nV_40 = NULL ;\r\nF_8 ( V_37 . V_39 ) ;\r\nV_37 . V_39 = NULL ;\r\n#else\r\nV_30 = - V_45 ;\r\ngoto V_46;\r\n#endif\r\n}\r\n#ifdef F_4\r\nif ( V_16 < ( 32 * 1024 * 1024 ) )\r\nV_16 = ( 32 * 1024 * 1024 ) ;\r\n* V_18 = F_7 ( V_27 , V_22 , V_16 ) ;\r\n* V_19 = 0 ;\r\nV_7 . V_11 = V_16 ;\r\nV_7 . V_38 = V_22 ;\r\nV_7 . V_39 = F_5 ( V_22 , V_16 ) ;\r\nif ( ! V_7 . V_39 ) {\r\nF_6 ( L_5 ) ;\r\nV_30 = - V_32 ;\r\ngoto V_46;\r\n}\r\nF_9 ( & V_7 ) ;\r\nV_47 = F_10 ( L_6 , & V_7 ) ;\r\nif ( ! V_47 ) {\r\nV_30 = - V_45 ;\r\ngoto V_48;\r\n}\r\nV_23 = V_47 -> V_11 ;\r\n* V_18 = F_7 ( V_27 , V_22 , V_23 ) ;\r\nV_24 = V_22 + V_23 ;\r\n* V_19 = F_7 ( V_28 , V_24 , V_16 ) ;\r\n__asm__ ("wbinvd");\r\nV_16 += V_23 ;\r\nF_13 ( V_47 ) ;\r\nV_47 = NULL ;\r\nF_8 ( V_7 . V_39 ) ;\r\nV_7 . V_11 = V_16 ;\r\nV_7 . V_39 = F_5 ( V_22 , V_16 ) ;\r\nif ( ! V_7 . V_39 ) {\r\nF_6 ( L_7 ) ;\r\nV_30 = - V_32 ;\r\ngoto V_46;\r\n}\r\nV_47 = F_10 ( L_6 , & V_7 ) ;\r\nif ( ! V_47 ) {\r\nV_30 = - V_45 ;\r\ngoto V_48;\r\n}\r\nV_25 = V_47 -> V_11 - V_23 ;\r\nif ( V_25 > 0 ) {\r\n* V_19 = F_7 ( V_28 , V_24 , V_25 ) ;\r\n__asm__ ("wbinvd");\r\n} else {\r\n* V_19 = 0 ;\r\n}\r\nF_6 ( V_41 L_8 ,\r\n( unsigned long long ) ( V_47 -> V_11 >> 10 ) ) ;\r\nV_47 -> V_42 = V_43 ;\r\nV_29 = F_14 ( V_10 ) ;\r\nif ( V_26 ) {\r\nV_10 [ 1 ] . V_11 = ( V_23 + V_25 ) -\r\n( 1024 * 1024 + V_47 -> V_49 ) ;\r\nV_10 [ 3 ] . V_11 = V_23 + V_25 ;\r\nV_10 [ 4 ] . V_50 =\r\n( V_23 + V_25 ) - V_47 -> V_49 ;\r\nV_10 [ 4 ] . V_11 = V_47 -> V_49 ;\r\nV_10 [ 5 ] . V_50 =\r\nV_10 [ 4 ] . V_50 ;\r\nV_10 [ 5 ] . V_11 =\r\nV_10 [ 4 ] . V_11 ;\r\n} else {\r\nV_29 -= 2 ;\r\n}\r\nV_30 = F_15 ( V_47 , V_10 ,\r\nV_29 ) ;\r\nif ( V_30 )\r\ngoto V_51;\r\n#endif\r\nif ( V_40 ) {\r\nV_30 = F_15 ( V_40 , V_52 ,\r\nV_17 ) ;\r\nif ( V_30 )\r\ngoto V_53;\r\n}\r\n#ifdef F_4\r\nF_16 ( & V_54 ) ;\r\n#endif\r\nreturn V_30 ;\r\nV_53:\r\n#ifdef F_4\r\nF_17 ( V_47 ) ;\r\nV_51:\r\nF_13 ( V_47 ) ;\r\nV_48:\r\nF_8 ( V_7 . V_39 ) ;\r\n#endif\r\nV_46:\r\nF_8 ( V_31 ) ;\r\nF_8 ( V_37 . V_39 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic void T_2 F_18 ( void )\r\n{\r\n#ifdef F_4\r\nF_19 ( & V_54 ) ;\r\n#endif\r\nif ( V_40 ) {\r\nF_17 ( V_40 ) ;\r\nF_13 ( V_40 ) ;\r\n}\r\nif ( V_31 ) {\r\nF_8 ( V_31 ) ;\r\nV_31 = NULL ;\r\n}\r\nif ( V_37 . V_39 ) {\r\nF_8 ( V_37 . V_39 ) ;\r\nV_37 . V_39 = NULL ;\r\n}\r\n#ifdef F_4\r\nif ( V_47 ) {\r\nF_17 ( V_47 ) ;\r\nF_13 ( V_47 ) ;\r\n}\r\nif ( V_7 . V_39 ) {\r\nF_8 ( V_7 . V_39 ) ;\r\nV_7 . V_39 = NULL ;\r\n}\r\n#endif\r\n}
