NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[194,0,3,"Module","Module"],[195,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[196,0,3,"Signals","Signals"],[197,0,6,"aresetn","aresetn"],[198,0,6,"rready","rready"],[199,0,6,"wready","wready"],[200,0,6,"out_v","out_v"],[201,0,6,"out","out"],[202,0,6,"out_packed","out_packed"],[203,0,6,"in_v","in_v"],[204,0,6,"in_mat","in_mat"],[205,0,6,"in","in"],[206,0,6,"mvau_beh","mvau_beh"],[207,0,6,"test_count","test_count"],[208,0,6,"latency","latency"],[209,0,6,"sim_start","sim_start"],[210,0,6,"do_comp","do_comp"],[211,0,3,"Initial blocks","Initial_blocks"],[212,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[213,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[214,0,0,"CLK_GEN","CLK_GEN"],[215,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[216,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[217,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[218,0,2,"CALC_LATENCY","CALC_LATENCY"],[219,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[220,0,1,"Input Ready","Input_Ready"],[221,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[222,0,0,"Counters","Counters"],[223,0,0,"INP_GEN","INP_GEN"]]);