#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14261a4d0 .scope module, "tb_MIPS_Processor" "tb_MIPS_Processor" 2 2;
 .timescale -9 -12;
v0x6000022c0360_0 .var "clk", 0 0;
v0x6000022c03f0_0 .var "reset", 0 0;
S_0x14261b6f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 56, 2 56 0, S_0x14261a4d0;
 .timescale -9 -12;
v0x6000022d6370_0 .var/i "i", 31 0;
S_0x14261b860 .scope function.vec4.s32, "secretCalc" "secretCalc" 2 33, 2 33 0, S_0x14261a4d0;
 .timescale -9 -12;
v0x6000022d6400_0 .var/i "idx", 31 0;
; Variable secretCalc is vec4 return value of scope S_0x14261b860
TD_tb_MIPS_Processor.secretCalc ;
    %load/vec4 v0x6000022d6400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 13, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 21, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 34, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 55, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 89, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to secretCalc (store_vec4_to_lval)
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
S_0x142617b50 .scope module, "uut" "MIPS_Processor_8Stage" 2 7, 3 1 0, S_0x14261a4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x600003bdc000 .functor BUFZ 1, v0x6000022dcd80_0, C4<0>, C4<0>, C4<0>;
L_0x600003bdc700 .functor BUFZ 5, v0x6000022dcea0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x600003bdc930 .functor BUFZ 32, v0x6000022dcc60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000022dcf30_0 .net "EX_ALUControl", 3 0, v0x6000022d6880_0;  1 drivers
v0x6000022dcfc0_0 .net "EX_ALUOp", 1 0, v0x6000022d8750_0;  1 drivers
v0x6000022dd050_0 .net "EX_ALUSrc", 0 0, v0x6000022d8870_0;  1 drivers
v0x6000022dd0e0_0 .net "EX_Branch", 0 0, v0x6000022d8990_0;  1 drivers
v0x6000022dd170_0 .net "EX_Jump", 0 0, v0x6000022d8ab0_0;  1 drivers
v0x6000022dd200_0 .net "EX_MemRead", 0 0, v0x6000022d8bd0_0;  1 drivers
v0x6000022dd290_0 .net "EX_MemToReg", 0 0, v0x6000022d8cf0_0;  1 drivers
v0x6000022dd320_0 .net "EX_MemWrite", 0 0, v0x6000022d8e10_0;  1 drivers
v0x6000022dd3b0_0 .net "EX_RegDst", 0 0, v0x6000022d8f30_0;  1 drivers
v0x6000022dd440_0 .net "EX_RegWrite", 0 0, v0x6000022d9050_0;  1 drivers
v0x6000022dd4d0_0 .net "EX_funct", 5 0, v0x6000022d9200_0;  1 drivers
v0x6000022dd560_0 .net "EX_pc", 31 0, v0x6000022d9320_0;  1 drivers
v0x6000022dd5f0_0 .net "EX_rd", 4 0, v0x6000022d9440_0;  1 drivers
v0x6000022dd680_0 .net "EX_rs", 4 0, v0x6000022d9710_0;  1 drivers
v0x6000022dd710_0 .net "EX_rs_data", 31 0, v0x6000022d95f0_0;  1 drivers
v0x6000022dd7a0_0 .net "EX_rt", 4 0, v0x6000022d9950_0;  1 drivers
v0x6000022dd830_0 .net "EX_rt_data", 31 0, v0x6000022d9830_0;  1 drivers
v0x6000022dd8c0_0 .net "EX_sign_ext_imm", 31 0, v0x6000022d9a70_0;  1 drivers
v0x6000022dd950_0 .net "FW_regwrite", 0 0, v0x6000022dcd80_0;  1 drivers
v0x6000022dd9e0_0 .net "FW_write_data", 31 0, v0x6000022dcc60_0;  1 drivers
v0x6000022dda70_0 .net "FW_write_reg", 4 0, v0x6000022dcea0_0;  1 drivers
v0x6000022ddb00_0 .net "ID_ALUOp", 1 0, v0x6000022d6a30_0;  1 drivers
v0x6000022ddb90_0 .net "ID_ALUSrc", 0 0, v0x6000022d6ac0_0;  1 drivers
v0x6000022ddc20_0 .net "ID_Branch", 0 0, v0x6000022d6b50_0;  1 drivers
v0x6000022ddcb0_0 .net "ID_Jump", 0 0, v0x6000022d6be0_0;  1 drivers
v0x6000022ddd40_0 .net "ID_MemRead", 0 0, v0x6000022d6c70_0;  1 drivers
v0x6000022dddd0_0 .net "ID_MemToReg", 0 0, v0x6000022d6d00_0;  1 drivers
v0x6000022dde60_0 .net "ID_MemWrite", 0 0, v0x6000022d6d90_0;  1 drivers
v0x6000022ddef0_0 .net "ID_RegDst", 0 0, v0x6000022d6e20_0;  1 drivers
v0x6000022ddf80_0 .net "ID_RegWrite", 0 0, v0x6000022d6eb0_0;  1 drivers
v0x6000022de010_0 .net "IF_PR_instruction", 31 0, v0x6000022d9cb0_0;  1 drivers
v0x6000022de0a0_0 .net "IF_PR_pc", 31 0, v0x6000022d9dd0_0;  1 drivers
v0x6000022de130_0 .net "IF_instruction", 31 0, L_0x600003bdcc40;  1 drivers
v0x6000022de1c0_0 .net "IF_pc_plus4", 31 0, L_0x6000021d0960;  1 drivers
v0x6000022de250_0 .net "MEM_WB_RegWrite", 0 0, L_0x600003bdc000;  1 drivers
v0x6000022de2e0_0 .net "MEM_WB_result", 31 0, L_0x600003bdc930;  1 drivers
v0x6000022de370_0 .net "MEM_WB_result_internal", 31 0, L_0x6000021d17c0;  1 drivers
v0x6000022de400_0 .net "MEM_WB_write_reg", 4 0, L_0x600003bdc700;  1 drivers
v0x6000022de490_0 .net "MR_Branch", 0 0, v0x6000022d7a80_0;  1 drivers
v0x6000022de520_0 .net "MR_MemRead", 0 0, v0x6000022d7ba0_0;  1 drivers
v0x6000022de5b0_0 .net "MR_MemToReg", 0 0, v0x6000022d7cc0_0;  1 drivers
v0x6000022de640_0 .net "MR_MemWrite", 0 0, v0x6000022d7de0_0;  1 drivers
v0x6000022de6d0_0 .net "MR_RegWrite", 0 0, v0x6000022d7f00_0;  1 drivers
v0x6000022de760_0 .net "MR_alu_result", 31 0, v0x6000022d8090_0;  1 drivers
v0x6000022de7f0_0 .net "MR_branch_target", 31 0, v0x6000022d81b0_0;  1 drivers
v0x6000022de880_0 .net "MR_rt_data", 31 0, v0x6000022d83f0_0;  1 drivers
v0x6000022de910_0 .net "MR_write_reg", 4 0, v0x6000022d8510_0;  1 drivers
v0x6000022de9a0_0 .net "MR_zero", 0 0, v0x6000022d8630_0;  1 drivers
v0x6000022dea30_0 .net "MW_MemRead", 0 0, v0x6000022da370_0;  1 drivers
v0x6000022deac0_0 .net "MW_MemToReg", 0 0, v0x6000022da490_0;  1 drivers
v0x6000022deb50_0 .net "MW_MemWrite", 0 0, v0x6000022da5b0_0;  1 drivers
v0x6000022debe0_0 .net "MW_RegWrite", 0 0, v0x6000022da6d0_0;  1 drivers
v0x6000022dec70_0 .net "MW_alu_result", 31 0, v0x6000022da7f0_0;  1 drivers
v0x6000022ded00_0 .net "MW_read_data", 31 0, v0x6000022da9a0_0;  1 drivers
v0x6000022ded90_0 .net "MW_rt_data", 31 0, v0x6000022dab50_0;  1 drivers
v0x6000022dee20_0 .net "MW_write_reg", 4 0, v0x6000022dac70_0;  1 drivers
v0x6000022deeb0_0 .var "PC", 31 0;
v0x6000022def40_0 .net "PR_ID_instr", 31 0, v0x6000022db4e0_0;  1 drivers
v0x6000022defd0_0 .net "PR_ID_pc", 31 0, v0x6000022db600_0;  1 drivers
v0x6000022df060_0 .net "PR_ID_rs_data", 31 0, v0x6000022db7b0_0;  1 drivers
v0x6000022df0f0_0 .net "PR_ID_rt_data", 31 0, v0x6000022db8d0_0;  1 drivers
v0x6000022df180_0 .net "WB_MemToReg", 0 0, v0x6000022dad90_0;  1 drivers
v0x6000022df210_0 .net "WB_RegWrite", 0 0, v0x6000022daeb0_0;  1 drivers
v0x6000022df2a0_0 .net "WB_alu_result", 31 0, v0x6000022dafd0_0;  1 drivers
v0x6000022df330_0 .net "WB_read_data", 31 0, v0x6000022db180_0;  1 drivers
v0x6000022df3c0_0 .net "WB_write_reg", 4 0, v0x6000022db330_0;  1 drivers
L_0x138040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000022df450_0 .net/2u *"_ivl_0", 31 0, L_0x138040010;  1 drivers
v0x6000022df4e0_0 .net *"_ivl_21", 0 0, L_0x6000021d1220;  1 drivers
v0x6000022df570_0 .net *"_ivl_22", 15 0, L_0x6000021d12c0;  1 drivers
v0x6000022df600_0 .net *"_ivl_30", 31 0, L_0x6000021d1680;  1 drivers
v0x6000022df690_0 .net *"_ivl_32", 29 0, L_0x6000021d15e0;  1 drivers
L_0x138040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022df720_0 .net *"_ivl_34", 1 0, L_0x138040250;  1 drivers
v0x6000022df7b0_0 .net "alu_operand2", 31 0, L_0x6000021d1400;  1 drivers
v0x6000022df840_0 .net "alu_result", 31 0, v0x6000022d66d0_0;  1 drivers
v0x6000022df8d0_0 .net "alu_zero", 0 0, L_0x6000021d14a0;  1 drivers
v0x6000022df960_0 .net "branch_target", 31 0, L_0x6000021d1720;  1 drivers
v0x6000022df9f0_0 .net "clk", 0 0, v0x6000022c0360_0;  1 drivers
v0x6000022dfa80_0 .net "dummy_read_unused", 31 0, v0x6000022d78d0_0;  1 drivers
v0x6000022dfb10_0 .net "ex_write_reg", 4 0, L_0x6000021d1540;  1 drivers
v0x6000022dfba0_0 .net "id_funct", 5 0, L_0x6000021d10e0;  1 drivers
v0x6000022dfc30_0 .net "id_immediate", 15 0, L_0x6000021d1180;  1 drivers
v0x6000022dfcc0_0 .net "id_rd", 4 0, L_0x6000021d1040;  1 drivers
v0x6000022dfd50_0 .net "id_rs", 4 0, L_0x6000021d0f00;  1 drivers
v0x6000022dfde0_0 .net "id_rt", 4 0, L_0x6000021d0fa0;  1 drivers
v0x6000022dfe70_0 .net "mr_read_data", 31 0, v0x6000022d73c0_0;  1 drivers
v0x6000022dff00_0 .net "opcode", 5 0, L_0x6000021d0e60;  1 drivers
v0x6000022c0000_0 .net "pr_rs", 4 0, L_0x6000021d0140;  1 drivers
v0x6000022c0090_0 .net "pr_rs_data", 31 0, L_0x6000021d0a00;  1 drivers
v0x6000022c0120_0 .net "pr_rt", 4 0, L_0x6000021d0820;  1 drivers
v0x6000022c01b0_0 .net "pr_rt_data", 31 0, L_0x6000021d0dc0;  1 drivers
v0x6000022c0240_0 .net "reset", 0 0, v0x6000022c03f0_0;  1 drivers
v0x6000022c02d0_0 .net "sign_ext_imm", 31 0, L_0x6000021d1360;  1 drivers
L_0x6000021d0960 .arith/sum 32, v0x6000022deeb0_0, L_0x138040010;
L_0x6000021d0140 .part v0x6000022d9cb0_0, 21, 5;
L_0x6000021d0820 .part v0x6000022d9cb0_0, 16, 5;
L_0x6000021d0e60 .part v0x6000022db4e0_0, 26, 6;
L_0x6000021d0f00 .part v0x6000022db4e0_0, 21, 5;
L_0x6000021d0fa0 .part v0x6000022db4e0_0, 16, 5;
L_0x6000021d1040 .part v0x6000022db4e0_0, 11, 5;
L_0x6000021d10e0 .part v0x6000022db4e0_0, 0, 6;
L_0x6000021d1180 .part v0x6000022db4e0_0, 0, 16;
L_0x6000021d1220 .part L_0x6000021d1180, 15, 1;
LS_0x6000021d12c0_0_0 .concat [ 1 1 1 1], L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220;
LS_0x6000021d12c0_0_4 .concat [ 1 1 1 1], L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220;
LS_0x6000021d12c0_0_8 .concat [ 1 1 1 1], L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220;
LS_0x6000021d12c0_0_12 .concat [ 1 1 1 1], L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220, L_0x6000021d1220;
L_0x6000021d12c0 .concat [ 4 4 4 4], LS_0x6000021d12c0_0_0, LS_0x6000021d12c0_0_4, LS_0x6000021d12c0_0_8, LS_0x6000021d12c0_0_12;
L_0x6000021d1360 .concat [ 16 16 0 0], L_0x6000021d1180, L_0x6000021d12c0;
L_0x6000021d1400 .functor MUXZ 32, v0x6000022d9830_0, v0x6000022d9a70_0, v0x6000022d8870_0, C4<>;
L_0x6000021d1540 .functor MUXZ 5, v0x6000022d9950_0, v0x6000022d9440_0, v0x6000022d8f30_0, C4<>;
L_0x6000021d15e0 .part v0x6000022d9a70_0, 0, 30;
L_0x6000021d1680 .concat [ 2 30 0 0], L_0x138040250, L_0x6000021d15e0;
L_0x6000021d1720 .arith/sum 32, v0x6000022d9320_0, L_0x6000021d1680;
L_0x6000021d17c0 .functor MUXZ 32, v0x6000022dafd0_0, v0x6000022db180_0, v0x6000022dad90_0, C4<>;
S_0x142617cc0 .scope module, "alu" "ALU" 3 144, 4 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x6000022d6520_0 .net "A", 31 0, v0x6000022d95f0_0;  alias, 1 drivers
v0x6000022d65b0_0 .net "ALUControl", 3 0, v0x6000022d6880_0;  alias, 1 drivers
v0x6000022d6640_0 .net "B", 31 0, L_0x6000021d1400;  alias, 1 drivers
v0x6000022d66d0_0 .var "Result", 31 0;
v0x6000022d6760_0 .net "Zero", 0 0, L_0x6000021d14a0;  alias, 1 drivers
L_0x138040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022d67f0_0 .net/2u *"_ivl_0", 31 0, L_0x138040208;  1 drivers
E_0x6000005c4140 .event anyedge, v0x6000022d65b0_0, v0x6000022d6520_0, v0x6000022d6640_0;
L_0x6000021d14a0 .cmp/eq 32, v0x6000022d66d0_0, L_0x138040208;
S_0x14261bed0 .scope module, "alu_ctrl" "ALU_Control" 3 136, 5 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x6000022d6880_0 .var "ALUControl", 3 0;
v0x6000022d6910_0 .net "ALUOp", 1 0, v0x6000022d8750_0;  alias, 1 drivers
v0x6000022d69a0_0 .net "funct", 5 0, v0x6000022d9200_0;  alias, 1 drivers
E_0x6000005c41c0 .event anyedge, v0x6000022d6910_0, v0x6000022d69a0_0;
S_0x14261c040 .scope module, "ctrl" "Control_Unit" 3 76, 6 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x6000022d6a30_0 .var "ALUOp", 1 0;
v0x6000022d6ac0_0 .var "ALUSrc", 0 0;
v0x6000022d6b50_0 .var "Branch", 0 0;
v0x6000022d6be0_0 .var "Jump", 0 0;
v0x6000022d6c70_0 .var "MemRead", 0 0;
v0x6000022d6d00_0 .var "MemToReg", 0 0;
v0x6000022d6d90_0 .var "MemWrite", 0 0;
v0x6000022d6e20_0 .var "RegDst", 0 0;
v0x6000022d6eb0_0 .var "RegWrite", 0 0;
v0x6000022d6f40_0 .net "opcode", 5 0, L_0x6000021d0e60;  alias, 1 drivers
E_0x6000005c4200 .event anyedge, v0x6000022d6f40_0;
S_0x14261c1b0 .scope module, "dmem" "Data_Memory" 3 186, 7 2 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x6000022d7060_0 .net "MemRead", 0 0, v0x6000022d7ba0_0;  alias, 1 drivers
L_0x138040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000022d70f0_0 .net "MemWrite", 0 0, L_0x138040298;  1 drivers
v0x6000022d7180_0 .net "addr", 31 0, v0x6000022d8090_0;  alias, 1 drivers
v0x6000022d7210_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022d72a0_0 .var/i "i", 31 0;
v0x6000022d7330 .array "memory", 63 0, 31 0;
v0x6000022d73c0_0 .var "read_data", 31 0;
L_0x1380402e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022d7450_0 .net "write_data", 31 0, L_0x1380402e0;  1 drivers
v0x6000022d7330_0 .array/port v0x6000022d7330, 0;
v0x6000022d7330_1 .array/port v0x6000022d7330, 1;
E_0x6000005c4240/0 .event anyedge, v0x6000022d7060_0, v0x6000022d7180_0, v0x6000022d7330_0, v0x6000022d7330_1;
v0x6000022d7330_2 .array/port v0x6000022d7330, 2;
v0x6000022d7330_3 .array/port v0x6000022d7330, 3;
v0x6000022d7330_4 .array/port v0x6000022d7330, 4;
v0x6000022d7330_5 .array/port v0x6000022d7330, 5;
E_0x6000005c4240/1 .event anyedge, v0x6000022d7330_2, v0x6000022d7330_3, v0x6000022d7330_4, v0x6000022d7330_5;
v0x6000022d7330_6 .array/port v0x6000022d7330, 6;
v0x6000022d7330_7 .array/port v0x6000022d7330, 7;
v0x6000022d7330_8 .array/port v0x6000022d7330, 8;
v0x6000022d7330_9 .array/port v0x6000022d7330, 9;
E_0x6000005c4240/2 .event anyedge, v0x6000022d7330_6, v0x6000022d7330_7, v0x6000022d7330_8, v0x6000022d7330_9;
v0x6000022d7330_10 .array/port v0x6000022d7330, 10;
v0x6000022d7330_11 .array/port v0x6000022d7330, 11;
v0x6000022d7330_12 .array/port v0x6000022d7330, 12;
v0x6000022d7330_13 .array/port v0x6000022d7330, 13;
E_0x6000005c4240/3 .event anyedge, v0x6000022d7330_10, v0x6000022d7330_11, v0x6000022d7330_12, v0x6000022d7330_13;
v0x6000022d7330_14 .array/port v0x6000022d7330, 14;
v0x6000022d7330_15 .array/port v0x6000022d7330, 15;
v0x6000022d7330_16 .array/port v0x6000022d7330, 16;
v0x6000022d7330_17 .array/port v0x6000022d7330, 17;
E_0x6000005c4240/4 .event anyedge, v0x6000022d7330_14, v0x6000022d7330_15, v0x6000022d7330_16, v0x6000022d7330_17;
v0x6000022d7330_18 .array/port v0x6000022d7330, 18;
v0x6000022d7330_19 .array/port v0x6000022d7330, 19;
v0x6000022d7330_20 .array/port v0x6000022d7330, 20;
v0x6000022d7330_21 .array/port v0x6000022d7330, 21;
E_0x6000005c4240/5 .event anyedge, v0x6000022d7330_18, v0x6000022d7330_19, v0x6000022d7330_20, v0x6000022d7330_21;
v0x6000022d7330_22 .array/port v0x6000022d7330, 22;
v0x6000022d7330_23 .array/port v0x6000022d7330, 23;
v0x6000022d7330_24 .array/port v0x6000022d7330, 24;
v0x6000022d7330_25 .array/port v0x6000022d7330, 25;
E_0x6000005c4240/6 .event anyedge, v0x6000022d7330_22, v0x6000022d7330_23, v0x6000022d7330_24, v0x6000022d7330_25;
v0x6000022d7330_26 .array/port v0x6000022d7330, 26;
v0x6000022d7330_27 .array/port v0x6000022d7330, 27;
v0x6000022d7330_28 .array/port v0x6000022d7330, 28;
v0x6000022d7330_29 .array/port v0x6000022d7330, 29;
E_0x6000005c4240/7 .event anyedge, v0x6000022d7330_26, v0x6000022d7330_27, v0x6000022d7330_28, v0x6000022d7330_29;
v0x6000022d7330_30 .array/port v0x6000022d7330, 30;
v0x6000022d7330_31 .array/port v0x6000022d7330, 31;
v0x6000022d7330_32 .array/port v0x6000022d7330, 32;
v0x6000022d7330_33 .array/port v0x6000022d7330, 33;
E_0x6000005c4240/8 .event anyedge, v0x6000022d7330_30, v0x6000022d7330_31, v0x6000022d7330_32, v0x6000022d7330_33;
v0x6000022d7330_34 .array/port v0x6000022d7330, 34;
v0x6000022d7330_35 .array/port v0x6000022d7330, 35;
v0x6000022d7330_36 .array/port v0x6000022d7330, 36;
v0x6000022d7330_37 .array/port v0x6000022d7330, 37;
E_0x6000005c4240/9 .event anyedge, v0x6000022d7330_34, v0x6000022d7330_35, v0x6000022d7330_36, v0x6000022d7330_37;
v0x6000022d7330_38 .array/port v0x6000022d7330, 38;
v0x6000022d7330_39 .array/port v0x6000022d7330, 39;
v0x6000022d7330_40 .array/port v0x6000022d7330, 40;
v0x6000022d7330_41 .array/port v0x6000022d7330, 41;
E_0x6000005c4240/10 .event anyedge, v0x6000022d7330_38, v0x6000022d7330_39, v0x6000022d7330_40, v0x6000022d7330_41;
v0x6000022d7330_42 .array/port v0x6000022d7330, 42;
v0x6000022d7330_43 .array/port v0x6000022d7330, 43;
v0x6000022d7330_44 .array/port v0x6000022d7330, 44;
v0x6000022d7330_45 .array/port v0x6000022d7330, 45;
E_0x6000005c4240/11 .event anyedge, v0x6000022d7330_42, v0x6000022d7330_43, v0x6000022d7330_44, v0x6000022d7330_45;
v0x6000022d7330_46 .array/port v0x6000022d7330, 46;
v0x6000022d7330_47 .array/port v0x6000022d7330, 47;
v0x6000022d7330_48 .array/port v0x6000022d7330, 48;
v0x6000022d7330_49 .array/port v0x6000022d7330, 49;
E_0x6000005c4240/12 .event anyedge, v0x6000022d7330_46, v0x6000022d7330_47, v0x6000022d7330_48, v0x6000022d7330_49;
v0x6000022d7330_50 .array/port v0x6000022d7330, 50;
v0x6000022d7330_51 .array/port v0x6000022d7330, 51;
v0x6000022d7330_52 .array/port v0x6000022d7330, 52;
v0x6000022d7330_53 .array/port v0x6000022d7330, 53;
E_0x6000005c4240/13 .event anyedge, v0x6000022d7330_50, v0x6000022d7330_51, v0x6000022d7330_52, v0x6000022d7330_53;
v0x6000022d7330_54 .array/port v0x6000022d7330, 54;
v0x6000022d7330_55 .array/port v0x6000022d7330, 55;
v0x6000022d7330_56 .array/port v0x6000022d7330, 56;
v0x6000022d7330_57 .array/port v0x6000022d7330, 57;
E_0x6000005c4240/14 .event anyedge, v0x6000022d7330_54, v0x6000022d7330_55, v0x6000022d7330_56, v0x6000022d7330_57;
v0x6000022d7330_58 .array/port v0x6000022d7330, 58;
v0x6000022d7330_59 .array/port v0x6000022d7330, 59;
v0x6000022d7330_60 .array/port v0x6000022d7330, 60;
v0x6000022d7330_61 .array/port v0x6000022d7330, 61;
E_0x6000005c4240/15 .event anyedge, v0x6000022d7330_58, v0x6000022d7330_59, v0x6000022d7330_60, v0x6000022d7330_61;
v0x6000022d7330_62 .array/port v0x6000022d7330, 62;
v0x6000022d7330_63 .array/port v0x6000022d7330, 63;
E_0x6000005c4240/16 .event anyedge, v0x6000022d7330_62, v0x6000022d7330_63;
E_0x6000005c4240 .event/or E_0x6000005c4240/0, E_0x6000005c4240/1, E_0x6000005c4240/2, E_0x6000005c4240/3, E_0x6000005c4240/4, E_0x6000005c4240/5, E_0x6000005c4240/6, E_0x6000005c4240/7, E_0x6000005c4240/8, E_0x6000005c4240/9, E_0x6000005c4240/10, E_0x6000005c4240/11, E_0x6000005c4240/12, E_0x6000005c4240/13, E_0x6000005c4240/14, E_0x6000005c4240/15, E_0x6000005c4240/16;
E_0x6000005c4280 .event posedge, v0x6000022d7210_0;
S_0x14261c320 .scope module, "dmem_write_port" "Data_Memory" 3 221, 7 2 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_0x138040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000022d7570_0 .net "MemRead", 0 0, L_0x138040328;  1 drivers
v0x6000022d7600_0 .net "MemWrite", 0 0, v0x6000022da5b0_0;  alias, 1 drivers
v0x6000022d7690_0 .net "addr", 31 0, v0x6000022da7f0_0;  alias, 1 drivers
v0x6000022d7720_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022d77b0_0 .var/i "i", 31 0;
v0x6000022d7840 .array "memory", 63 0, 31 0;
v0x6000022d78d0_0 .var "read_data", 31 0;
v0x6000022d7960_0 .net "write_data", 31 0, v0x6000022dab50_0;  alias, 1 drivers
v0x6000022d7840_0 .array/port v0x6000022d7840, 0;
v0x6000022d7840_1 .array/port v0x6000022d7840, 1;
E_0x6000005c4340/0 .event anyedge, v0x6000022d7570_0, v0x6000022d7690_0, v0x6000022d7840_0, v0x6000022d7840_1;
v0x6000022d7840_2 .array/port v0x6000022d7840, 2;
v0x6000022d7840_3 .array/port v0x6000022d7840, 3;
v0x6000022d7840_4 .array/port v0x6000022d7840, 4;
v0x6000022d7840_5 .array/port v0x6000022d7840, 5;
E_0x6000005c4340/1 .event anyedge, v0x6000022d7840_2, v0x6000022d7840_3, v0x6000022d7840_4, v0x6000022d7840_5;
v0x6000022d7840_6 .array/port v0x6000022d7840, 6;
v0x6000022d7840_7 .array/port v0x6000022d7840, 7;
v0x6000022d7840_8 .array/port v0x6000022d7840, 8;
v0x6000022d7840_9 .array/port v0x6000022d7840, 9;
E_0x6000005c4340/2 .event anyedge, v0x6000022d7840_6, v0x6000022d7840_7, v0x6000022d7840_8, v0x6000022d7840_9;
v0x6000022d7840_10 .array/port v0x6000022d7840, 10;
v0x6000022d7840_11 .array/port v0x6000022d7840, 11;
v0x6000022d7840_12 .array/port v0x6000022d7840, 12;
v0x6000022d7840_13 .array/port v0x6000022d7840, 13;
E_0x6000005c4340/3 .event anyedge, v0x6000022d7840_10, v0x6000022d7840_11, v0x6000022d7840_12, v0x6000022d7840_13;
v0x6000022d7840_14 .array/port v0x6000022d7840, 14;
v0x6000022d7840_15 .array/port v0x6000022d7840, 15;
v0x6000022d7840_16 .array/port v0x6000022d7840, 16;
v0x6000022d7840_17 .array/port v0x6000022d7840, 17;
E_0x6000005c4340/4 .event anyedge, v0x6000022d7840_14, v0x6000022d7840_15, v0x6000022d7840_16, v0x6000022d7840_17;
v0x6000022d7840_18 .array/port v0x6000022d7840, 18;
v0x6000022d7840_19 .array/port v0x6000022d7840, 19;
v0x6000022d7840_20 .array/port v0x6000022d7840, 20;
v0x6000022d7840_21 .array/port v0x6000022d7840, 21;
E_0x6000005c4340/5 .event anyedge, v0x6000022d7840_18, v0x6000022d7840_19, v0x6000022d7840_20, v0x6000022d7840_21;
v0x6000022d7840_22 .array/port v0x6000022d7840, 22;
v0x6000022d7840_23 .array/port v0x6000022d7840, 23;
v0x6000022d7840_24 .array/port v0x6000022d7840, 24;
v0x6000022d7840_25 .array/port v0x6000022d7840, 25;
E_0x6000005c4340/6 .event anyedge, v0x6000022d7840_22, v0x6000022d7840_23, v0x6000022d7840_24, v0x6000022d7840_25;
v0x6000022d7840_26 .array/port v0x6000022d7840, 26;
v0x6000022d7840_27 .array/port v0x6000022d7840, 27;
v0x6000022d7840_28 .array/port v0x6000022d7840, 28;
v0x6000022d7840_29 .array/port v0x6000022d7840, 29;
E_0x6000005c4340/7 .event anyedge, v0x6000022d7840_26, v0x6000022d7840_27, v0x6000022d7840_28, v0x6000022d7840_29;
v0x6000022d7840_30 .array/port v0x6000022d7840, 30;
v0x6000022d7840_31 .array/port v0x6000022d7840, 31;
v0x6000022d7840_32 .array/port v0x6000022d7840, 32;
v0x6000022d7840_33 .array/port v0x6000022d7840, 33;
E_0x6000005c4340/8 .event anyedge, v0x6000022d7840_30, v0x6000022d7840_31, v0x6000022d7840_32, v0x6000022d7840_33;
v0x6000022d7840_34 .array/port v0x6000022d7840, 34;
v0x6000022d7840_35 .array/port v0x6000022d7840, 35;
v0x6000022d7840_36 .array/port v0x6000022d7840, 36;
v0x6000022d7840_37 .array/port v0x6000022d7840, 37;
E_0x6000005c4340/9 .event anyedge, v0x6000022d7840_34, v0x6000022d7840_35, v0x6000022d7840_36, v0x6000022d7840_37;
v0x6000022d7840_38 .array/port v0x6000022d7840, 38;
v0x6000022d7840_39 .array/port v0x6000022d7840, 39;
v0x6000022d7840_40 .array/port v0x6000022d7840, 40;
v0x6000022d7840_41 .array/port v0x6000022d7840, 41;
E_0x6000005c4340/10 .event anyedge, v0x6000022d7840_38, v0x6000022d7840_39, v0x6000022d7840_40, v0x6000022d7840_41;
v0x6000022d7840_42 .array/port v0x6000022d7840, 42;
v0x6000022d7840_43 .array/port v0x6000022d7840, 43;
v0x6000022d7840_44 .array/port v0x6000022d7840, 44;
v0x6000022d7840_45 .array/port v0x6000022d7840, 45;
E_0x6000005c4340/11 .event anyedge, v0x6000022d7840_42, v0x6000022d7840_43, v0x6000022d7840_44, v0x6000022d7840_45;
v0x6000022d7840_46 .array/port v0x6000022d7840, 46;
v0x6000022d7840_47 .array/port v0x6000022d7840, 47;
v0x6000022d7840_48 .array/port v0x6000022d7840, 48;
v0x6000022d7840_49 .array/port v0x6000022d7840, 49;
E_0x6000005c4340/12 .event anyedge, v0x6000022d7840_46, v0x6000022d7840_47, v0x6000022d7840_48, v0x6000022d7840_49;
v0x6000022d7840_50 .array/port v0x6000022d7840, 50;
v0x6000022d7840_51 .array/port v0x6000022d7840, 51;
v0x6000022d7840_52 .array/port v0x6000022d7840, 52;
v0x6000022d7840_53 .array/port v0x6000022d7840, 53;
E_0x6000005c4340/13 .event anyedge, v0x6000022d7840_50, v0x6000022d7840_51, v0x6000022d7840_52, v0x6000022d7840_53;
v0x6000022d7840_54 .array/port v0x6000022d7840, 54;
v0x6000022d7840_55 .array/port v0x6000022d7840, 55;
v0x6000022d7840_56 .array/port v0x6000022d7840, 56;
v0x6000022d7840_57 .array/port v0x6000022d7840, 57;
E_0x6000005c4340/14 .event anyedge, v0x6000022d7840_54, v0x6000022d7840_55, v0x6000022d7840_56, v0x6000022d7840_57;
v0x6000022d7840_58 .array/port v0x6000022d7840, 58;
v0x6000022d7840_59 .array/port v0x6000022d7840, 59;
v0x6000022d7840_60 .array/port v0x6000022d7840, 60;
v0x6000022d7840_61 .array/port v0x6000022d7840, 61;
E_0x6000005c4340/15 .event anyedge, v0x6000022d7840_58, v0x6000022d7840_59, v0x6000022d7840_60, v0x6000022d7840_61;
v0x6000022d7840_62 .array/port v0x6000022d7840, 62;
v0x6000022d7840_63 .array/port v0x6000022d7840, 63;
E_0x6000005c4340/16 .event anyedge, v0x6000022d7840_62, v0x6000022d7840_63;
E_0x6000005c4340 .event/or E_0x6000005c4340/0, E_0x6000005c4340/1, E_0x6000005c4340/2, E_0x6000005c4340/3, E_0x6000005c4340/4, E_0x6000005c4340/5, E_0x6000005c4340/6, E_0x6000005c4340/7, E_0x6000005c4340/8, E_0x6000005c4340/9, E_0x6000005c4340/10, E_0x6000005c4340/11, E_0x6000005c4340/12, E_0x6000005c4340/13, E_0x6000005c4340/14, E_0x6000005c4340/15, E_0x6000005c4340/16;
S_0x14261c850 .scope module, "ex_mr_reg" "EX_MR" 3 159, 8 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg_in";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /INPUT 1 "MemRead_in";
    .port_info 5 /INPUT 1 "MemWrite_in";
    .port_info 6 /INPUT 1 "Branch_in";
    .port_info 7 /INPUT 32 "branch_target_in";
    .port_info 8 /INPUT 1 "zero_in";
    .port_info 9 /INPUT 32 "alu_result_in";
    .port_info 10 /INPUT 32 "rt_data_in";
    .port_info 11 /INPUT 5 "write_reg_in";
    .port_info 12 /OUTPUT 1 "MemToReg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemRead_out";
    .port_info 15 /OUTPUT 1 "MemWrite_out";
    .port_info 16 /OUTPUT 1 "Branch_out";
    .port_info 17 /OUTPUT 32 "branch_target_out";
    .port_info 18 /OUTPUT 1 "zero_out";
    .port_info 19 /OUTPUT 32 "alu_result_out";
    .port_info 20 /OUTPUT 32 "rt_data_out";
    .port_info 21 /OUTPUT 5 "write_reg_out";
v0x6000022d79f0_0 .net "Branch_in", 0 0, v0x6000022d8990_0;  alias, 1 drivers
v0x6000022d7a80_0 .var "Branch_out", 0 0;
v0x6000022d7b10_0 .net "MemRead_in", 0 0, v0x6000022d8bd0_0;  alias, 1 drivers
v0x6000022d7ba0_0 .var "MemRead_out", 0 0;
v0x6000022d7c30_0 .net "MemToReg_in", 0 0, v0x6000022d8cf0_0;  alias, 1 drivers
v0x6000022d7cc0_0 .var "MemToReg_out", 0 0;
v0x6000022d7d50_0 .net "MemWrite_in", 0 0, v0x6000022d8e10_0;  alias, 1 drivers
v0x6000022d7de0_0 .var "MemWrite_out", 0 0;
v0x6000022d7e70_0 .net "RegWrite_in", 0 0, v0x6000022d9050_0;  alias, 1 drivers
v0x6000022d7f00_0 .var "RegWrite_out", 0 0;
v0x6000022d8000_0 .net "alu_result_in", 31 0, v0x6000022d66d0_0;  alias, 1 drivers
v0x6000022d8090_0 .var "alu_result_out", 31 0;
v0x6000022d8120_0 .net "branch_target_in", 31 0, L_0x6000021d1720;  alias, 1 drivers
v0x6000022d81b0_0 .var "branch_target_out", 31 0;
v0x6000022d8240_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022d82d0_0 .net "reset", 0 0, v0x6000022c03f0_0;  alias, 1 drivers
v0x6000022d8360_0 .net "rt_data_in", 31 0, v0x6000022d9830_0;  alias, 1 drivers
v0x6000022d83f0_0 .var "rt_data_out", 31 0;
v0x6000022d8480_0 .net "write_reg_in", 4 0, L_0x6000021d1540;  alias, 1 drivers
v0x6000022d8510_0 .var "write_reg_out", 4 0;
v0x6000022d85a0_0 .net "zero_in", 0 0, L_0x6000021d14a0;  alias, 1 drivers
v0x6000022d8630_0 .var "zero_out", 0 0;
S_0x14261cbd0 .scope module, "id_ex_reg" "ID_EX" 3 95, 9 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst_in";
    .port_info 3 /INPUT 1 "ALUSrc_in";
    .port_info 4 /INPUT 1 "MemToReg_in";
    .port_info 5 /INPUT 1 "RegWrite_in";
    .port_info 6 /INPUT 1 "MemRead_in";
    .port_info 7 /INPUT 1 "MemWrite_in";
    .port_info 8 /INPUT 1 "Branch_in";
    .port_info 9 /INPUT 1 "Jump_in";
    .port_info 10 /INPUT 2 "ALUOp_in";
    .port_info 11 /INPUT 32 "pc_in";
    .port_info 12 /INPUT 32 "rs_data_in";
    .port_info 13 /INPUT 32 "rt_data_in";
    .port_info 14 /INPUT 32 "sign_ext_imm_in";
    .port_info 15 /INPUT 5 "rs_in";
    .port_info 16 /INPUT 5 "rt_in";
    .port_info 17 /INPUT 5 "rd_in";
    .port_info 18 /INPUT 6 "funct_in";
    .port_info 19 /OUTPUT 1 "RegDst_out";
    .port_info 20 /OUTPUT 1 "ALUSrc_out";
    .port_info 21 /OUTPUT 1 "MemToReg_out";
    .port_info 22 /OUTPUT 1 "RegWrite_out";
    .port_info 23 /OUTPUT 1 "MemRead_out";
    .port_info 24 /OUTPUT 1 "MemWrite_out";
    .port_info 25 /OUTPUT 1 "Branch_out";
    .port_info 26 /OUTPUT 1 "Jump_out";
    .port_info 27 /OUTPUT 2 "ALUOp_out";
    .port_info 28 /OUTPUT 32 "pc_out";
    .port_info 29 /OUTPUT 32 "rs_data_out";
    .port_info 30 /OUTPUT 32 "rt_data_out";
    .port_info 31 /OUTPUT 32 "sign_ext_imm_out";
    .port_info 32 /OUTPUT 5 "rs_out";
    .port_info 33 /OUTPUT 5 "rt_out";
    .port_info 34 /OUTPUT 5 "rd_out";
    .port_info 35 /OUTPUT 6 "funct_out";
v0x6000022d86c0_0 .net "ALUOp_in", 1 0, v0x6000022d6a30_0;  alias, 1 drivers
v0x6000022d8750_0 .var "ALUOp_out", 1 0;
v0x6000022d87e0_0 .net "ALUSrc_in", 0 0, v0x6000022d6ac0_0;  alias, 1 drivers
v0x6000022d8870_0 .var "ALUSrc_out", 0 0;
v0x6000022d8900_0 .net "Branch_in", 0 0, v0x6000022d6b50_0;  alias, 1 drivers
v0x6000022d8990_0 .var "Branch_out", 0 0;
v0x6000022d8a20_0 .net "Jump_in", 0 0, v0x6000022d6be0_0;  alias, 1 drivers
v0x6000022d8ab0_0 .var "Jump_out", 0 0;
v0x6000022d8b40_0 .net "MemRead_in", 0 0, v0x6000022d6c70_0;  alias, 1 drivers
v0x6000022d8bd0_0 .var "MemRead_out", 0 0;
v0x6000022d8c60_0 .net "MemToReg_in", 0 0, v0x6000022d6d00_0;  alias, 1 drivers
v0x6000022d8cf0_0 .var "MemToReg_out", 0 0;
v0x6000022d8d80_0 .net "MemWrite_in", 0 0, v0x6000022d6d90_0;  alias, 1 drivers
v0x6000022d8e10_0 .var "MemWrite_out", 0 0;
v0x6000022d8ea0_0 .net "RegDst_in", 0 0, v0x6000022d6e20_0;  alias, 1 drivers
v0x6000022d8f30_0 .var "RegDst_out", 0 0;
v0x6000022d8fc0_0 .net "RegWrite_in", 0 0, v0x6000022d6eb0_0;  alias, 1 drivers
v0x6000022d9050_0 .var "RegWrite_out", 0 0;
v0x6000022d90e0_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022d9170_0 .net "funct_in", 5 0, L_0x6000021d10e0;  alias, 1 drivers
v0x6000022d9200_0 .var "funct_out", 5 0;
v0x6000022d9290_0 .net "pc_in", 31 0, v0x6000022db600_0;  alias, 1 drivers
v0x6000022d9320_0 .var "pc_out", 31 0;
v0x6000022d93b0_0 .net "rd_in", 4 0, L_0x6000021d1040;  alias, 1 drivers
v0x6000022d9440_0 .var "rd_out", 4 0;
v0x6000022d94d0_0 .net "reset", 0 0, v0x6000022c03f0_0;  alias, 1 drivers
v0x6000022d9560_0 .net "rs_data_in", 31 0, v0x6000022db7b0_0;  alias, 1 drivers
v0x6000022d95f0_0 .var "rs_data_out", 31 0;
v0x6000022d9680_0 .net "rs_in", 4 0, L_0x6000021d0f00;  alias, 1 drivers
v0x6000022d9710_0 .var "rs_out", 4 0;
v0x6000022d97a0_0 .net "rt_data_in", 31 0, v0x6000022db8d0_0;  alias, 1 drivers
v0x6000022d9830_0 .var "rt_data_out", 31 0;
v0x6000022d98c0_0 .net "rt_in", 4 0, L_0x6000021d0fa0;  alias, 1 drivers
v0x6000022d9950_0 .var "rt_out", 4 0;
v0x6000022d99e0_0 .net "sign_ext_imm_in", 31 0, L_0x6000021d1360;  alias, 1 drivers
v0x6000022d9a70_0 .var "sign_ext_imm_out", 31 0;
S_0x14261d3c0 .scope module, "if_pr_reg" "IF_PR" 3 24, 10 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v0x6000022d9b90_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022d9c20_0 .net "instr_in", 31 0, L_0x600003bdcc40;  alias, 1 drivers
v0x6000022d9cb0_0 .var "instr_out", 31 0;
v0x6000022d9d40_0 .net "pc_in", 31 0, L_0x6000021d0960;  alias, 1 drivers
v0x6000022d9dd0_0 .var "pc_out", 31 0;
v0x6000022d9e60_0 .net "reset", 0 0, v0x6000022c03f0_0;  alias, 1 drivers
S_0x14261d530 .scope module, "imem" "Instruction_Memory" 3 10, 11 1 0, S_0x142617b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x600003bdcc40 .functor BUFZ 32, L_0x6000021d08c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000022d9ef0_0 .net *"_ivl_0", 31 0, L_0x6000021d08c0;  1 drivers
v0x6000022d9f80_0 .net *"_ivl_3", 29 0, L_0x6000021d00a0;  1 drivers
v0x6000022da010_0 .net "addr", 31 0, v0x6000022deeb0_0;  1 drivers
v0x6000022da0a0_0 .var/i "i", 31 0;
v0x6000022da130_0 .net "instruction", 31 0, L_0x600003bdcc40;  alias, 1 drivers
v0x6000022da1c0 .array "memory", 63 0, 31 0;
L_0x6000021d08c0 .array/port v0x6000022da1c0, L_0x6000021d00a0;
L_0x6000021d00a0 .part v0x6000022deeb0_0, 2, 30;
S_0x14261d6a0 .scope module, "mr_mw_reg" "MR_MW" 3 198, 12 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg_in";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /INPUT 1 "MemRead_in";
    .port_info 5 /INPUT 1 "MemWrite_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 32 "read_data_in";
    .port_info 8 /INPUT 32 "rt_data_in";
    .port_info 9 /INPUT 5 "write_reg_in";
    .port_info 10 /OUTPUT 1 "MemToReg_out";
    .port_info 11 /OUTPUT 1 "RegWrite_out";
    .port_info 12 /OUTPUT 1 "MemRead_out";
    .port_info 13 /OUTPUT 1 "MemWrite_out";
    .port_info 14 /OUTPUT 32 "alu_result_out";
    .port_info 15 /OUTPUT 32 "read_data_out";
    .port_info 16 /OUTPUT 32 "rt_data_out";
    .port_info 17 /OUTPUT 5 "write_reg_out";
v0x6000022da2e0_0 .net "MemRead_in", 0 0, v0x6000022d7ba0_0;  alias, 1 drivers
v0x6000022da370_0 .var "MemRead_out", 0 0;
v0x6000022da400_0 .net "MemToReg_in", 0 0, v0x6000022d7cc0_0;  alias, 1 drivers
v0x6000022da490_0 .var "MemToReg_out", 0 0;
v0x6000022da520_0 .net "MemWrite_in", 0 0, v0x6000022d7de0_0;  alias, 1 drivers
v0x6000022da5b0_0 .var "MemWrite_out", 0 0;
v0x6000022da640_0 .net "RegWrite_in", 0 0, v0x6000022d7f00_0;  alias, 1 drivers
v0x6000022da6d0_0 .var "RegWrite_out", 0 0;
v0x6000022da760_0 .net "alu_result_in", 31 0, v0x6000022d8090_0;  alias, 1 drivers
v0x6000022da7f0_0 .var "alu_result_out", 31 0;
v0x6000022da880_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022da910_0 .net "read_data_in", 31 0, v0x6000022d73c0_0;  alias, 1 drivers
v0x6000022da9a0_0 .var "read_data_out", 31 0;
v0x6000022daa30_0 .net "reset", 0 0, v0x6000022c03f0_0;  alias, 1 drivers
v0x6000022daac0_0 .net "rt_data_in", 31 0, v0x6000022d83f0_0;  alias, 1 drivers
v0x6000022dab50_0 .var "rt_data_out", 31 0;
v0x6000022dabe0_0 .net "write_reg_in", 4 0, v0x6000022d8510_0;  alias, 1 drivers
v0x6000022dac70_0 .var "write_reg_out", 4 0;
S_0x14261d9c0 .scope module, "mw_wb_reg" "MW_WB" 3 233, 13 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg_in";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "read_data_in";
    .port_info 6 /INPUT 5 "write_reg_in";
    .port_info 7 /OUTPUT 1 "MemToReg_out";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /OUTPUT 32 "alu_result_out";
    .port_info 10 /OUTPUT 32 "read_data_out";
    .port_info 11 /OUTPUT 5 "write_reg_out";
v0x6000022da250_0 .net "MemToReg_in", 0 0, v0x6000022da490_0;  alias, 1 drivers
v0x6000022dad90_0 .var "MemToReg_out", 0 0;
v0x6000022dae20_0 .net "RegWrite_in", 0 0, v0x6000022da6d0_0;  alias, 1 drivers
v0x6000022daeb0_0 .var "RegWrite_out", 0 0;
v0x6000022daf40_0 .net "alu_result_in", 31 0, v0x6000022da7f0_0;  alias, 1 drivers
v0x6000022dafd0_0 .var "alu_result_out", 31 0;
v0x6000022db060_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022db0f0_0 .net "read_data_in", 31 0, v0x6000022da9a0_0;  alias, 1 drivers
v0x6000022db180_0 .var "read_data_out", 31 0;
v0x6000022db210_0 .net "reset", 0 0, v0x6000022c03f0_0;  alias, 1 drivers
v0x6000022db2a0_0 .net "write_reg_in", 4 0, v0x6000022dac70_0;  alias, 1 drivers
v0x6000022db330_0 .var "write_reg_out", 4 0;
S_0x14261db30 .scope module, "pr_id_reg" "PR_ID" 3 50, 14 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "rs_data_in";
    .port_info 3 /INPUT 32 "rt_data_in";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "rs_data_out";
    .port_info 7 /OUTPUT 32 "rt_data_out";
    .port_info 8 /OUTPUT 32 "instr_out";
    .port_info 9 /OUTPUT 32 "pc_out";
v0x6000022db3c0_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022db450_0 .net "instr_in", 31 0, v0x6000022d9cb0_0;  alias, 1 drivers
v0x6000022db4e0_0 .var "instr_out", 31 0;
v0x6000022db570_0 .net "pc_in", 31 0, v0x6000022d9dd0_0;  alias, 1 drivers
v0x6000022db600_0 .var "pc_out", 31 0;
v0x6000022db690_0 .net "reset", 0 0, v0x6000022c03f0_0;  alias, 1 drivers
v0x6000022db720_0 .net "rs_data_in", 31 0, L_0x6000021d0a00;  alias, 1 drivers
v0x6000022db7b0_0 .var "rs_data_out", 31 0;
v0x6000022db840_0 .net "rt_data_in", 31 0, L_0x6000021d0dc0;  alias, 1 drivers
v0x6000022db8d0_0 .var "rt_data_out", 31 0;
S_0x14261dca0 .scope module, "rf" "Register_File" 3 38, 15 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x600003bdc4d0 .functor AND 1, L_0x600003bdc000, L_0x6000021d0640, C4<1>, C4<1>;
L_0x600003bdc540 .functor AND 1, L_0x600003bdc4d0, L_0x6000021d0280, C4<1>, C4<1>;
L_0x600003bdcbd0 .functor AND 1, L_0x600003bdc000, L_0x6000021d0aa0, C4<1>, C4<1>;
L_0x600003bdca80 .functor AND 1, L_0x600003bdcbd0, L_0x6000021d0be0, C4<1>, C4<1>;
v0x6000022db960_0 .net "RegWrite", 0 0, L_0x600003bdc000;  alias, 1 drivers
v0x6000022db9f0_0 .net *"_ivl_0", 0 0, L_0x6000021d0640;  1 drivers
v0x6000022dba80_0 .net *"_ivl_10", 0 0, L_0x6000021d0280;  1 drivers
v0x6000022dbb10_0 .net *"_ivl_13", 0 0, L_0x600003bdc540;  1 drivers
v0x6000022dbba0_0 .net *"_ivl_14", 31 0, L_0x6000021d0460;  1 drivers
v0x6000022dbc30_0 .net *"_ivl_16", 6 0, L_0x6000021d06e0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022dbcc0_0 .net *"_ivl_19", 1 0, L_0x1380400e8;  1 drivers
v0x6000022dbd50_0 .net *"_ivl_22", 0 0, L_0x6000021d0aa0;  1 drivers
v0x6000022dbde0_0 .net *"_ivl_25", 0 0, L_0x600003bdcbd0;  1 drivers
v0x6000022dbe70_0 .net *"_ivl_26", 31 0, L_0x6000021d0b40;  1 drivers
L_0x138040130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022dbf00_0 .net *"_ivl_29", 26 0, L_0x138040130;  1 drivers
v0x6000022dc000_0 .net *"_ivl_3", 0 0, L_0x600003bdc4d0;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022dc090_0 .net/2u *"_ivl_30", 31 0, L_0x138040178;  1 drivers
v0x6000022dc120_0 .net *"_ivl_32", 0 0, L_0x6000021d0be0;  1 drivers
v0x6000022dc1b0_0 .net *"_ivl_35", 0 0, L_0x600003bdca80;  1 drivers
v0x6000022dc240_0 .net *"_ivl_36", 31 0, L_0x6000021d0c80;  1 drivers
v0x6000022dc2d0_0 .net *"_ivl_38", 6 0, L_0x6000021d0d20;  1 drivers
v0x6000022dc360_0 .net *"_ivl_4", 31 0, L_0x6000021d0000;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022dc3f0_0 .net *"_ivl_41", 1 0, L_0x1380401c0;  1 drivers
L_0x138040058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022dc480_0 .net *"_ivl_7", 26 0, L_0x138040058;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022dc510_0 .net/2u *"_ivl_8", 31 0, L_0x1380400a0;  1 drivers
v0x6000022dc5a0_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022dc630_0 .var/i "i", 31 0;
v0x6000022dc6c0_0 .net "read_data1", 31 0, L_0x6000021d0a00;  alias, 1 drivers
v0x6000022dc750_0 .net "read_data2", 31 0, L_0x6000021d0dc0;  alias, 1 drivers
v0x6000022dc7e0_0 .net "read_reg1", 4 0, L_0x6000021d0140;  alias, 1 drivers
v0x6000022dc870_0 .net "read_reg2", 4 0, L_0x6000021d0820;  alias, 1 drivers
v0x6000022dc900 .array "registers", 0 31, 31 0;
v0x6000022dc990_0 .net "write_data", 31 0, L_0x600003bdc930;  alias, 1 drivers
v0x6000022dca20_0 .net "write_reg", 4 0, L_0x600003bdc700;  alias, 1 drivers
L_0x6000021d0640 .cmp/eq 5, L_0x600003bdc700, L_0x6000021d0140;
L_0x6000021d0000 .concat [ 5 27 0 0], L_0x600003bdc700, L_0x138040058;
L_0x6000021d0280 .cmp/ne 32, L_0x6000021d0000, L_0x1380400a0;
L_0x6000021d0460 .array/port v0x6000022dc900, L_0x6000021d06e0;
L_0x6000021d06e0 .concat [ 5 2 0 0], L_0x6000021d0140, L_0x1380400e8;
L_0x6000021d0a00 .functor MUXZ 32, L_0x6000021d0460, L_0x600003bdc930, L_0x600003bdc540, C4<>;
L_0x6000021d0aa0 .cmp/eq 5, L_0x600003bdc700, L_0x6000021d0820;
L_0x6000021d0b40 .concat [ 5 27 0 0], L_0x600003bdc700, L_0x138040130;
L_0x6000021d0be0 .cmp/ne 32, L_0x6000021d0b40, L_0x138040178;
L_0x6000021d0c80 .array/port v0x6000022dc900, L_0x6000021d0d20;
L_0x6000021d0d20 .concat [ 5 2 0 0], L_0x6000021d0820, L_0x1380401c0;
L_0x6000021d0dc0 .functor MUXZ 32, L_0x6000021d0c80, L_0x600003bdc930, L_0x600003bdca80, C4<>;
S_0x14261de10 .scope module, "wb_fw_reg" "WB_FW" 3 255, 16 1 0, S_0x142617b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_reg_in";
    .port_info 3 /INPUT 32 "wb_data_in";
    .port_info 4 /INPUT 1 "wb_regwrite_in";
    .port_info 5 /OUTPUT 5 "write_reg_out";
    .port_info 6 /OUTPUT 32 "wb_data_out";
    .port_info 7 /OUTPUT 1 "wb_regwrite_out";
v0x6000022dcab0_0 .net "clk", 0 0, v0x6000022c0360_0;  alias, 1 drivers
v0x6000022dcb40_0 .net "reset", 0 0, v0x6000022c03f0_0;  alias, 1 drivers
v0x6000022dcbd0_0 .net "wb_data_in", 31 0, L_0x6000021d17c0;  alias, 1 drivers
v0x6000022dcc60_0 .var "wb_data_out", 31 0;
v0x6000022dccf0_0 .net "wb_regwrite_in", 0 0, v0x6000022daeb0_0;  alias, 1 drivers
v0x6000022dcd80_0 .var "wb_regwrite_out", 0 0;
v0x6000022dce10_0 .net "write_reg_in", 4 0, v0x6000022db330_0;  alias, 1 drivers
v0x6000022dcea0_0 .var "write_reg_out", 4 0;
    .scope S_0x14261d530;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022da0a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x6000022da0a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000022da0a0_0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %load/vec4 v0x6000022da0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022da0a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 2348941316, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 8224, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 537198600, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 2896363520, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 4196384, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 6295584, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 547684356, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 537329674, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 277282821, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 134217738, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x6000022da0a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x6000022da0a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000022da0a0_0;
    %store/vec4a v0x6000022da1c0, 4, 0;
    %load/vec4 v0x6000022da0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022da0a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .thread T_1;
    .scope S_0x14261d3c0;
T_2 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022d9e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d9dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d9cb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000022d9d40_0;
    %assign/vec4 v0x6000022d9dd0_0, 0;
    %load/vec4 v0x6000022d9c20_0;
    %assign/vec4 v0x6000022d9cb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14261dca0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022dc630_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x6000022dc630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000022dc630_0;
    %store/vec4a v0x6000022dc900, 4, 0;
    %load/vec4 v0x6000022dc630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022dc630_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x14261dca0;
T_4 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022db960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x6000022dca20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000022dc990_0;
    %load/vec4 v0x6000022dca20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022dc900, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14261db30;
T_5 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022db690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022db7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022db8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022db4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022db600_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000022db720_0;
    %assign/vec4 v0x6000022db7b0_0, 0;
    %load/vec4 v0x6000022db840_0;
    %assign/vec4 v0x6000022db8d0_0, 0;
    %load/vec4 v0x6000022db450_0;
    %assign/vec4 v0x6000022db4e0_0, 0;
    %load/vec4 v0x6000022db570_0;
    %assign/vec4 v0x6000022db600_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14261c040;
T_6 ;
    %wait E_0x6000005c4200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022d6be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000022d6a30_0, 0, 2;
    %load/vec4 v0x6000022d6f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6eb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000022d6a30_0, 0, 2;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6c70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000022d6a30_0, 0, 2;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000022d6a30_0, 0, 2;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6b50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000022d6a30_0, 0, 2;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6eb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000022d6a30_0, 0, 2;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022d6be0_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14261cbd0;
T_7 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022d94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022d8750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d9320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d95f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d9830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d9a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022d9710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022d9950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022d9440_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000022d9200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000022d8ea0_0;
    %assign/vec4 v0x6000022d8f30_0, 0;
    %load/vec4 v0x6000022d87e0_0;
    %assign/vec4 v0x6000022d8870_0, 0;
    %load/vec4 v0x6000022d8c60_0;
    %assign/vec4 v0x6000022d8cf0_0, 0;
    %load/vec4 v0x6000022d8fc0_0;
    %assign/vec4 v0x6000022d9050_0, 0;
    %load/vec4 v0x6000022d8b40_0;
    %assign/vec4 v0x6000022d8bd0_0, 0;
    %load/vec4 v0x6000022d8d80_0;
    %assign/vec4 v0x6000022d8e10_0, 0;
    %load/vec4 v0x6000022d8900_0;
    %assign/vec4 v0x6000022d8990_0, 0;
    %load/vec4 v0x6000022d8a20_0;
    %assign/vec4 v0x6000022d8ab0_0, 0;
    %load/vec4 v0x6000022d86c0_0;
    %assign/vec4 v0x6000022d8750_0, 0;
    %load/vec4 v0x6000022d9290_0;
    %assign/vec4 v0x6000022d9320_0, 0;
    %load/vec4 v0x6000022d9560_0;
    %assign/vec4 v0x6000022d95f0_0, 0;
    %load/vec4 v0x6000022d97a0_0;
    %assign/vec4 v0x6000022d9830_0, 0;
    %load/vec4 v0x6000022d99e0_0;
    %assign/vec4 v0x6000022d9a70_0, 0;
    %load/vec4 v0x6000022d9680_0;
    %assign/vec4 v0x6000022d9710_0, 0;
    %load/vec4 v0x6000022d98c0_0;
    %assign/vec4 v0x6000022d9950_0, 0;
    %load/vec4 v0x6000022d93b0_0;
    %assign/vec4 v0x6000022d9440_0, 0;
    %load/vec4 v0x6000022d9170_0;
    %assign/vec4 v0x6000022d9200_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14261bed0;
T_8 ;
    %wait E_0x6000005c41c0;
    %load/vec4 v0x6000022d6910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x6000022d69a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000022d6880_0, 0, 4;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142617cc0;
T_9 ;
    %wait E_0x6000005c4140;
    %load/vec4 v0x6000022d65b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022d66d0_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x6000022d6520_0;
    %load/vec4 v0x6000022d6640_0;
    %add;
    %store/vec4 v0x6000022d66d0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x6000022d6520_0;
    %load/vec4 v0x6000022d6640_0;
    %sub;
    %store/vec4 v0x6000022d66d0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x6000022d6520_0;
    %load/vec4 v0x6000022d6640_0;
    %and;
    %store/vec4 v0x6000022d66d0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x6000022d6520_0;
    %load/vec4 v0x6000022d6640_0;
    %or;
    %store/vec4 v0x6000022d66d0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14261c850;
T_10 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022d82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d7ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d7a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d81b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022d8630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d8090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022d83f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022d8510_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000022d7c30_0;
    %assign/vec4 v0x6000022d7cc0_0, 0;
    %load/vec4 v0x6000022d7e70_0;
    %assign/vec4 v0x6000022d7f00_0, 0;
    %load/vec4 v0x6000022d7b10_0;
    %assign/vec4 v0x6000022d7ba0_0, 0;
    %load/vec4 v0x6000022d7d50_0;
    %assign/vec4 v0x6000022d7de0_0, 0;
    %load/vec4 v0x6000022d79f0_0;
    %assign/vec4 v0x6000022d7a80_0, 0;
    %load/vec4 v0x6000022d8120_0;
    %assign/vec4 v0x6000022d81b0_0, 0;
    %load/vec4 v0x6000022d85a0_0;
    %assign/vec4 v0x6000022d8630_0, 0;
    %load/vec4 v0x6000022d8000_0;
    %assign/vec4 v0x6000022d8090_0, 0;
    %load/vec4 v0x6000022d8360_0;
    %assign/vec4 v0x6000022d83f0_0, 0;
    %load/vec4 v0x6000022d8480_0;
    %assign/vec4 v0x6000022d8510_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14261c1b0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022d7330, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022d7330, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000022d72a0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x6000022d72a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000022d72a0_0;
    %store/vec4a v0x6000022d7330, 4, 0;
    %load/vec4 v0x6000022d72a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022d72a0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x14261c1b0;
T_12 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022d70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x6000022d7450_0;
    %load/vec4 v0x6000022d7180_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022d7330, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14261c1b0;
T_13 ;
    %wait E_0x6000005c4240;
    %load/vec4 v0x6000022d7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x6000022d7180_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x6000022d7330, 4;
    %store/vec4 v0x6000022d73c0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022d73c0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x14261d6a0;
T_14 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022daa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022da490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022da6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022da370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022da5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022da7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022da9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022dab50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022dac70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000022da400_0;
    %assign/vec4 v0x6000022da490_0, 0;
    %load/vec4 v0x6000022da640_0;
    %assign/vec4 v0x6000022da6d0_0, 0;
    %load/vec4 v0x6000022da2e0_0;
    %assign/vec4 v0x6000022da370_0, 0;
    %load/vec4 v0x6000022da520_0;
    %assign/vec4 v0x6000022da5b0_0, 0;
    %load/vec4 v0x6000022da760_0;
    %assign/vec4 v0x6000022da7f0_0, 0;
    %load/vec4 v0x6000022da910_0;
    %assign/vec4 v0x6000022da9a0_0, 0;
    %load/vec4 v0x6000022daac0_0;
    %assign/vec4 v0x6000022dab50_0, 0;
    %load/vec4 v0x6000022dabe0_0;
    %assign/vec4 v0x6000022dac70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14261c320;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022d7840, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022d7840, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000022d77b0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x6000022d77b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000022d77b0_0;
    %store/vec4a v0x6000022d7840, 4, 0;
    %load/vec4 v0x6000022d77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022d77b0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x14261c320;
T_16 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x6000022d7960_0;
    %load/vec4 v0x6000022d7690_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022d7840, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14261c320;
T_17 ;
    %wait E_0x6000005c4340;
    %load/vec4 v0x6000022d7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x6000022d7690_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x6000022d7840, 4;
    %store/vec4 v0x6000022d78d0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022d78d0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x14261d9c0;
T_18 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022db210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022dad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022daeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022dafd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022db180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022db330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000022da250_0;
    %assign/vec4 v0x6000022dad90_0, 0;
    %load/vec4 v0x6000022dae20_0;
    %assign/vec4 v0x6000022daeb0_0, 0;
    %load/vec4 v0x6000022daf40_0;
    %assign/vec4 v0x6000022dafd0_0, 0;
    %load/vec4 v0x6000022db0f0_0;
    %assign/vec4 v0x6000022db180_0, 0;
    %load/vec4 v0x6000022db2a0_0;
    %assign/vec4 v0x6000022db330_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14261de10;
T_19 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022dcb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022dcea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022dcc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022dcd80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000022dce10_0;
    %assign/vec4 v0x6000022dcea0_0, 0;
    %load/vec4 v0x6000022dcbd0_0;
    %assign/vec4 v0x6000022dcc60_0, 0;
    %load/vec4 v0x6000022dccf0_0;
    %assign/vec4 v0x6000022dcd80_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x142617b50;
T_20 ;
    %wait E_0x6000005c4280;
    %load/vec4 v0x6000022c0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022deeb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000022de1c0_0;
    %assign/vec4 v0x6000022deeb0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14261a4d0;
T_21 ;
    %vpi_call 2 14 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14261a4d0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x14261a4d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022c0360_0, 0, 1;
T_22.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000022c0360_0;
    %inv;
    %store/vec4 v0x6000022c0360_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x14261a4d0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022c03f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022c03f0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x14261a4d0;
T_24 ;
    %delay 2000000, 0;
    %vpi_call 2 55 "$display", "Computed Fibonacci Terms (next 10 terms):" {0 0 0};
    %fork t_1, S_0x14261b6f0;
    %jmp t_0;
    .scope S_0x14261b6f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022d6370_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x6000022d6370_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v0x6000022d6370_0;
    %addi 3, 0, 32;
    %load/vec4 v0x6000022d6370_0;
    %store/vec4 v0x6000022d6400_0, 0, 32;
    %callf/vec4 TD_tb_MIPS_Processor.secretCalc, S_0x14261b860;
    %vpi_call 2 58 "$display", "Term %0d: %0d", S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x6000022d6370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022d6370_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .scope S_0x14261a4d0;
t_0 %join;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb_MIPS_Processor.v";
    "MIPS_Processor_8Stage.v";
    "ALU.v";
    "ALU_Control.v";
    "Control_Unit.v";
    "Data_Memory.v";
    "EX_MR.v";
    "ID_EX.v";
    "IF_PR.v";
    "Instruction_Memory.v";
    "MR_MW.v";
    "MW_WB.v";
    "PR_ID.v";
    "Register_File.v";
    "WB_FW.v";
