<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680299-A2" country="EP" doc-number="2680299" kind="A2" date="20140101" family-id="48692275" file-reference-id="312918" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549305" ucid="EP-2680299-A2"><document-id><country>EP</country><doc-number>2680299</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13172894-A" is-representative="YES"><document-id mxw-id="PAPP154823228" load-source="docdb" format="epo"><country>EP</country><doc-number>13172894</doc-number><kind>A</kind><date>20130619</date><lang>EN</lang></document-id><document-id mxw-id="PAPP175868097" load-source="docdb" format="original"><country>EP</country><doc-number>13172894.1</doc-number><date>20130619</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140450751" ucid="US-201213538577-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201213538577</doc-number><kind>A</kind><date>20120629</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-2140408300" load-source="docdb">H01L  21/336       20060101AFI20141028BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2140413769" load-source="docdb">H01L  29/78        20060101ALI20141028BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2010932260" load-source="docdb" scheme="CPC">H01L  29/1095      20130101 LA20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010933279" load-source="docdb" scheme="CPC">H01L  21/761       20130101 LI20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010933601" load-source="docdb" scheme="CPC">H01L  29/66659     20130101 LI20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010934525" load-source="docdb" scheme="CPC">H01L  29/7835      20130101 LI20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010935299" load-source="docdb" scheme="CPC">H01L  29/0869      20130101 LA20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010935994" load-source="docdb" scheme="CPC">H01L  29/7817      20130101 LI20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010936445" load-source="docdb" scheme="CPC">H01L  27/092       20130101 LA20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010937582" load-source="docdb" scheme="CPC">H01L  27/0629      20130101 LI20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010938174" load-source="docdb" scheme="CPC">H01L  29/0653      20130101 LA20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010940399" load-source="docdb" scheme="CPC">H01L  29/0847      20130101 LA20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010940741" load-source="docdb" scheme="CPC">H01L  29/1083      20130101 LA20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010940756" load-source="docdb" scheme="CPC">H01L  29/66689     20130101 LI20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2010941486" load-source="docdb" scheme="CPC">H01L  29/0878      20130101 LA20151030BHEP        </classification-cpc><classification-cpc mxw-id="PCL2007295649" load-source="docdb" scheme="CPC">H01L  21/02381     20130101 LI20131226BHEP        </classification-cpc><classification-cpc mxw-id="PCL2007295650" load-source="docdb" scheme="CPC">H01L  27/04        20130101 FI20131226BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180399" lang="DE" load-source="patent-office">Halbleitervorrichtung und Treiberschaltung mit einem stromführenden Bereich und Isolationsstruktur, die durch einen Widerstand miteinander verbunden sind, und Herstellungsverfahren dafür</invention-title><invention-title mxw-id="PT132180400" lang="EN" load-source="patent-office">Semiconductor device and driver circuit with a current carrying region and isolation structure interconnected through a resistor circuit, and method of manufacture thereof</invention-title><invention-title mxw-id="PT132180401" lang="FR" load-source="patent-office">Dispositif à semi-conducteur et circuit de commande avec zone de transport de courant et structure d'isolation interconnectées via un circuit de résistance et son procédé de fabrication</invention-title><citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45130942" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><related-documents><relation type="previously-filed-application"><child-doc ucid="EP-13172894-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>13172894</doc-number><kind>A</kind><date>20130619</date></document-id></child-doc><parent-doc ucid="US-201213538577"><document-id load-source="patent-office" format="epo"><country>US</country><doc-number>201213538577</doc-number><date>20120629</date></document-id></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR918137840" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>FREESCALE SEMICONDUCTOR INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918172854" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>FREESCALE SEMICONDUCTOR, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR918991527" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Freescale Semiconductor, Inc.</last-name><iid>100125500</iid><address><street>6501 William Cannon Drive West</street><city>Austin, TX 78735</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918167031" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>BODE HUBERT</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR918173032" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>BODE, HUBERT</last-name></addressbook></inventor><inventor mxw-id="PPAR918983406" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>BODE, HUBERT</last-name><address><street>Untere Parkstrasse 4c</street><city>85540 Haar</city><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR918148494" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>CHEN WEIZE</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918145883" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>CHEN, WEIZE</last-name></addressbook></inventor><inventor mxw-id="PPAR918988032" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>CHEN, WEIZE</last-name><address><street>2816 West Glenhaven Drive</street><city>Phoenix, AZ Arizona 85045</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918160869" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>DE SOUZA RICHARD J</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918167186" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>DE SOUZA, RICHARD J.</last-name></addressbook></inventor><inventor mxw-id="PPAR918992080" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>DE SOUZA, RICHARD J.</last-name><address><street>1473 East Zion Way</street><city>Chandler, AZ Arizona 85249</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918147793" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>PARRIS PATRICE M</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918165077" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>PARRIS, PATRICE M</last-name></addressbook></inventor><inventor mxw-id="PPAR918981391" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>PARRIS, PATRICE M</last-name><address><street>14613 South 14th Way</street><city>Phoenix, AZ Arizona 85048</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918990812" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Ferro, Frodo Nunes</last-name><iid>101303193</iid><address><street>Optimus Patent Limited Grove House, Lutyens Close Chineham Court</street><city>Basingstoke, Hampshire RG24 8AG</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548802863" load-source="docdb">AL</country><country mxw-id="DS548854712" load-source="docdb">AT</country><country mxw-id="DS548860099" load-source="docdb">BE</country><country mxw-id="DS548857934" load-source="docdb">BG</country><country mxw-id="DS548882936" load-source="docdb">CH</country><country mxw-id="DS548860100" load-source="docdb">CY</country><country mxw-id="DS548840128" load-source="docdb">CZ</country><country mxw-id="DS548802865" load-source="docdb">DE</country><country mxw-id="DS548860101" load-source="docdb">DK</country><country mxw-id="DS548860102" load-source="docdb">EE</country><country mxw-id="DS548804095" load-source="docdb">ES</country><country mxw-id="DS548857935" load-source="docdb">FI</country><country mxw-id="DS548857936" load-source="docdb">FR</country><country mxw-id="DS548802866" load-source="docdb">GB</country><country mxw-id="DS548860103" load-source="docdb">GR</country><country mxw-id="DS548802867" load-source="docdb">HR</country><country mxw-id="DS548840129" load-source="docdb">HU</country><country mxw-id="DS548882937" load-source="docdb">IE</country><country mxw-id="DS548860104" load-source="docdb">IS</country><country mxw-id="DS548857937" load-source="docdb">IT</country><country mxw-id="DS548860105" load-source="docdb">LI</country><country mxw-id="DS548857938" load-source="docdb">LT</country><country mxw-id="DS548854713" load-source="docdb">LU</country><country mxw-id="DS548857939" load-source="docdb">LV</country><country mxw-id="DS548857940" load-source="docdb">MC</country><country mxw-id="DS548854714" load-source="docdb">MK</country><country mxw-id="DS548854715" load-source="docdb">MT</country><country mxw-id="DS548804096" load-source="docdb">NL</country><country mxw-id="DS548857747" load-source="docdb">NO</country><country mxw-id="DS548804097" load-source="docdb">PL</country><country mxw-id="DS548857941" load-source="docdb">PT</country><country mxw-id="DS548840130" load-source="docdb">RO</country><country mxw-id="DS548857942" load-source="docdb">RS</country><country mxw-id="DS548804102" load-source="docdb">SE</country><country mxw-id="DS548882938" load-source="docdb">SI</country><country mxw-id="DS548857748" load-source="docdb">SK</country><country mxw-id="DS548857749" load-source="docdb">SM</country><country mxw-id="DS548854716" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669975" lang="EN" load-source="patent-office"><p id="pa01" num="0001">Embodiments of semiconductor devices (200, 800) and driver circuits (110) include a semiconductor substrate (210, 810) having a first conductivity type, an isolation structure (including a sinker region (222, 822) and a buried layer (220, 820)), an active device within a portion (230, 830) of the substrate contained by the isolation structure, and a resistor circuit (160). The buried layer (220, 820) is positioned below the top substrate surface (212, 812), and has a second conductivity type. The sinker region (222, 822) extends between the top substrate surface and the buried layer, and has the second conductivity type. The active device includes a current carrying region (236, 238, 836, 838) (e.g., a source region of the first conductivity type and/or a drain region of the second conductivity type), and the resistor circuit (160) is connected between the isolation structure and the current carrying region. The resistor circuit may include one or more resistor networks (446, 546, 646, 746, 1046, 1146, 1246, 1346) and, optionally, a Schottky diode (410, 510, 1010, 1110) and/or one or more PN diode(s) (610, 710, 1210, 1310) in series and/or parallel with the resistor network(s).
<img id="iaf01" file="imgaf001.tif" wi="109" he="68" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499348" lang="EN" source="EPO" load-source="docdb"><p>Embodiments of semiconductor devices (200, 800) and driver circuits (110) include a semiconductor substrate (210, 810) having a first conductivity type, an isolation structure (including a sinker region (222, 822) and a buried layer (220, 820)), an active device within a portion (230, 830) of the substrate contained by the isolation structure, and a resistor circuit (160). The buried layer (220, 820) is positioned below the top substrate surface (212, 812), and has a second conductivity type. The sinker region (222, 822) extends between the top substrate surface and the buried layer, and has the second conductivity type. The active device includes a current carrying region (236, 238, 836, 838) (e.g., a source region of the first conductivity type and/or a drain region of the second conductivity type), and the resistor circuit (160) is connected between the isolation structure and the current carrying region. The resistor circuit may include one or more resistor networks (446, 546, 646, 746, 1046, 1146, 1246, 1346) and, optionally, a Schottky diode (410, 510, 1010, 1110) and/or one or more PN diode(s) (610, 710, 1210, 1310) in series and/or parallel with the resistor network(s).</p></abstract><description mxw-id="PDES63955405" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">TECHNICAL FIELD</heading><p id="p0001" num="0001">Embodiments generally relate to semiconductor devices and their manufacturing methods, and more particularly relate to laterally diffused metal oxide semiconductor (LDMOS) devices with isolation structures.</p><heading id="h0002">BACKGROUND</heading><p id="p0002" num="0002">In some system-on-a-chip (SOC) applications that include an inductive load, certain nodes may experience a negative potential during switching, which may lead to significant injection current into the substrate. The charged carriers injected into the substrate may disturb adjacent circuits and adversely affect their operation.</p><p id="p0003" num="0003">Accordingly, there is an ongoing need for improved device structures, materials and methods of fabrication that can overcome this difficulty and provide improved performance. It is further desirable that the methods, materials, and structures employed be compatible with present day manufacturing capabilities and materials and not require substantial modifications to available manufacturing procedures or substantial increases in manufacturing costs. Furthermore, other desirable features and characteristics of the various embodiments will become apparent from the subsequent detailed description and the appended claims, taken in conjunction with the accompanying drawings and the foregoing technical field and background.</p><heading id="h0003">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0004" num="0004">Embodiments will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and</p><p id="p0005" num="0005"><figref idrefs="f0001">FIG. 1</figref> is a simplified diagram of an electronic system that includes a driver circuit configured to drive an external circuit that includes an inductive load, according to an embodiment;<!-- EPO <DP n="2"> --></p><p id="p0006" num="0006"><figref idrefs="f0002">FIG. 2</figref> is a cross-sectional view of an N-type, laterally-diffused metal oxide semiconductor field effect transistor (NLDMOSFET) with a resistor circuit connected between a drain region and an isolation structure of the NLDMOSFET, according to an embodiment;</p><p id="p0007" num="0007"><figref idrefs="f0002">FIG. 3</figref> is a simplified circuit representation of the NLDMOSFET of <figref idrefs="f0002">FIG. 2</figref>, according to an embodiment;</p><p id="p0008" num="0008"><figref idrefs="f0003">FIG. 4</figref> is a simplified circuit representation of the NLDMOSFET of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network in series with a Schottky diode, according to an alternate embodiment;</p><p id="p0009" num="0009"><figref idrefs="f0003">FIG. 5</figref> is a simplified circuit representation of the NLDMOSFET of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network in parallel with a Schottky diode, according to another alternate embodiment;</p><p id="p0010" num="0010"><figref idrefs="f0004">FIG. 6</figref> is a simplified circuit representation of the NLDMOSFETs of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network in series with a PN junction diode, according to an alternate embodiment;</p><p id="p0011" num="0011"><figref idrefs="f0004">FIG. 7</figref> is a simplified circuit representation of the NLDMOSFETs of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network in parallel with a PN junction diode, according to another alternate embodiment;</p><p id="p0012" num="0012"><figref idrefs="f0005">FIG. 8</figref> is a cross-sectional view of a P-type, laterally-diffused metal oxide semiconductor field effect transistor (PLDMOSFET) with a resistor circuit connected between a source region and an isolation structure of the PLDMOSFET, according to an embodiment;</p><p id="p0013" num="0013"><figref idrefs="f0005">FIG. 9</figref> is a simplified circuit representation of the PLDMOSFET of <figref idrefs="f0005">FIG. 8</figref>, according to an embodiment;</p><p id="p0014" num="0014"><figref idrefs="f0006">FIG. 10</figref> is a simplified circuit representation of the PLDMOSFET of <figref idrefs="f0005">FIG. 8</figref> with a resistor circuit that includes a resistive network in series with a Schottky diode, according to an alternate embodiment;<!-- EPO <DP n="3"> --></p><p id="p0015" num="0015"><figref idrefs="f0006">FIG. 11</figref> is a simplified circuit representation of the PLDMOSFET of <figref idrefs="f0005">FIG. 8</figref> with a resistor circuit that includes a resistive network in parallel with a Schottky diode, according to another alternate embodiment;</p><p id="p0016" num="0016"><figref idrefs="f0007">FIG. 12</figref> is a simplified circuit representation of the PLDMOSFETs of <figref idrefs="f0005">FIG. 8</figref> with a resistor circuit that includes a resistive network in series with a PN junction diode, according to an alternate embodiment;</p><p id="p0017" num="0017"><figref idrefs="f0007">FIG. 13</figref> is a simplified circuit representation of the PLDMOSFETs of <figref idrefs="f0005">FIG. 8</figref> with a resistor circuit that includes a resistive network in parallel with a PN junction diode, according to another alternate embodiment; and</p><p id="p0018" num="0018"><figref idrefs="f0008">FIG. 14</figref> is a simplified flow diagram illustrating a method for forming the devices illustrated in <figref idrefs="f0002">FIGs 2</figref> and <figref idrefs="f0005">8</figref>, and incorporating those devices into a system with an inductive load, according to various embodiments.</p><heading id="h0004">DETAILED DESCRIPTION</heading><p id="p0019" num="0019">The following detailed description is merely exemplary in nature and is not intended to limit the embodiments or the application and uses of the various embodiments. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field or background, or the following detailed description.</p><p id="p0020" num="0020">For simplicity and clarity of illustration, the drawing figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the description of the embodiments. Additionally, elements in the drawings figures are not necessarily drawn to scale. For example, the dimensions of some of the elements or regions in some of the figures may be exaggerated relative to other elements or regions of the same or other figures to help improve understanding of the various embodiments.</p><p id="p0021" num="0021">The terms "first," "second," "third," "fourth" and the like in the description and the claims, if any, may be used for distinguishing between similar elements and not necessarily for<!-- EPO <DP n="4"> --> describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments described herein are, for example, capable of use in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprise," "include," "have" and any variations thereof, are intended to cover non-exclusive inclusions, such that a process, method, article, or apparatus that comprises a list of elements is not necessarily limited to those elements, but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. The terms "left," right," "in," "out," "front," "back," "up," "down, "top," "bottom," "over," "under," "above," "below" and the like in the description and the claims, if any, are used for describing relative positions and not necessarily for describing permanent positions in space. It is to be understood that the embodiments described herein may be used, for example, in other orientations than those illustrated or otherwise described herein. The term "coupled," as used herein, is defined as directly or indirectly connected in an electrical or non-electrical manner.</p><p id="p0022" num="0022">The various embodiments of the invention described here are illustrated by semiconductor devices and structures of particular conductivity type having various P and N doped regions appropriate for that conductivity type device or structure. But this is merely for convenience of explanation and not intended to be limiting. Persons of skill in the art will understand that devices or structures of opposite conductivity type may be provided by interchanging conductivity types so that a P-type region becomes an N-type region and vice versa. Alternatively, the particular regions illustrated in what follows may be more generally referred to as of a "first conductivity type" and a "second" opposite conductivity type", wherein the first conductivity type may be either N or P type and the second opposite conductivity type is then either P or N type, and so forth. Further, for convenience of explanation and not intended to be limiting, various embodiments of the present invention are described herein for silicon semiconductors, but persons of skill in the art will understand the invention is not limited to silicon but applies to a wide variety of semiconductor materials. Non-limiting examples are other type IV semiconductor materials, as well as type III-V and II-VI semiconductor materials, organic semiconductor materials and combinations thereof, whether in bulk form or in layered form or in thin film form or semiconductor-on-insulator (SOI) form or<!-- EPO <DP n="5"> --> combinations thereof. Such materials may be single-crystal or poly-crystalline or amorphous or combinations thereof.</p><p id="p0023" num="0023"><figref idrefs="f0001">FIG. 1</figref> is a simplified diagram of an electronic system 100 that includes a driver circuit 110 configured to drive an external circuit 130 that includes an inductive load 132, according to an embodiment. System 100 may be implemented in an automobile or other vehicle, where the inductive load 132 represents a portion of a motor, or other inductive component of the vehicle. Alternatively, system 100 or derivations thereof may be used in applications other than automotive or vehicular applications.</p><p id="p0024" num="0024">According to an embodiment, driver circuit 110 is part of a system-on-a-chip (SOC), where the driver circuit 110 and other portions of the SOC are formed on a single semiconductor substrate (referred to below as the "SOC substrate"). For example, the SOC also may include various processing components, memory arrays (e.g., flash arrays, static random access memory (SRAM) arrays, and so on), and other circuitry. For simplicity, other portions of the SOC are not illustrated in <figref idrefs="f0001">FIG. 1</figref>. As will be explained in more detail below, embodiments relate to systems and semiconductor components that are configured to reduce undesirable current from being injected into the SOC substrate from the inductive load 132 or other sources.</p><p id="p0025" num="0025">Driver circuit 110 and other portions of the SOC are coupled with the external circuit 130 via at least "high side gate" (HG) pin 140, "high side source" (HS) pin 141, "low side gate" (LG) pin 142, a "low side source" (LS) pin 143, and ground pin 144. Although referred to as "pins" herein, pins 140-144 may include any combination of pins, leads, bumps, balls, or other types of contacts. In <figref idrefs="f0001">FIG. 1</figref>, the vertical, dashed line through pins 140-144 represents the division between the SOC (including driver circuit 110) and the external circuit 130.</p><p id="p0026" num="0026">As mentioned above, external circuit 130 includes an inductive load 132, a first "high side" FET 133, a second "low side" FET 134, and a shunt resistor 136, in an embodiment. As will be explained in more detail later, under certain circumstances, inductive load 132 may function as a source of injected current, which couples to the driver circuit 110. The high side FET 133 and the low side FET 134 each include a body diode, as shown in <figref idrefs="f0001">FIG. 1</figref>. HS pin 141 is coupled to an input terminal of the inductive load 132, the source of high side FET 133, and<!-- EPO <DP n="6"> --> the drain of low side FET 134 at node 120. The source of low side FET 134 is coupled to LS pin 143 and to ground through shunt resistor 136. The gate of high side FET 133 is coupled to HG pin 140, and high side FET 133 is turned on and off in response to signals received from driver circuit 110 through HG pin 140. The gate of low side FET 134 is coupled to LG pin 142, and low side FET 134 is turned on and off in response to signals received from driver circuit 110 through LG pin 142.</p><p id="p0027" num="0027">According to an embodiment, driver circuit 110 includes, along a first current path, at least a first N-type LDMOS field effect transistor (NLDMOSFET) 112 and at least a first P-type LDMOSFET (PLDMOSFET) 116. Node 150 couples the drain of NLDMOSFET 112 and the source and body of PLDMOSFET 116 to HG pin 140. Node 151 couples the source and body of NLDMOSFET 112 and the drain of PLDMOSFET 116 to HS pin 141. Along a second current path, driver circuit 110 also may include a second NLDMOSFET 114 and a second PLDMOSFET 118. Node 152 couples the drain of NLDMOSFET 114 and the source and body of PLDMOSFET 118 to LG pin 142. Node 153 couples the source and body of NLDMOSFET 114 and the drain of PLDMOSFET 118 to LS pin 143. The SOC substrate is connected to system ground through ground pin 144.</p><p id="p0028" num="0028">As will be explained in more detail later in conjunction with the other figures, the active areas of PLDMOSFETs 116 and 118 each may be formed within an isolation structure or isolation "tub" (e.g., an N-type buried layer and N-type sinker region that surrounds the active area). In addition, the active areas of NLDMOSFETS 112 and 114 each similarly may be formed within an isolation structure. The isolation structures are configured to isolate the active areas of NLDMOSFETs 112 and 114 and PLDMOSFETs 116 and 118 from the remainder of the SOC substrate. The isolation structures may allow NLDMOSFETs 112 and 114 and PLDMOSFETs 116 and 118 to operate with a body bias. In addition, the isolation structures may help to prevent current injection into the SOC substrate under normal operating conditions. For example, as represented in <figref idrefs="f0001">FIG. 1</figref>, diodes 113 and 115 are buried layer-to-substrate diodes associated with NLDMOSFETs 112 and 114, and diodes 117 and 119 are buried layer-to-substrate diodes associated with PLDMOSFETs 116 and 118, where the diodes 113, 115, 117, and 119 allow pins 141-143 to be at positive potentials without shorting to the SOC substrate.<!-- EPO <DP n="7"> --></p><p id="p0029" num="0029">In some systems, the source regions of PLDMOSFETs 116 and 118 and their associated isolation structures are electrically shorted through metallization so that the source regions and the isolation structures always are at a same potential. In addition, in the PLDMOSFETs 116 and 118, the body region may be merged with the isolation structure at the substrate surface, in which case the isolation structure (or more specifically the N-type sinker region) may be considered to be a body tie. The source region and body region typically are held at high potentials (e.g., Vdd), and shorting the sources with the isolation structures while merging the isolation structure and the body region enables the portion of the substrate between the body region and the N-type buried layer to better sustain full reverse bias at maximum Vdd. Similarly, the drain regions of NLDMOSFETs 112 and 114 and their associated isolation structures may be electrically shorted through metallization so that the drain regions and the isolation structures always are at a same potential. This arrangement is beneficial because, in the NLDMOSFETs 112 and 114, the substrate material between the drift region and each isolation structure's buried layer may not be able to sustain a full reverse bias at maximum Vdd from both the drift region and the buried layer.</p><p id="p0030" num="0030">While shorting together the current carrying regions (e.g., drain regions of the NLDMOSFETs 112 and 114, and source regions of the PLDMOSFETs 116 and 118) to the isolation structures of NLDMOSFETs 112 and 114 and the body of PLDMOSFETs 116 and 118, respectively, may work well under many operating conditions, this arrangement may allow undesirable current to be injected into the substrate of the SOC under certain other operating conditions. For example, at the moment that the driver circuit 110 turns the high side FET 133 off (e.g., by turning on NLDMOSFET 112), the low side FET 134 also is off (e.g., NLDMOSFET 114 is conducting). In this state, the current in the inductive load 132 may push the HS pin 141 negative until the body diode of the low side FET 134 is forward biased. The driver circuit 110 may be controlled to turn on the low side FET 134 in order to lower the power dissipation of the low side FET 134 some time later. Then, the negative potential at node 120 and the HS pin 141 (and thus the source and body of NLDMOSFET 112) is defined by the inductive load current times the sum of the resistance of shunt resistor 136 and the RDSON of the low side FET 134. On the LS pin 143 (and the source and body of NLDMOSFET 114), a lesser negative potential is defined by the inductive load current times the resistance of the shunt resistor 136. For a while after the high side FET 133 is turned off, the NLDMOSFETs<!-- EPO <DP n="8"> --> 112 and 114 have positive gate-source voltages (Vgs), thus causing the drains to short with the sources of NLDMOSFETs 112 and 114. In systems in which the drain electrodes and isolation structures of NLDMOSFETs 112 and 114 are merely shorted, the negative potentials on the HS pin 141 and the LS pin 143 may then access nodes 150, 152 and at least two injecting sites (N-type areas) in the SOC substrate through the conducting channels of NLDMOSFETs 112 and 114. Because the negative potential on the HS pin 141 is greater than the negative potential on the LS pin 143, the potential for current injection as a result of the negative potential on the HS pin 141 is a larger issue than the potential for current injection as a result of the negative potential on the LS pin 143. To avoid the high power dissipation in the body diode of low side FET 134 for an extended period of time, low side FET 134 is turned on (i.e., by turning off NLDMOSFET 114) shortly after the high side FET 133 is turned off. However, the potential at node 120 (and thus HS pin 141) will still be negative, and the issue of current injection may still exist, although to a lesser extent.</p><p id="p0031" num="0031">According to various embodiments, driver circuit 110 includes further circuitry configured to reduce current injection into the SOC substrate under the above-described or other operating conditions. More particularly, in an embodiment, driver circuit 110 includes a first resistor circuit 160 coupled between the drain region and the isolation structure of NLDMOSFET 112, a second resistor circuit 161 coupled between the drain region and the isolation structure of NLDMOSFET 114, a third resistor circuit 162 coupled between the source region and the isolation structure of PLDMOSFET 116, and a fourth resistor circuit 163 coupled between the source region and the isolation structure of PLDMOSFET 118. By inserting the resistor circuits 160-163 at these locations, the injection current can be reduced. More specifically, the injection sites are moved behind resistor circuits 160-163, thus significantly limiting the current that may be injected into the SOC substrate at a given potential on the HS pin 141 and/or the LS pin 143. Although not illustrated in <figref idrefs="f0001">FIG. 1</figref>, driver circuit 110 may include additional NLDMOSFET and/or PLDMOSFET devices, which also include resistor circuits coupled between their drain or source regions and isolation structures for the purpose of reducing current injection into the SOC substrate.</p><p id="p0032" num="0032">As used herein, a "resistor circuit" is a circuit that includes one or more resistors or resistive networks. When referring to "a resistive network" herein, it is to be understood that<!-- EPO <DP n="9"> --> the term may include a single resistor or an arrangement of resistors in series or parallel. As will be explained in more detail later, embodiments of "resistor circuits" discussed herein include at least one resistive network, and also may include one or more other components (e.g., one or more diodes or other components in series and/or parallel with the resistive network(s) of the resistor circuit). As will be described in more detail later in conjunction with the remaining figures, a resistor forming a portion of a resistor circuit may be formed from polycrystalline silicon, although it is to be understood that a resistor may be formed from other materials, as well. A "diode" may include a single diode or multiple diodes interconnected in series and/or parallel. In various embodiments, a diode may be formed from a Schottky contact and a doped semiconductor region, a PN junction, a polycrystalline silicon diode, and combinations of these or other diode components.</p><p id="p0033" num="0033">Embodiments of NLDMOSFETs (e.g., NLDMOSFET 112), PLDMOSFETs (e.g., PLDMOSFET 116) and associated resistor circuits (e.g., resistor circuits 160 and 162) are described in more detail below. More specifically, <figref idrefs="f0002 f0003 f0004">FIGs 2-7</figref> discuss various embodiments of NLDMOSFETs and associated resistor circuits, and <figref idrefs="f0005 f0006 f0007">FIGs 8-13</figref> discuss various embodiments of PLDMOSFETs and associated resistor circuits. It is to be understood that the various embodiments of NLDMOSFETs and PLDMOSFETs could be incorporated into a system, such as system 100.</p><p id="p0034" num="0034"><figref idrefs="f0002">FIG. 2</figref> is a cross-sectional view of an NLDMOSFET 200 (e.g., NLDMOSFET 112, <figref idrefs="f0001">FIG. 1</figref>) with a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) coupled between a drain region and an isolation structure of NLDMOSFET 200, according to an embodiment. According to an embodiment, various regions of NLDMOSFET 200 (and PLDMOSFET 800, <figref idrefs="f0005">FIG. 8</figref>, discussed later) have ring-shaped configurations oriented in planes that are perpendicular to the cross-section illustrated in <figref idrefs="f0002">FIG. 2</figref>. Although the figures and description herein particularly apply to a double gate finger configuration, the scope of the inventive subject matter is not limited to such configurations. Those of skill in the art would understand, based on the description herein, how to modify the illustrated and described embodiments to apply to configurations that include multiple (i.e., &gt;2) gate fingers, where adjacent gate fingers may share a drain (e.g., drain region 236) on one side and a body contact region (e.g., body contact region 240) on the other side. In<!-- EPO <DP n="10"> --> such embodiments, a body contact region may be more laterally separated from the sinker region (e.g., sinker region 222) than is depicted in the figures.</p><p id="p0035" num="0035">NLDMOSFET 200 is formed in and on a semiconductor substrate 210 (e.g., the SOC substrate discussed in conjunction with <figref idrefs="f0001">FIG. 1</figref>), which has a top substrate surface 212. According to an embodiment, NLDMOSFET 200 includes an isolation structure that substantially surrounds a portion 216 of the substrate associated with an active area 230 of the NLDMOSFET 200 (i.e., an area of the substrate 210 within which an active device is formed). In other words, the active device may be considered to be contained by the isolation structure. The isolation structure is a box-type structure, which is formed from an N-type buried layer (NBL) 220 (located at a depth below the top substrate surface 212) and an N-type sinker region 222 extending from the top substrate surface 212 to the depth of the NBL 220. The sinker region 222 may be formed using a single implantation procedure having an implant energy sufficient to enable the sinker region 222 to extend to the NBL 220, or the sinker region 222 may be formed using multiple implantation procedures having different implant energies, thus forming a series of interconnected sinker sub-regions at different depths.</p><p id="p0036" num="0036">NLDMOSFET 200 further includes an active device formed within the active area 230. According to an embodiment, the active device includes an N-type drift region 232, a P-type body region 234, an N-type drain region 236, an N-type source region 238, a P-type body contact region 240 (also referred to as a "body tie"), and a gate electrode 242 (and corresponding gate dielectric, not numbered). Drain region 236 and source region 238 may be referred to herein as "current carrying regions," to differentiate these regions from the gate of NLDMOSFET 200, which is not a current carrying region. The use of the term "current carrying region," in reference to drain region 236 and source region 238 is not meant to imply that other regions of NLDMOSFET 200 do not carry current. The drift region 232 is formed within a central portion of the active area 230, and extends from the top substrate surface 212 into the substrate 210 to a depth that is less than the depth of NBL 220. The drain region 236 is formed within the drift region 232, and is more heavily doped than the drift region 232. The drain region 236 extends from the top substrate surface 212 into the substrate 210 to a depth significantly less than the depth of the drift region 232. The body region 234 is formed between the drift region 232 and the sinker region 222, and extends from the top substrate surface 212<!-- EPO <DP n="11"> --> into the substrate 210 to a depth that is less than the depth of NBL 220, and that may be less than the depth of the drift region 232 (although body region 234 may extend to depths that are substantially equal to or greater than the depth of the drift region 232, as well). In an embodiment, the body region 234 abuts the drift region 232 and is laterally separated from the sinker region 222, as shown in <figref idrefs="f0002">FIG. 2</figref>. In alternate embodiments, the body region 234 may be laterally separated from the drift region 232, or the body region 234 may overlap the drift region 232 (creating a region with a dopant profile that differs from that in the channel or drift region 232). The source region 238 and body contact region 240 are formed within the body region 234, each extending from the top substrate surface 212 into the substrate 210 to a depth significantly less than the depth of the body region 234. The source region 238 is of an opposite conductivity type from the body region 234, and may be more heavily doped than the drift region 232, and the body contact region 240 is more heavily doped than the body region 234. A conductive interconnect electrically couples the body contact region 240 to a body contact terminal 260, and an additional conductive interconnect electrically couples the source region 238 to a source terminal 262. Gate electrode 242 is formed over a gate oxide on the top substrate surface 212 generally between the drain region 236 and the source region 238. A conductive interconnect also electrically couples the gate electrode 242 to a gate terminal 264.</p><p id="p0037" num="0037">According to an embodiment, NLDMOSFET 200 may further include various shallow trench isolation (STI) structures 250, 252, 254, as shown in <figref idrefs="f0002">FIG. 2</figref>. For example, at the top substrate surface 212, STI 250 abuts the drain region 236 within drift region 232, STI 252 is positioned between the source region 238 and the body contact region 240, and STI 254 is positioned between the body contact region 240 and the isolation structure (or more specifically, sinker region 222). In alternate embodiments, some or all of STI structures 250, 252, and/or 254 may be excluded. For example, STI 252 may be excluded, and source region 238 and body contact region 240 may be shorted together. In addition, STI 250 may be excluded, making NLDMOSFET 200 an "active drift device," rather than the "field drift device" illustrated in <figref idrefs="f0002">FIG. 2</figref>. The inclusion of STI 250 allows for a high gate-to-drain potential while reducing the risk of rupturing the gate oxide. In still other alternate embodiments, some or all of the STI structures may be replaced with a silicide blocking layer that prevents silicide formation at the surface that would otherwise short the various regions together.<!-- EPO <DP n="12"> --></p><p id="p0038" num="0038">According to an embodiment, NLDMOSFET 200 further includes a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) connected between drain region 236 and an N-type region 224 extending into the sinker region 222, where N-type region 224 is more heavily doped than the sinker region 222 to provide for Ohmic contact to sinker region 222. For example, the resistor circuit may include a resistive network with one or more resistors 246. Although only one resistor 246 is shown in <figref idrefs="f0002">FIG. 2</figref>, it is to be understood that a resistive network may include multiple resistors. The resistor(s) 246 of the resistive network may be formed from polycrystalline silicon, and may be located on one or more insulated regions of the top surface of the substrate (e.g., on STI 254). Alternatively, one or more of the resistors 246 may be formed from other materials and/or located elsewhere. According to an embodiment, a conductive interconnect electrically couples the drain region 236, a first terminal of the resistive network (e.g., a first terminal of resistor 246), and a drain terminal 266. Another conductive interconnect electrically couples a second terminal of the resistive network (e.g., a second terminal of resistor 246) to the isolation structure (e.g., to the N-type region 224). In an embodiment, the resistive network has a resistance in a range of about 10 to about 500 ohms, although smaller or larger resistances may be used, as well.</p><p id="p0039" num="0039"><figref idrefs="f0002">FIG. 3</figref> is a simplified circuit representation 300 of the NLDMOSFET 200 of <figref idrefs="f0002">FIG. 2</figref>, according to an embodiment. Referring also to <figref idrefs="f0002">FIG. 2</figref>, terminal 360 (e.g., terminal 260) is coupled with the P-type body region (e.g., coupled to body region 234 via body contact region 240), terminal 362 (e.g., terminal 262) is coupled with the N-type source region (e.g., source region 238), terminal 364 (e.g., terminal 264) is coupled with the gate electrode (e.g., gate electrode 242), and terminal 366 (e.g., terminal 266) is coupled with the drain region (e.g., drain region 236).</p><p id="p0040" num="0040">According to an embodiment, and as discussed above, the NLDMOSFET also includes resistive network 346 electrically coupled between the drain region (e.g., drain region 236) and the device's isolation structure. Although a single resistor is used to depict the resistive network 346 in <figref idrefs="f0002">FIG. 3</figref> (and in the other circuit representations depicted in the figures), it is to be understood that this is for convenience only, and that a resistive network may include multiple resistors, as discussed previously. In an embodiment, a first terminal of the resistive network 346 is coupled to the drain region, and a second terminal of the resistive network 346<!-- EPO <DP n="13"> --> is coupled to the isolation structure (e.g., the combination of sinker region 222 and NBL 220). At node 320, diode 314 represents the diode formed by the interface between the isolation structure and the portion of the substrate within the active area of the device (e.g., the portion 216 of the substrate 210 within the isolation structure), and diode 316 represents the diode formed by the interface between the isolation structure and the remainder of the substrate outside of the isolation structure.</p><p id="p0041" num="0041">During normal operation in which the drain potential is elevated, the isolation structure potential closely follows that of the drain region with a voltage drop across resistive network 346 that depends on the amount of current flowing through the isolation structure. On the other hand, when the drain potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across the resistive network 346. By holding up the potential of the isolation structure when the drain potential goes negative, carrier injection into the substrate that may otherwise occur if the drain and isolation structure were merely shorted may be reduced, thus avoiding disruption of adjacent circuit blocks.</p><p id="p0042" num="0042">According to another embodiment, the resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network in series with a Schottky diode. For example, <figref idrefs="f0003">FIG. 4</figref> is a simplified circuit representation 400 of the NLDMOSFET 200 of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network 446 in series with a Schottky diode 410, according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0002">FIG. 3</figref>, terminal 460 (e.g., terminal 260) is coupled with the P-type body region (e.g., coupled to body region 234 via body contact region 240), terminal 462 (e.g., terminal 262) is coupled with the N-type source region (e.g., source region 238), terminal 464 (e.g., terminal 264) is coupled with the gate electrode (e.g., gate electrode 242), and terminal 466 (e.g., terminal 266) is coupled with the drain region (e.g., drain region 236).</p><p id="p0043" num="0043">Schottky diode 410 and resistive network 446 are electrically coupled in series between the drain region (e.g., drain region 236) and the device's isolation structure. Schottky diode 410 may be formed, for example, by a Schottky contact (not illustrated) in contact with the isolation structure (e.g., with sinker region 222). More particularly, in an embodiment, the Schottky diode may be formed from the metal-semiconductor junction between a Schottky contact (e.g., formed with silicide on the top substrate surface) and the top surface of sinker<!-- EPO <DP n="14"> --> region 222. In an alternate embodiment, the Schottky contact may be formed on a sidewall or other surface that is not co-planar with the top substrate surface 212.</p><p id="p0044" num="0044">During operation, when the drain potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 446 in series with the reverse breakdown voltage of the Schottky diode 410. For example, referring again to <figref idrefs="f0001">FIG. 1</figref>, during high side turn off in the context of normal operations, the voltage on the drain of the NLDMOSFET (e.g., the voltage on the HS pin 141, <figref idrefs="f0001">FIG. 1</figref>) may swing negative between about -0.3 volts and -6.0 volts (or some other normal operating value). According to various embodiments, the resistor circuit (e.g., resistor circuits 160-163, <figref idrefs="f0001">FIG. 1</figref>) may include diodes with breakdown voltages that are less than, greater than, or equal to the lowest normal negative operating voltage, depending on the application, so that the diodes will only break down once an excessive negative voltage occurs on the drain (e.g., the reverse breakdown voltage of Schottky diode 410 may be between about -0.3 volts to about -14.0 volts, although smaller or larger reverse breakdown voltages may be achieved, as well). The combination of the Schottky diode 410 and resistive network 446 may allow for more flexibility in the construction of the Schottky diode 410. In addition, in choosing a value for resistive network 446 to achieve optimum overall results in maintaining the NLDMOSFET's integrity, electrostatic discharge (ESD) robustness may be achieved while reducing substrate injection. More specifically, for example, under conditions in which the Schottky diode 410 is run into breakdown (e.g., during ESD stress), the current through the Schottky diode 410 is limited by resistive network 446 to the extent of its capability, thus reducing the likelihood that an ESD event may damage Schottky diode 410.</p><p id="p0045" num="0045">According to yet another embodiment, the resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network in parallel with a Schottky diode. For example, <figref idrefs="f0003">FIG. 5</figref> is a simplified circuit representation 500 of the NLDMOSFET 200 of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network 546 in parallel with a Schottky diode 510, according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0002">FIG. 2</figref>, terminal 560 (e.g., terminal 260) is coupled with the P-type body region (e.g., coupled to body region 234 via body contact region 240), terminal 562 (e.g., terminal 262) is coupled with the N-type source region (e.g., source region 238), terminal 564 (e.g., terminal 264) is coupled with the gate electrode (e.g.,<!-- EPO <DP n="15"> --> gate electrode 242), and terminal 566 (e.g., terminal 266) is coupled with the drain region (e.g., drain region 236).</p><p id="p0046" num="0046">Schottky diode 510 (e.g., the interface between a Schottky contact (not illustrated) and sinker region 222) and resistive network 546 are electrically coupled in parallel between the drain region (e.g., drain region 236) and the device's isolation structure. During operation, when the drain potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 546 in parallel with the reverse breakdown voltage of the Schottky diode 510. As with the resistor circuit discussed in conjunction with <figref idrefs="f0003">FIG. 4</figref>, the combination of the Schottky diode 510 and resistive network 546 may allow for more flexibility in the construction of the Schottky diode 510. In addition, resistive network 546 may function to maintain the potential of the isolation structure closer to the drain potential of the NLDMOSFET, under certain circumstances. For example, when the drain potential is falling (although still positive), the potential of the isolation structure is pulled down only by the capacitance of Schottky diode 510, which may or may not be sufficient. In such a case, resistive network 546 may help to discharge the potential of the isolation structure towards the drain potential. Although some minority carrier injection may be added when the drain potential transitions negative, resistive network 546 may limit the amount of carrier injection.</p><p id="p0047" num="0047">In the embodiments discussed in conjunction with <figref idrefs="f0003">FIGs 4 and 5</figref>, a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) includes a resistive network (e.g., resistive networks 446, 546) coupled in series (<figref idrefs="f0003">FIG. 4</figref>) or in parallel (<figref idrefs="f0003">FIG. 5</figref>) with a Schottky diode. In another alternate embodiment, a resistor circuit may include a Schottky diode and both a first resistive network coupled in series and a second resistive network coupled in parallel with the Schottky diode, in order to realize the advantages that may be provided by both the series-coupled and parallel-coupled resistive network arrangements.</p><p id="p0048" num="0048">In the embodiments discussed in conjunction with <figref idrefs="f0003">FIGs 4 and 5</figref>, a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) coupling the drain region and isolation structure of an embodiment of an NLDMOSFET (e.g., NLDMOSFET 112, <figref idrefs="f0001">FIG. 1</figref>) includes a Schottky diode. According to another embodiment, a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) includes a resistive network and a PN junction diode (not illustrated) connected between the drain region (e.g., drain region 236, <figref idrefs="f0002">FIG. 2</figref>) and the isolation structure. For example, referring again to <figref idrefs="f0002">FIG. 2</figref>,<!-- EPO <DP n="16"> --> instead of including N-type region 224, NLDMOSFET 200 may also include a P-type region (not illustrated) extending into sinker region 222. The PN junction between the P-type region and the sinker region 222 forms a PN junction diode, which may be interconnected within the resistor circuit. The PN junction diode can be designed to provide a desired application-dependent breakdown voltage (e.g., a breakdown voltage greater than, less than, or equal to the normal, most negative operating voltage). For example, in an embodiment, the PN junction diode may be designed to provide a reverse breakdown voltage in a range of about -0.3 volts to about -14.0 volts, although smaller or larger breakdown voltages may be achieved, as well.</p><p id="p0049" num="0049">According to yet another embodiment, a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network and a polycrystalline silicon diode (not illustrated) connected between the drain region (e.g., drain region 236, <figref idrefs="f0002">FIG. 2</figref>) and the isolation structure. For example, a polycrystalline silicon diode may be formed from a P-type region and an N-type region separated by a neutral spacer region that defines the breakdown voltage of polycrystalline silicon diode. The polycrystalline silicon diode may be formed on an insulated region of the top surface of the substrate (e.g., on STI 254). Alternatively, the polycrystalline silicon diode may be formed from other materials and/or located elsewhere. In an embodiment, the polycrystalline silicon diode may be designed to provide a desired application-dependent reverse breakdown voltage that is less than, greater than, or equal to the normal, most negative operating voltage (e.g., in a range of about -0.3 volts to about -14.0 volts, although smaller or larger breakdown voltages may be achieved, as well).</p><p id="p0050" num="0050"><figref idrefs="f0004">FIG. 6</figref> is a simplified circuit representation 600 of the NLDMOSFET 200 of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network 646 in series with a PN junction diode 610 (e.g., a PN junction diode formed from a PN junction between a P-type region and the sinker region 222, or a polycrystalline silicon diode), according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0002">FIG. 2</figref>, terminal 660 (e.g., terminal 260) is coupled with the P-type body region (e.g., coupled to body region 234 via body contact region 240), terminal 662 (e.g., terminal 262) is coupled with the N-type source region (e.g., source region 238), terminal 664 (e.g., terminal 264) is coupled with the gate electrode (e.g., gate electrode 242), and terminal 666 (e.g., terminal 266) is coupled with the drain region (e.g., drain region 236).<!-- EPO <DP n="17"> --></p><p id="p0051" num="0051">Resistive network 646 and PN junction diode 610 are electrically coupled in series between the drain region (e.g., drain region 236) and the device's isolation structure. During operation, when the drain potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 646 in series with the reverse breakdown voltage of the PN junction diode 610. As with the embodiment previously discussed in conjunction with <figref idrefs="f0003">FIG. 4</figref>, the combination of the PN junction diode 610 and resistive network 646 may provide certain advantageous effects.</p><p id="p0052" num="0052">According to yet another embodiment, the resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network in parallel with a PN junction diode. For example, <figref idrefs="f0004">FIG. 7</figref> is a simplified circuit representation 700 of the NLDMOSFET 200 of <figref idrefs="f0002">FIG. 2</figref> with a resistor circuit that includes a resistive network 746 in parallel with a PN junction diode 710, according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0002">FIG. 2</figref>, terminal 760 (e.g., terminal 260) is coupled with the P-type body region (e.g., coupled to body region 234 via body contact region 240), terminal 762 (e.g., terminal 262) is coupled with the N-type source region (e.g., source region 238), terminal 764 (e.g., terminal 264) is coupled with the gate electrode (e.g., gate electrode 242), and terminal 766 (e.g., terminal 266) is coupled with the drain region (e.g., drain region 236).</p><p id="p0053" num="0053">Resistive network 746 and PN junction diode 710 are electrically coupled in parallel between the drain region (e.g., drain region 236) and the device's isolation structure. During operation, when the drain potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 746 in parallel with the reverse breakdown voltage of the PN junction diode 710. As with the resistor circuit discussed in conjunction with <figref idrefs="f0003">FIG. 5</figref>, the combination of the PN junction diode 710 and resistive network 746 may have certain advantageous effects.</p><p id="p0054" num="0054">In the embodiments discussed in conjunction with <figref idrefs="f0004">FIGs 6 and 7</figref>, a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) includes a PN junction diode (e.g., PN junction diodes 610, 710) and either a resistive network coupled in series (resistive network 646) or a resistive network coupled in parallel (resistive network 746) with the PN junction diode. In another alternate embodiment, a resistor circuit may include a PN junction diode and both a first resistive network coupled in series and a second resistive network coupled in parallel with the PN<!-- EPO <DP n="18"> --> junction diode, in order to realize the advantages that may be provided by both the series-coupled and parallel-coupled resistive network arrangements.</p><p id="p0055" num="0055">In the embodiments discussed in conjunction with <figref idrefs="f0003 f0004">FIGs 4-7</figref>, a resistor circuit (e.g., resistor circuit 160, <figref idrefs="f0001">FIG. 1</figref>) coupling the drain region and isolation structure of an embodiment of an NLDMOSFET (e.g., NLDMOSFET 112, <figref idrefs="f0001">FIG. 1</figref>) includes either a Schottky diode or a PN junction diode. According to other embodiments, a resistor circuit coupling the drain region and isolation structure of an embodiment of an NLDMOSFET instead may include a combination of one or more Schottky diodes and one or more PN junction diodes. For example, an embodiment of an NLDMOSFET may include a combination of a Schottky diode and one or more PN junction diodes connected in parallel between the drain region and the isolation structure. More particularly, the resistor circuit may include a Schottky diode formed from a metal-semiconductor junction between a Schottky contact and the isolation structure (e.g., sinker region 222), along with one or more P-type regions, each extending into the sinker region and partially across the sinker region. The Schottky contact is connected to the resistive network (i.e., the anode of the Schottky diode is connected to the resistive network), and the PN junction(s) between the P-type region(s) and the sinker region form the PN junction diode(s) of the resistor circuit. According to an embodiment, placing the PN diode(s) alongside the Schottky diode allows the PN junction(s) to deplete the silicon under the Schottky diode, thus reducing reverse-biased leakage in the Schottky diode. The Schottky diode and the PN junction diode(s) can be designed to provide a desired application-dependent breakdown voltage (e.g., a breakdown voltage greater than, less than, or equal to the normal, most negative operating voltage). For example, in an embodiment, the Schottky diode and the PN junction diode(s) each may be designed to provide a reverse breakdown voltage in a range of about -0.3 volts to about -14.0 volts, although smaller or larger breakdown voltages may be achieved, as well.</p><p id="p0056" num="0056">In the above described embodiments, the drain region and isolation structure of an NLDMOSFET (e.g., NLDMOSFET 112, 200, <figref idrefs="f0001">FIGs 1</figref>, <figref idrefs="f0002">2</figref>) are electrically coupled through a resistor circuit. In other embodiments, the source region and isolation structure of a PLDMOSFET (e.g., PLDMOSFET 116, <figref idrefs="f0001">FIG. 1</figref>) are electrically coupled through a resistor circuit. For example, <figref idrefs="f0005">FIG. 8</figref> is a cross-sectional view of a PLDMOSFET 800 (e.g., PLDMOSFET 116, <figref idrefs="f0001">FIG. 1</figref>) with a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) coupled<!-- EPO <DP n="19"> --> between a source region and isolation structure of the PLDMOSFET, according to an embodiment. According to an embodiment, various regions of PLDMOSFET 800 have ring-shaped configurations oriented in planes that are perpendicular to the cross-section illustrated in <figref idrefs="f0005">FIG. 8</figref>. Once again, although the figures and description herein particularly apply to a double gate finger configuration, the scope of the inventive subject matter is not limited to such configurations. Those of skill in the art would understand, based on the description herein, how to modify the illustrated and described embodiments to apply to configurations that include multiple (i.e., &gt;2) gate fingers, where adjacent gate fingers may share a drain (e.g., drain region 836).</p><p id="p0057" num="0057">PLDMOSFET 800 is formed in and on a P-type semiconductor substrate 810 (e.g., the SOC substrate discussed in conjunction with <figref idrefs="f0001">FIG. 1</figref>), which has a top substrate surface 812. According to an embodiment, PLDMOSFET 800 includes an isolation structure that substantially surrounds a portion 816 of the substrate associated with an active area 830 of the PLDMOSFET 800 (i.e., an area of the substrate 810 within which an active device is formed). In other words, the active device may be considered to be contained by the isolation structure. The isolation structure is a box-type structure, which is formed from an N-type buried layer (NBL) 820 (located at a depth below the top substrate surface 812) and an N-type sinker region 822 extending from the top substrate surface 812 to the depth of the NBL 820. The sinker region 822 may be formed using a single implantation procedure having an implant energy sufficient to enable the sinker region 822 to extend to the NBL 820, or the sinker region 822 may be formed using multiple implantation procedures having different implant energies, thus forming a series of interconnected sinker sub-regions at different depths.</p><p id="p0058" num="0058">PLDMOSFET 800 further includes an active device formed within the active area 830. According to an embodiment, the active device includes a P-type drift region 832, an N-type body region 834, a P-type drain region 836, a P-type source region 838, and a gate electrode 842 (and corresponding gate dielectric, not numbered). The drift region 832 is formed within a central portion of the active area 830, and extends from the top substrate surface 812 into the substrate 810 to a depth that is less than the depth of NBL 820. The drain region 836 is formed within the drift region 832, and is more heavily doped than the drift region 832. The drain region 836 extends from the top substrate surface 812 into the substrate 810 to a<!-- EPO <DP n="20"> --> depth significantly less than the depth of the drift region 832. A conductive interconnect electrically couples the drain region 836 to a drain terminal 866.</p><p id="p0059" num="0059">The body region 834 is formed between the drift region 832 and the sinker region 822, and extends from the top substrate surface 812 into the substrate 810 to a depth that is less than the depth of NBL 820, and that may be greater than the depth of the drift region 832 (although body region 834 may extend to depths that are less than or substantially equal to the depth of the drift region 832, as well). In an embodiment, the body region 834 abuts the drift region 832. In addition, the body region 834 is merged with the sinker region 822, in an embodiment, as shown in <figref idrefs="f0005">FIG. 8</figref>. Accordingly, the isolation structure (or more specifically the sinker region 822) may be considered to be a body tie. In alternate embodiments, the body region 834 may be laterally separated from the drift region 832 and/or the sinker region 822, or the body region 834 may overlap the drift region 832 and/or the sinker region 822 (creating regions with dopant profiles that differ from that in the channel or drift region 832 and/or the sinker region 822). The source region 838 is formed within the body region 834, extending from the top substrate surface 812 into the substrate 810 to a depth significantly less than the depth of the body region 834. The source region 838 is more heavily doped than the drift region 832. Gate electrode 842 is formed over a gate oxide on the top substrate surface 812 generally between the drain region 836 and the source region 838. A conductive interconnect electrically couples the gate electrode 842 to a gate terminal 864.</p><p id="p0060" num="0060">According to an embodiment, PLDMOSFET 800 may further include various STI structures 850, 852, as shown in <figref idrefs="f0005">FIG. 8</figref>. For example, at the top substrate surface 812, STI 850 abuts the drain region 836 within drift region 832, and STI 852 is positioned between the source region 838 and the isolation structure (or more specifically, sinker region 822). In alternate embodiments, either or both of STI structures 850 and/or 852 may be excluded. For example, STI 852 may be excluded, and source region 838 and sinker region 822 may be shorted together. In addition, STI 850 may be excluded, making PLDMOSFET 800 an "active drift device," rather than the "field drift device" illustrated in <figref idrefs="f0005">FIG. 8</figref>. The inclusion of STI 850 allows for a high gate-to-drain potential while reducing the risk of rupturing the gate oxide. In still other alternate embodiments, some or all of the STI structures may be replaced with a silicide blocking layer.<!-- EPO <DP n="21"> --></p><p id="p0061" num="0061">According to an embodiment, PLDMOSFET 800 further includes a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) connected between source region 838 and an N-type region 824 extending into the sinker region 822, where N-type region 824 is more heavily doped than the sinker region 822 to provide for Ohmic contact to sinker region 822. For example, the resistor circuit may include a resistive network with one or more resistors 846. Although only one resistor 846 is shown in <figref idrefs="f0005">FIG. 8</figref>, it is to be understood that a resistive network may include multiple resistors. The resistor(s) 846 of the resistive network may be formed from polycrystalline silicon, and may be located on one or more insulated regions of the top surface of the substrate (e.g., on STI 852). Alternatively, one or more of the resistors 846 may be formed from other materials and/or located elsewhere. According to an embodiment, a conductive interconnect electrically couples the source region 838, a first terminal of the resistive network (e.g., a first terminal of resistor 846), and a source terminal 862. Another conductive interconnect electrically couples a second terminal of the resistive network (e.g., a second terminal of resistor 846) to the isolation structure (e.g., to the N-type region 824). In an embodiment, the resistive network has a resistance in a range of about 10 to about 500 ohms, although smaller or larger resistances may be used, as well.</p><p id="p0062" num="0062">As mentioned above, according to an alternate embodiment, the body region 834 may be laterally separated from the sinker region 822 so that a P-type gap is present between the body region 834 and the sinker region 822. In addition, an STI structure or silicide blocking layer may be included at the substrate surface to ensure isolation between the regions. The P-type gap may be formed from the portion 816 of the P-type substrate within the isolation structure (which would extend to the top substrate surface 812 between the body region 834 and the sinker region 822), or from a P-type well region extending from the top substrate surface 812 and located between the body region 834 and the sinker region 822. In such embodiments, PLDMOSFET 800 may further include an N-type body contact region (not illustrated) formed within the body region 834 (e.g., between the source region 838 and the sinker region 822, where the body contact region may be separated from the source region 838 by an STI structure or silicide blocking layer). The body contact region and the source region 838 may be electrically coupled (shorted) through a conductive interconnect, and the diode circuit may be electrically coupled between the isolation structure (e.g., sinker region 822) and the shorted source and body regions. During normal operation, when the body region 834, source region<!-- EPO <DP n="22"> --> 838, and isolation structure all are at high potentials, the isolation structure and body region 834 can be effectively shorted through the lateral depletion of the P-type gap between them (e.g., which may be completely depleted before breakdown between them), or through the vertical depletion of the portion 816 of the P-type substrate between the body region 834 and the NBL 820, whichever comes first.</p><p id="p0063" num="0063"><figref idrefs="f0005">FIG. 9</figref> is a simplified circuit representation 900 of the PLDMOSFET 800 of <figref idrefs="f0005">FIG. 8</figref>, according to an embodiment. Referring also to <figref idrefs="f0005">FIG. 8</figref>, terminal 962 (e.g., terminal 862) is coupled with the source region (e.g., source region 838), terminal 964 (e.g., terminal 864) is coupled with the gate electrode (e.g., gate electrode 842), and terminal 966 (e.g., terminal 866) is coupled with the drain region (e.g., drain region 836).</p><p id="p0064" num="0064">According to an embodiment, and as discussed above, the PLDMOSFET also includes resistive network 946 electrically coupled between the source region (e.g., source region 838) and the device's isolation structure. Although a single resistor is used to depict the resistive network 946 in <figref idrefs="f0005">FIG. 9</figref> (and in the other circuit representations depicted in the figures), it is to be understood that this is for convenience only, and that a resistive network may include multiple resistors, as discussed previously. In an embodiment, a first terminal of the resistive network 946 is coupled to the source region, and a second terminal of the resistive network 946 is coupled to the isolation structure (e.g., the combination of sinker region 822 and NBL 820). At node 920, diode 914 represents the diode formed by the interface between the isolation structure and the remainder of the substrate outside of the isolation structure.</p><p id="p0065" num="0065">During normal operation in which the source potential is elevated, the isolation structure potential closely follows that of the source region with a voltage drop across resistive network 946 that depends on the amount of current flowing through the body region. On the other hand, when the source potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across the resistive network 946. By holding up the potential of the isolation structure when the source potential goes negative, carrier injection into the substrate that may otherwise occur if the source and isolation structure were merely shorted may be reduced, thus avoiding disruption of adjacent circuit blocks.<!-- EPO <DP n="23"> --></p><p id="p0066" num="0066">According to another embodiment, the resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network in series with a Schottky diode. For example, <figref idrefs="f0006">FIG. 10</figref> is a simplified circuit representation 1000 of the PLDMOSFET 800 of <figref idrefs="f0005">FIG. 8</figref> with a resistor circuit that includes a resistive network 1046 in series with a Schottky diode 1010, according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0005">FIG. 8</figref>, terminal 1062 (e.g., terminal 862) is coupled with the source region (e.g., source region 838), terminal 1064 (e.g., terminal 864) is coupled with the gate electrode (e.g., gate electrode 842), and terminal 1066 (e.g., terminal 866) is coupled with the drain region (e.g., drain region 836).</p><p id="p0067" num="0067">Schottky diode 1010 and resistive network 1046 are electrically coupled in series between the source region (e.g., source region 838) and the device's isolation structure. Schottky diode 1010 may be formed, for example, by a Schottky contact (not illustrated) in contact with the isolation structure (e.g., with sinker region 822). More particularly, in an embodiment, the Schottky diode may be formed from the metal-semiconductor junction between a Schottky contact (e.g., formed with silicide on the top substrate surface) and the top surface of sinker region 822. In an alternate embodiment, the Schottky contact may be formed on a sidewall or other surface that is not co-planar with the top substrate surface 812.</p><p id="p0068" num="0068">During operation, when the source potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 1046 in series with the reverse breakdown voltage of the Schottky diode 1010. The combination of the Schottky diode 1010 and resistive network 1046 may allow for more flexibility in the construction of the Schottky diode 1010. In addition, in choosing a value for resistive network 1046 to achieve optimum overall results in maintaining the PLDMOSFET's integrity, ESD robustness may be achieved while reducing substrate injection. More specifically, for example, under conditions in which the Schottky diode 1010 is run into breakdown (e.g., during ESD stress), the current through the Schottky diode 1010 is limited by resistive network 1046 to the extent of its capability, thus reducing the likelihood that an ESD event may damage Schottky diode 1010.</p><p id="p0069" num="0069">According to yet another embodiment, the resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network in parallel with a Schottky diode. For example, <figref idrefs="f0006">FIG. 11</figref> is a simplified circuit representation 1100 of the PLDMOSFET 800 of <figref idrefs="f0005">FIG. 8</figref> with a resistor<!-- EPO <DP n="24"> --> circuit that includes a resistive network 1146 in parallel with a Schottky diode 1110, according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0005">FIG. 8</figref>, terminal 1162 (e.g., terminal 862) is coupled with the source region (e.g., source region 838), terminal 1164 (e.g., terminal 864) is coupled with the gate electrode (e.g., gate electrode 842), and terminal 1166 (e.g., terminal 866) is coupled with the drain region (e.g., drain region 836).</p><p id="p0070" num="0070">Schottky diode 1110 (e.g., the interface between a Schottky contact (not illustrated) and sinker region 822) and resistive network 1146 are electrically coupled in parallel between the source region (e.g., source region 838) and the device's isolation structure. During operation, when the source potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 1146 in parallel with the reverse breakdown voltage of the Schottky diode 1110. As with the resistor circuit discussed in conjunction with <figref idrefs="f0006">FIG. 10</figref>, the combination of the Schottky diode 1110 and resistive network 1146 may allow for more flexibility in the construction of the Schottky diode 1110. In addition, resistive network 1146 may function to maintain the potential of the isolation structure closer to the drain potential of the PLDMOSFET, under certain circumstances. For example, when the source potential is falling (although still positive), the potential of the isolation structure is pulled down only by the capacitance of Schottky diode 1110, which may or may not be sufficient. In such a case, resistive network 1146 may help to discharge the potential of the isolation structure towards the source potential. Although some minority carrier injection may be added when the source potential transitions negative, resistive network 1146 may limit the amount of carrier injection.</p><p id="p0071" num="0071">In the embodiments discussed in conjunction with <figref idrefs="f0006">FIGs 10 and 11</figref>, a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) includes a resistive network (e.g., resistive networks 1046, 1146) coupled in series (<figref idrefs="f0006">FIG. 10</figref>) or in parallel (<figref idrefs="f0006">FIG. 11</figref>) with a Schottky diode. In another alternate embodiment, a resistor circuit may include a Schottky diode and both a first resistive network coupled in series and a second resistive network coupled in parallel with the Schottky diode, in order to realize the advantages that may be provided by both the series-coupled and parallel-coupled resistive network arrangements.</p><p id="p0072" num="0072">In the embodiments discussed in conjunction with <figref idrefs="f0006">FIGs 10 and 11</figref>, a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) coupling the source region and isolation structure of an<!-- EPO <DP n="25"> --> embodiment of a PLDMOSFET (e.g., PLDMOSFET 116, <figref idrefs="f0001">FIG. 1</figref>) includes a Schottky diode. According to another embodiment, a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) includes a resistive network and a PN junction diode (not illustrated) connected between the source region (e.g., source region 838, <figref idrefs="f0005">FIG. 8</figref>) and the isolation structure. For example, referring again to <figref idrefs="f0005">FIG. 8</figref>, instead of including N-type region 824, PLDMOSFET 800 may also include a P-type region (not illustrated) extending into sinker region 822, where the P-type region is more heavily doped than P-type drift region 832. The PN junction between the P-type region and the sinker region 822 forms a PN junction diode, which may be interconnected within the resistor circuit. The PN junction diode can be designed to provide a desired application-dependent breakdown voltage (e.g., a breakdown voltage greater than, less than, or equal to the normal, most negative operating voltage). For example, in an embodiment, the PN junction diode may be designed to provide a reverse breakdown voltage in a range of about -0.3 volts to about -14.0 volts, although smaller or larger breakdown voltages may be achieved, as well.</p><p id="p0073" num="0073">According to yet another embodiment, a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network and a polycrystalline silicon diode (not illustrated) connected between the source region (e.g., source region 838, <figref idrefs="f0005">FIG. 8</figref>) and the isolation structure. For example, a polycrystalline silicon diode may be formed from a P-type region and an N-type region separated by a neutral spacer region that defines the breakdown voltage of polycrystalline silicon diode. The polycrystalline silicon diode may be formed on an insulated region of the top surface of the substrate (e.g., on STI 852). Alternatively, the polycrystalline silicon diode may be formed from other materials and/or located elsewhere. In an embodiment, the polycrystalline silicon diode may be designed to provide a desired application-dependent reverse breakdown voltage that is less than, greater than, or equal to the normal, most negative operating voltage (e.g., in a range of about -0.3 volts to about -14.0 volts, although smaller or larger breakdown voltages may be achieved, as well).</p><p id="p0074" num="0074"><figref idrefs="f0007">FIG. 12</figref> is a simplified circuit representation 1200 of the PLDMOSFET 800 of <figref idrefs="f0005">FIG. 8</figref> with a resistor circuit that includes a resistive network 1246 in series with a PN junction diode 1210 (e.g., a PN junction diode formed from a PN junction between a P-type region and the sinker region 822, or a polycrystalline silicon diode), according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0005">FIG. 8</figref>, terminal 1262 (e.g., terminal 862) is coupled with the<!-- EPO <DP n="26"> --> source region (e.g., source region 838), terminal 1264 (e.g., terminal 864) is coupled with the gate electrode (e.g., gate electrode 842), and terminal 1266 (e.g., terminal 866) is coupled with the drain region (e.g., drain region 836).</p><p id="p0075" num="0075">Resistive network 1246 and PN junction diode 1210 are electrically coupled in series between the source region (e.g., source region 838) and the device's isolation structure. During operation, when the source potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 1246 in series with the reverse breakdown voltage of the PN junction diode 1210. As with the embodiment previously discussed in conjunction with <figref idrefs="f0006">FIG. 10</figref>, the combination of the PN junction diode 1210 and resistive network 1246 may provide certain advantageous effects.</p><p id="p0076" num="0076">According to yet another embodiment, the resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) may include a resistive network in parallel with a PN junction diode. For example, <figref idrefs="f0007">FIG. 13</figref> is a simplified circuit representation 1300 of the PLDMOSFET 800 of <figref idrefs="f0005">FIG. 8</figref> with a resistor circuit that includes a resistive network 1346 in parallel with a PN junction diode 1310, according to an alternate embodiment. Similar to the embodiment of <figref idrefs="f0005">FIG. 8</figref>, terminal 1362 (e.g., terminal 862) is coupled with the source region (e.g., source region 838), terminal 1364 (e.g., terminal 864) is coupled with the gate electrode (e.g., gate electrode 842), and terminal 1366 (e.g., terminal 866) is coupled with the drain region (e.g., drain region 836).</p><p id="p0077" num="0077">Resistive network 1346 and PN junction diode 1310 are electrically coupled in parallel between the source region (e.g., source region 836) and the device's isolation structure. During operation, when the source potential transitions to a negative voltage, the isolation structure potential is held up by the voltage drop across resistive network 1346 in parallel with the reverse breakdown voltage of the PN junction diode 1310. As with the resistor circuit discussed in conjunction with <figref idrefs="f0007">FIG. 12</figref>, the combination of the PN junction diode 1310 and resistive network 1346 may have certain advantageous effects.</p><p id="p0078" num="0078">In the embodiments discussed in conjunction with <figref idrefs="f0007">FIGs 12 and 13</figref>, a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) includes a PN junction diode (e.g., PN junction diodes 1210, 1310) and either a resistive network coupled in series (resistive network 1246) or a resistive network coupled in parallel (resistive network 1346) with the PN junction diode. In another<!-- EPO <DP n="27"> --> alternate embodiment, a resistor circuit may include a PN junction diode and both a first resistive network coupled in series and a second resistive network coupled in parallel with the PN junction diode, in order to realize the advantages that may be provided by both the series-coupled and parallel-coupled resistive network arrangements.</p><p id="p0079" num="0079">In the embodiments discussed in conjunction with <figref idrefs="f0006 f0007">FIGs 10-13</figref>, a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) coupling the source region and isolation structure of an embodiment of an PLDMOSFET (e.g., PLDMOSFET 116, <figref idrefs="f0001">FIG. 1</figref>) includes either a Schottky diode or a PN junction diode. According to other embodiments, a resistor circuit coupling the source region and isolation structure of an embodiment of a PLDMOSFET instead may include a combination of one or more Schottky diodes and one or more PN junction diodes. For example, an embodiment of a PLDMOSFET may include a combination of a Schottky diode and one or more PN junction diodes connected in parallel between the source region and the isolation structure. More particularly, the resistor circuit may include a Schottky diode formed from a metal-semiconductor junction between a Schottky contact and the isolation structure (e.g., sinker region 822), along with one or more P-type regions, each extending into the sinker region and partially across the sinker region. The Schottky contact is connected to the resistive network (i.e., the anode of the Schottky diode is connected to the resistive network), and the PN junction(s) between the P-type region(s) and the sinker region form the PN junction diode(s) of the resistor circuit. According to an embodiment, placing the PN diode(s) alongside the Schottky diode allows the PN junction(s) to deplete the silicon under the Schottky diode, thus reducing reverse-biased leakage in the Schottky diode. The Schottky diode and the PN junction diode(s) can be designed to provide a desired application-dependent breakdown voltage (e.g., a breakdown voltage greater than, less than, or equal to the normal, most negative operating voltage). For example, in an embodiment, the Schottky diode and the PN junction diode(s) each may be designed to provide a reverse breakdown voltage in a range of about -0.3 volts to about -14.0 volts, although smaller or larger breakdown voltages may be achieved, as well.</p><p id="p0080" num="0080"><figref idrefs="f0008">FIG. 14</figref> is a simplified flow diagram illustrating a method for forming the devices illustrated, for example in <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0005">8</figref>, and incorporating those devices into an SOC and a system (e.g., system 100, <figref idrefs="f0001">FIG. 1</figref>) with an inductive load (e.g., inductive load 132, <figref idrefs="f0001">FIG. 1</figref>), according to various embodiments. Standard semiconductor processing techniques may be<!-- EPO <DP n="28"> --> employed in producing the SOC, and for the purpose of brevity, those techniques are not described in detail herein.</p><p id="p0081" num="0081">The method begins, in block 1402, by providing a substrate (e.g., an SOC substrate) having a first conductivity type (e.g., P-type substrate 210, 810). The substrate may include a base substrate and an epitaxial layer grown on the base substrate, for example. An active device (e.g., associated with a driver circuit) may then be formed (blocks 1404, 1406, 1408). For example, in block 1404, an isolation structure may be formed in the substrate. As described in detail previously, the isolation structure may include a buried layer of a second conductivity type (e.g., NBL 220, 820) and a sinker region of the second conductivity type (e.g., sinker region 222, 822) extending from the substrate top surface to the buried layer. The isolation structure formed from the combination of the buried layer and sinker region may substantially surround an active area of the device (e.g., active area 230, 830). In block 1406, an active device may be formed within the active area. For example, among other things, an active device formed in the active area may include a drift region, a body region, a gate, and current carrying regions adjacent opposite ends of a channel region of the device (e.g., a drain region and a source region), as previously described.</p><p id="p0082" num="0082">In block 1408, a resistor circuit (e.g., resistor circuit 162, <figref idrefs="f0001">FIG. 1</figref>) may be formed and interconnected between one of the device's current carrying regions and the isolation structure (or more specifically the sinker region, such as sinker region 222, 822). For example, in the case of manufacturing an NLDMOSFET (e.g., NLDMOSFET 200, <figref idrefs="f0002">FIG. 2</figref>), a resistor circuit may be interconnected between the device's drain region and the isolation structure. Conversely, in the case of manufacturing a PLDMOSFET (e.g., PLDMOSFET 800, <figref idrefs="f0005">FIG. 8</figref>), a resistor circuit may be interconnected between the device's source region and the isolation structure. As described in detail above, embodiments of resistor circuits may include one or more resistive networks, Schottky diodes, and/or PN junction diodes.</p><p id="p0083" num="0083">In block 1410, which may be performed in parallel with blocks 1404, 1406, and 1408, "other devices" may be formed in and on the substrate, including forming additional devices associated with a driver circuit (e.g., driver circuit 110, <figref idrefs="f0001">FIG. 1</figref>) and additional devices associated with a system on a chip (SOC) (e.g., processing components, memory arrays, and other circuitry). The driver circuit and other SOC components may be interconnected, in block<!-- EPO <DP n="29"> --> 1412, and the SOC substrate may be packaged, thus completing fabrication of the SOC. In block 1414, the SOC, whether packaged or not, may be incorporated into a larger system, such as a system that includes an inductive load (e.g., inductive load 132, <figref idrefs="f0001">FIG. 1</figref>), and the method may end.</p><p id="p0084" num="0084">As discussed previously, the device formed in blocks 1404, 1406, and 1408 is configured to reduce current injection into the SOC substrate under various operating conditions. More particularly, the resistor circuit coupled between a current carrying region (e.g., a drain or source region) and the isolation structure of at least one active device of the driver circuit may result in reduction of injection current, when compared with other systems in which such a resistor circuit is not present (e.g., in systems in which the source region and isolation structure are merely shorted together). Accordingly, the various embodiments may produce significant advantageous results.</p><p id="p0085" num="0085">While at least one exemplary embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist, especially with respect to choices of device types, materials and doping. It should be appreciated that the exemplary embodiment or exemplary embodiments are only examples, and are not intended to limit the scope, applicability, or configuration of the embodiments in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the exemplary embodiment or exemplary embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope of the inventive subject matter as set forth in the appended claims and the legal equivalents thereof.</p></description><claims mxw-id="PCLM56976322" lang="EN" load-source="patent-office"><!-- EPO <DP n="30"> --><claim id="c-en-0001" num="0001"><claim-text>A semiconductor device (200, 800), comprising:
<claim-text>a semiconductor substrate (210, 810) having a first conductivity type and a top substrate surface (212, 812);</claim-text>
<claim-text>a buried layer (220, 820) below the top substrate surface, wherein the buried layer has a second conductivity type that is different from the first conductivity type;</claim-text>
<claim-text>a sinker region (222, 822) between the top substrate surface and the buried layer, wherein the sinker region has the second conductivity type, and an isolation structure is formed by the sinker region and the buried layer;</claim-text>
<claim-text>an active device in the semiconductor substrate within a portion (230, 830) of the substrate contained by the isolation structure, wherein the active device includes a current carrying region (236, 238, 836, 838) selected from a source region and a drain region; and</claim-text>
<claim-text>a resistor circuit (160) connected between the isolation structure and the current carrying region.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The semiconductor device of claim 1, wherein the resistor circuit comprises:
<claim-text>a polycrystalline silicon resistor (246, 846).</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The semiconductor device of claim 1 or 2, wherein the resistor circuit comprises:
<claim-text>a first resistive network (446, 546, 1046, 1146); and</claim-text>
<claim-text>a Schottky diode (410, 510, 1010, 1110) coupled to the first resistive network, wherein the Schottky diode is formed from a Schottky contact coupled with the isolation region.</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The semiconductor device of claim 3, wherein:
<claim-text>the Schottky diode (410, 1010) is coupled to the first resistive network in series.</claim-text></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The semiconductor device of claim 3 or 4, wherein:
<claim-text>the Schottky diode (510, 1110) is coupled to the first resistive network in parallel.</claim-text></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The semiconductor device of any one of the preceding claims, wherein the resistor circuit comprises:
<claim-text>a first resistive network (646, 746, 1246, 1346); and</claim-text>
<claim-text>a PN junction diode (610, 710, 1210, 1310) coupled to the first resistive network.</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The semiconductor device of claim 6, wherein:
<claim-text>the PN junction diode (610, 1210) is coupled to the first resistive network in series.</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The semiconductor device of claim 6 or 7, wherein:<!-- EPO <DP n="31"> -->
<claim-text>the PN junction diode (710, 1310) is coupled to the first resistive network in parallel.</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>A driver circuit (110) comprising:
<claim-text>a first laterally diffused metal oxide semiconductor field effect transistor (200, 800) (LDMOSFET) formed on a semiconductor substrate (210, 810) having a first conductivity type and a top substrate surface (212, 812), wherein the first LDMOSFET includes<br/>
a buried layer (220, 820) below the top substrate surface, wherein the buried layer has a second conductivity type that is different from the first conductivity type,<br/>
a sinker region (222, 822) between the top substrate surface and the buried layer, wherein the sinker region has the second conductivity type, and an isolation structure is formed by the sinker region and the buried layer,<br/>
an active device in a portion (230, 830) of the semiconductor substrate contained by the isolation structure, wherein the active device includes a current carrying region (236, 238, 836, 838); and<br/>
a resistor circuit (160) connected between the isolation structure and the current carrying region.</claim-text></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The driver circuit of claim 9, wherein the resistor circuit comprises:
<claim-text>a polycrystalline silicon resistor (246, 846).</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The driver circuit of claim 9 or 10, wherein the resistor circuit comprises:
<claim-text>a first resistive network (446, 546, 1046, 1146); and</claim-text>
<claim-text>a Schottky diode (410, 510, 1010, 1110) coupled to the first resistive network, wherein the Schottky diode is formed from a Schottky contact coupled with the isolation region.</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The driver circuit of claim 9,10 or 11 wherein the resistor circuit comprises:
<claim-text>a first resistive network (646, 746, 1246, 1346); and</claim-text>
<claim-text>a PN junction diode coupled to the resistive network (610, 710, 1210, 1310).</claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>A method for forming a semiconductor device (200, 800), the method comprising the steps of:
<claim-text>forming (1404) a buried layer (220, 820) below a top substrate surface (212, 812) of a semiconductor substrate (210, 810) having a first conductivity type, wherein the buried layer has a second conductivity type that is different from the first conductivity type;</claim-text>
<claim-text>forming (1404) a sinker region (222, 822) between the top substrate surface and the buried layer, wherein the sinker region has the second conductivity type, and an isolation structure is formed by the sinker region and the buried layer;<!-- EPO <DP n="32"> --></claim-text>
<claim-text>forming (1406) an active device in a portion (230, 830) of the semiconductor substrate contained by the isolation structure, wherein the active device includes a current carrying region (236, 238, 836, 838); and</claim-text>
<claim-text>forming (1408) a resistor circuit (160) connected between the isolation structure and the current carrying region.</claim-text></claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The method of claim 13, wherein forming the resistor circuit comprises:
<claim-text>forming and interconnecting a polycrystalline silicon resistor (246, 846) as part of the resistor circuit.</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16667103" load-source="patent-office"><!-- EPO <DP n="33"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="151" he="177" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0002" num="2,3"><img id="if0002" file="imgf0002.tif" wi="165" he="209" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0003" num="4,5"><img id="if0003" file="imgf0003.tif" wi="114" he="210" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0004" num="6,7"><img id="if0004" file="imgf0004.tif" wi="125" he="214" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0005" num="8,9"><img id="if0005" file="imgf0005.tif" wi="165" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="38"> --><figure id="f0006" num="10,11"><img id="if0006" file="imgf0006.tif" wi="131" he="216" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="39"> --><figure id="f0007" num="12,13"><img id="if0007" file="imgf0007.tif" wi="121" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="40"> --><figure id="f0008" num="14"><img id="if0008" file="imgf0008.tif" wi="120" he="210" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
