-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxDemodulator/rx_demod_optimized_src_Upcast_Wordlength.vhd
-- Created: 2024-10-04 10:51:58
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: rx_demod_optimized_src_Upcast_Wordlength
-- Source Path: HDLRxDemodulator/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization/equalizer/Real 
-- Divide HDL Optimized/ForEach - Real Divide/Upcast Wordlengt
-- Hierarchy Level: 6
-- Model version: 1.70
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY rx_demod_optimized_src_Upcast_Wordlength IS
  PORT( x                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        y                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        u                                 :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        v                                 :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
        );
END rx_demod_optimized_src_Upcast_Wordlength;


ARCHITECTURE rtl OF rx_demod_optimized_src_Upcast_Wordlength IS

  -- Signals
  SIGNAL x_signed                         : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL y_signed                         : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL u_tmp                            : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL v_tmp                            : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  x_signed <= signed(x);

  y_signed <= signed(y);

  -- Copyright 2019 The MathWorks, Inc.
  u_tmp <= x_signed;
  v_tmp <= y_signed;

  u <= std_logic_vector(u_tmp);

  v <= std_logic_vector(v_tmp);

END rtl;

