{"Source Block": ["hdl/projects/daq3/zc706/system_top.v@265:275@HdlIdDef", "  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n"], "Clone Blocks": [["hdl/projects/fmcomms1/vc707/system_top.v@205:215", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@199:209", "  wire            spi_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@213:223", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@197:207", "  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@185:195", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@215:225", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // default logic\n\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@179:189", "  wire    [63:0]  gpio_t;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@186:196", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // assignments\n"], ["hdl/projects/daq3/zc706/system_top.v@262:272", "  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n"], ["hdl/projects/daq1/zc706/system_top.v@199:209", "  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n\n  // pack & unpack data\n"], ["hdl/projects/daq3/zc706/system_top.v@264:274", "  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@263:273", "  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@203:213", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@180:190", "  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@212:222", "  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@206:216", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // assignments\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@174:184", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@249:259", "  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/daq1/zc706/system_top.v@198:208", "  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@214:224", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // default logic\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@232:242", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@163:173", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@180:190", "  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@184:194", "  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n"], ["hdl/projects/daq3/zc706/system_top.v@267:277", "  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@210:220", "  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@179:189", "  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@159:169", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@319:329", "  wire            dac_enable_3;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@158:168", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@247:257", "  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@160:170", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n"], ["hdl/projects/fmcomms1/zed/system_top.v@200:210", "  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@202:212", "  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@202:212", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@201:211", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@178:188", "  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@315:325", "  wire   [255:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_enable_2;\n  wire            dac_enable_3;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@183:193", "  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@248:258", "  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@324:334", "  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@161:171", "  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@157:167", "  wire            spi0_miso;\n  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@320:330", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@323:333", "  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@177:187", "  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@183:193", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@181:191", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@206:216", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@238:248", "  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire            adc_valid_2;\n  wire            adc_valid_3;\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@196:206", "  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@174:184", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@235:245", "  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@269:279", "  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@317:327", "  wire            dac_enable_1;\n  wire            dac_enable_2;\n  wire            dac_enable_3;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@207:217", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // assignments\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@211:221", "  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@175:185", "  wire            spi1_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@181:191", "  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@268:278", "  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@244:254", "  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@182:192", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@178:188", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@207:217", "  wire            spi_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@181:191", "  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@176:186", "  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@187:197", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // assignments\n\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@183:193", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@250:260", "  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n  always @(posedge adc_clk) begin\n    adc_wr <= adc_enable_0 & adc_enable_1;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@179:189", "  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@321:331", "  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@201:211", "  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@182:192", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@203:213", "  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@322:332", "  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n"], ["hdl/projects/fmcomms1/zed/system_top.v@199:209", "  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@182:192", "  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@261:271", "  wire            tx_sync;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@318:328", "  wire            dac_enable_2;\n  wire            dac_enable_3;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@194:204", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@195:205", "  wire            spi1_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n"], ["hdl/projects/fmcomms6/zc706/system_top.v@162:172", "  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@200:210", "  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@245:255", "  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@325:335", "  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_3, dac_enable_2, dac_enable_1, dac_enable_0})\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@209:219", "  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@204:214", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@176:186", "  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcadc4/zc706/system_top.v@239:249", "  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_enable_2;\n  wire            adc_enable_3;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n  wire            adc_valid_2;\n  wire            adc_valid_3;\n\n  // adc-pack place holder\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@180:190", "  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@178:188", "  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@204:214", "  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@177:187", "  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@260:270", "  wire            tx_sysref;\n  wire            tx_sync;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n"], ["hdl/projects/fmcomms7/zc706/system_top.v@316:326", "  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_enable_2;\n  wire            dac_enable_3;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            dac_valid_2;\n  wire            dac_valid_3;\n  wire            adc_clk;\n  wire   [ 63:0]  adc_data_0;\n  wire   [ 63:0]  adc_data_1;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@198:208", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@198:208", "  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@208:218", "  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@177:187", "  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@175:185", "  wire            spi1_miso;\n  wire            dac_clk;\n  wire            dac_valid_0;\n  wire            dac_enable_0;\n  wire            dac_valid_1;\n  wire            dac_enable_1;\n  wire    [63:0]  dac_dma_rdata;\n  wire            adc_clk;\n  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n"], ["hdl/projects/daq3/zc706/system_top.v@266:276", "  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire            adc_enable_0;\n  wire            adc_enable_1;\n  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@246:256", "  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n"]], "Diff Content": {"Delete": [[270, "  wire    [63:0]  adc_data_1;\n"]], "Add": []}}