// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_gf128_multiply (
        ap_clk,
        ap_rst,
        a,
        b_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [127:0] a;
input  [127:0] b_val;
output  [127:0] ap_return;
input   ap_ce;

reg[127:0] ap_return;

wire    ap_block_pp0_stage0_11001;
wire   [254:0] grp_gf128_clmul_fu_56_ap_return;
reg   [254:0] product_reg_221;
wire    ap_block_pp0_stage0_11001_ignoreCallOp17;
reg   [126:0] high_reg_226;
reg    grp_gf128_clmul_fu_56_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp11;
wire    ap_block_pp0_stage0_ignoreCallOp11;
wire    ap_block_pp0_stage0;
wire   [127:0] r3_fu_94_p3;
wire   [127:0] zext_ln21_fu_77_p1;
wire   [127:0] xor_ln29_fu_101_p2;
wire   [128:0] r2_fu_87_p3;
wire   [128:0] zext_ln29_fu_107_p1;
wire   [128:0] xor_ln29_1_fu_111_p2;
wire   [133:0] r1_fu_80_p3;
wire   [133:0] zext_ln29_1_fu_117_p1;
wire   [133:0] temp_fu_121_p2;
wire   [5:0] overflow_fu_131_p4;
wire   [12:0] o1_fu_145_p3;
wire   [127:0] low_fu_74_p1;
wire   [127:0] zext_ln35_fu_153_p1;
wire   [127:0] xor_ln40_fu_173_p2;
wire   [127:0] mid_fu_127_p1;
wire   [6:0] o3_fu_165_p3;
wire   [6:0] zext_ln33_fu_141_p1;
wire   [6:0] xor_ln40_2_fu_185_p2;
wire   [7:0] zext_ln40_fu_191_p1;
wire   [7:0] o2_fu_157_p3;
wire   [7:0] xor_ln40_3_fu_195_p2;
wire   [127:0] zext_ln40_1_fu_201_p1;
wire   [127:0] xor_ln40_1_fu_179_p2;
wire   [127:0] xor_ln40_4_fu_205_p2;
reg    ap_ce_reg;
reg   [127:0] a_int_reg;
reg   [127:0] b_val_int_reg;
reg   [127:0] ap_return_int_reg;

GenerateProof_gf128_clmul grp_gf128_clmul_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(a_int_reg),
    .b(b_val_int_reg),
    .ap_return(grp_gf128_clmul_fu_56_ap_return),
    .ap_ce(grp_gf128_clmul_fu_56_ap_ce)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        a_int_reg <= a;
        b_val_int_reg <= b_val;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= xor_ln40_4_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        high_reg_226 <= {{grp_gf128_clmul_fu_56_ap_return[254:128]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp17))) begin
        product_reg_221 <= grp_gf128_clmul_fu_56_ap_return;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = xor_ln40_4_fu_205_p2;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp11))) begin
        grp_gf128_clmul_fu_56_ap_ce = 1'b1;
    end else begin
        grp_gf128_clmul_fu_56_ap_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp11 = ~(1'b1 == 1'b1);

assign low_fu_74_p1 = product_reg_221[127:0];

assign mid_fu_127_p1 = temp_fu_121_p2[127:0];

assign o1_fu_145_p3 = {{overflow_fu_131_p4}, {7'd0}};

assign o2_fu_157_p3 = {{overflow_fu_131_p4}, {2'd0}};

assign o3_fu_165_p3 = {{overflow_fu_131_p4}, {1'd0}};

assign overflow_fu_131_p4 = {{temp_fu_121_p2[133:128]}};

assign r1_fu_80_p3 = {{high_reg_226}, {7'd0}};

assign r2_fu_87_p3 = {{high_reg_226}, {2'd0}};

assign r3_fu_94_p3 = {{high_reg_226}, {1'd0}};

assign temp_fu_121_p2 = (zext_ln29_1_fu_117_p1 ^ r1_fu_80_p3);

assign xor_ln29_1_fu_111_p2 = (zext_ln29_fu_107_p1 ^ r2_fu_87_p3);

assign xor_ln29_fu_101_p2 = (zext_ln21_fu_77_p1 ^ r3_fu_94_p3);

assign xor_ln40_1_fu_179_p2 = (xor_ln40_fu_173_p2 ^ mid_fu_127_p1);

assign xor_ln40_2_fu_185_p2 = (zext_ln33_fu_141_p1 ^ o3_fu_165_p3);

assign xor_ln40_3_fu_195_p2 = (zext_ln40_fu_191_p1 ^ o2_fu_157_p3);

assign xor_ln40_4_fu_205_p2 = (zext_ln40_1_fu_201_p1 ^ xor_ln40_1_fu_179_p2);

assign xor_ln40_fu_173_p2 = (zext_ln35_fu_153_p1 ^ low_fu_74_p1);

assign zext_ln21_fu_77_p1 = high_reg_226;

assign zext_ln29_1_fu_117_p1 = xor_ln29_1_fu_111_p2;

assign zext_ln29_fu_107_p1 = xor_ln29_fu_101_p2;

assign zext_ln33_fu_141_p1 = overflow_fu_131_p4;

assign zext_ln35_fu_153_p1 = o1_fu_145_p3;

assign zext_ln40_1_fu_201_p1 = xor_ln40_3_fu_195_p2;

assign zext_ln40_fu_191_p1 = xor_ln40_2_fu_185_p2;

endmodule //GenerateProof_gf128_multiply
