{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611122450472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611122450472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 15:00:50 2021 " "Processing started: Wed Jan 20 15:00:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611122450472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611122450472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_MAXV_TEST -c UART_MAXV_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_MAXV_TEST -c UART_MAXV_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611122450472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611122450902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611122450902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_maxv_test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_maxv_test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_MAXV_TEST " "Found entity 1: UART_MAXV_TEST" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611122459747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611122459747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "src/async_transmitter.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/async_transmitter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611122459750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611122459750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "src/async_receiver.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/async_receiver.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611122459752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611122459752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "src/BaudTickGen.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/BaudTickGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611122459754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611122459754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_MAXV_TEST " "Elaborating entity \"UART_MAXV_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611122459789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_MAXV_TEST_TOP.v(49) " "Verilog HDL assignment warning at UART_MAXV_TEST_TOP.v(49): truncated value with size 32 to match size of target (4)" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611122459791 "|UART_MAXV_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:RX " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:RX\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "RX" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611122459791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:RX\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:RX\|BaudTickGen:tickgen\"" {  } { { "src/async_receiver.v" "tickgen" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/async_receiver.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611122459793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:TX " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:TX\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "TX" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611122459795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:TX\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:TX\|BaudTickGen:tickgen\"" {  } { { "src/async_transmitter.v" "tickgen" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/async_transmitter.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611122459797 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611122460124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 VCC " "Pin \"TR_DIR_1\" is stuck at VCC" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611122460198 "|UART_MAXV_TEST|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 GND " "Pin \"TR_OE_1\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611122460198 "|UART_MAXV_TEST|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 VCC " "Pin \"TR_DIR_2\" is stuck at VCC" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611122460198 "|UART_MAXV_TEST|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 GND " "Pin \"TR_OE_2\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611122460198 "|UART_MAXV_TEST|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 GND " "Pin \"TR_DIR_3\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611122460198 "|UART_MAXV_TEST|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 GND " "Pin \"TR_OE_3\" is stuck at GND" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611122460198 "|UART_MAXV_TEST|TR_OE_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611122460198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_1 " "No output dependent on input pin \"SW_USER_1\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611122460248 "|UART_MAXV_TEST|SW_USER_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_2 " "No output dependent on input pin \"SW_USER_2\"" {  } { { "src/UART_MAXV_TEST_TOP.v" "" { Text "C:/Users/eidos/Desktop/Complete/UART_MAXV_TEST_1.0.0/src/UART_MAXV_TEST_TOP.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611122460248 "|UART_MAXV_TEST|SW_USER_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611122460248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611122460248 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611122460248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611122460248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611122460248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611122460383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 15:01:00 2021 " "Processing ended: Wed Jan 20 15:01:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611122460383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611122460383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611122460383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611122460383 ""}
