Block Name			X	Y		#Block ID
---------------------------
cim_stencil$d_reg__U3$reg0		24	5		#r56
cim_stencil$d_reg__U4$reg0		20	9		#r57
cim_stencil$d_reg__U5$reg0		20	11		#r58
cim_stencil$d_reg__U6$reg0		22	17		#r111
cim_stencil$d_reg__U7$reg0		20	15		#r112
cim_stencil$d_reg__U8$reg0		22	15		#r113
cim_stencil$ub_cim_stencil_BANK_2_garnet		15	14		#m114
cim_stencil$ub_cim_stencil_BANK_3_garnet		23	16		#m115
cim_stencil$ub_cim_stencil_bank_4_garnet		15	6		#m116
gray_stencil$d_reg__U12$reg0		4	15		#r117
gray_stencil$d_reg__U13$reg0		18	17		#r118
gray_stencil$d_reg__U14$reg0		16	17		#r119
gray_stencil$d_reg__U15$reg0		18	7		#r120
gray_stencil$d_reg__U16$reg0		18	9		#r121
gray_stencil$d_reg__U17$reg0		12	5		#r122
gray_stencil$ub_gray_stencil_BANK_2_garnet		7	8		#m123
gray_stencil$ub_gray_stencil_BANK_3_garnet		23	6		#m124
gray_stencil$ub_gray_stencil_bank_4_garnet		7	16		#m125
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_0		3	0		#I0
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_0$reg12		2	7		#r188
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_0		1	0		#I2
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_0$reg26		2	13		#r223
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0		5	0		#I155
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg0		8	1		#r156
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg1		8	5		#r157
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg2		10	3		#r158
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg3		10	7		#r159
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0		9	0		#I165
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg10		2	11		#r168
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg11		0	7		#r169
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg8		8	7		#r166
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg9		6	11		#r167
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0		7	0		#I160
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg4		6	3		#r161
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg5		6	7		#r162
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg6		4	7		#r163
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg7		2	5		#r164
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0		11	0		#I190
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg14		16	1		#r191
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg15		16	7		#r192
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg16		14	13		#r193
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg17		6	13		#r194
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0		15	0		#I200
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0$reg22		14	7		#r201
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0$reg23		14	15		#r202
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0$reg24		10	19		#r203
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0$reg25		6	23		#r204
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0		13	0		#I195
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0$reg18		10	5		#r196
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0$reg19		10	13		#r197
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0$reg20		8	17		#r198
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0$reg21		4	17		#r199
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_valid		5	0		#i1
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_valid$reg13		8	13		#r189
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid		3	0		#i3
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid$reg27		8	3		#r224
lxx_stencil$d_reg__U21$reg0		12	13		#r126
lxx_stencil$d_reg__U22$reg0		10	15		#r127
lxx_stencil$d_reg__U23$reg0		16	23		#r128
lxx_stencil$d_reg__U24$reg0		10	11		#r129
lxx_stencil$d_reg__U25$reg0		8	11		#r130
lxx_stencil$d_reg__U26$reg0		16	21		#r131
lxx_stencil$ub_lxx_stencil_BANK_2_garnet		7	12		#m132
lxx_stencil$ub_lxx_stencil_BANK_3_garnet		15	12		#m133
lxx_stencil$ub_lxx_stencil_bank_4_garnet		15	16		#m134
lxy_stencil$d_reg__U30$reg0		14	21		#r135
lxy_stencil$d_reg__U31$reg0		8	23		#r136
lxy_stencil$d_reg__U32$reg0		14	25		#r137
lxy_stencil$d_reg__U33$reg0		8	21		#r138
lxy_stencil$d_reg__U34$reg0		4	21		#r139
lxy_stencil$d_reg__U35$reg0		16	25		#r140
lxy_stencil$ub_lxy_stencil_BANK_2_garnet		7	20		#m141
lxy_stencil$ub_lxy_stencil_BANK_3_garnet		15	24		#m142
lxy_stencil$ub_lxy_stencil_bank_4_garnet		15	22		#m143
lyy_stencil$d_reg__U39$reg0		20	17		#r144
lyy_stencil$d_reg__U40$reg0		24	15		#r145
lyy_stencil$d_reg__U41$reg0		18	21		#r146
lyy_stencil$d_reg__U42$reg0		18	19		#r147
lyy_stencil$d_reg__U43$reg0		24	21		#r148
lyy_stencil$d_reg__U44$reg0		12	15		#r149
lyy_stencil$ub_lyy_stencil_BANK_2_garnet		15	20		#m150
lyy_stencil$ub_lyy_stencil_BANK_3_garnet		15	18		#m151
lyy_stencil$ub_lyy_stencil_bank_4_garnet		23	18		#m152
op_hcompute_cim_stencil$inner_compute$add_1262_1263_1268_i2146_i1808		3	4		#p40
op_hcompute_cim_stencil$inner_compute$ashr_1269_1270_1271_i2149_i1070		9	2		#p41
op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_3_1261_1262_i2134_i246		3	12		#p23
op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_3_1261_1265_i2143_i246		1	20		#p52
op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_3_1261_1263_i2138_i246		11	2		#p39
op_hcompute_cim_stencil$inner_compute$mul_1265_1265_1266_i2144_i1461		1	10		#p53
op_hcompute_cim_stencil$inner_compute$sub_1264_1266_1267_i2145_i599		5	4		#p54
op_hcompute_cim_stencil$inner_compute$sub_1267_1271_1272_i2150_i440		17	4		#p55
op_hcompute_cim_stencil_1$inner_compute$add_1304_1305_1310_i2186_i1808		17	6		#p95
op_hcompute_cim_stencil_1$inner_compute$ashr_1311_1312_1313_i2189_i1070		17	20		#p96
op_hcompute_cim_stencil_1$inner_compute$ashr_lgxx_stencil_4_1303_1304_i2174_i246		13	2		#p78
op_hcompute_cim_stencil_1$inner_compute$ashr_lgxy_stencil_4_1303_1307_i2183_i246		3	22		#p107
op_hcompute_cim_stencil_1$inner_compute$ashr_lgyy_stencil_4_1303_1305_i2178_i246		11	12		#p94
op_hcompute_cim_stencil_1$inner_compute$mul_1307_1307_1308_i2184_i1461		3	10		#p108
op_hcompute_cim_stencil_1$inner_compute$sub_1306_1308_1309_i2185_i599		11	6		#p109
op_hcompute_cim_stencil_1$inner_compute$sub_1309_1313_1314_i2190_i440		13	14		#p110
op_hcompute_grad_x_unclamp_stencil$inner_compute$i2212_i2213_i131		27	20		#p5
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i2217_i2218_i131		27	2		#p60
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$add_544_545_546_i2239_i908		5	18		#p13
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$add_grad_x_unclamp_stencil_1_534_535_i2227_i2127		19	16		#p6
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$mul_540_533_541_i2234_i1461		27	18		#p4
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$sub_535_536_537_i2229_i440		27	16		#p7
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$sub_539_541_542_i2235_i1230		17	18		#p8
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$add_602_603_604_i2269_i908		19	6		#p68
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$add_grad_x_unclamp_stencil_2_592_593_i2257_i2127		19	8		#p61
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$mul_598_591_599_i2264_i1461		27	8		#p59
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$sub_593_594_595_i2259_i440		9	6		#p62
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$sub_597_599_600_i2265_i1230		19	4		#p63
op_hcompute_grad_y_unclamp_stencil$inner_compute$i2282_i2283_i131		1	8		#p24
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i2287_i2288_i131		1	6		#p79
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$add_832_833_834_tree$_join_i2309_i364		3	16		#p29
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$add_grad_y_unclamp_stencil_1_822_823_i2297_i2127		11	8		#p25
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$mul_826_821_827_i2302_i1461		11	10		#p26
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$sub_825_827_828_i2303_i1190		17	16		#p27
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$sub_828_829_830_i2305_i440		9	16		#p28
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$add_890_891_892_tree$_join_i2339_i364		17	8		#p84
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$add_grad_y_unclamp_stencil_2_880_881_i2327_i2127		3	8		#p80
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$mul_884_879_885_i2332_i1461		5	16		#p81
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$sub_883_885_886_i2333_i1190		5	6		#p82
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$sub_886_887_888_i2335_i440		13	4		#p83
op_hcompute_gray_stencil$inner_compute$add_426_433_434_tree$_join_i2362_i2127		9	4		#p11
op_hcompute_gray_stencil$inner_compute$add_426_433_434_tree$opN_0$_join_i2358_i2127		3	6		#p10
op_hcompute_gray_stencil$inner_compute$lshr_434_435_436_i2364_i1730		5	8		#p12
op_hcompute_gray_stencil$inner_compute$mul_424_425_426_i2354_i1461		1	4		#p9
op_hcompute_gray_stencil_1$inner_compute$add_471_478_479_tree$_join_i2392_i2127		5	12		#p66
op_hcompute_gray_stencil_1$inner_compute$add_471_478_479_tree$opN_0$_join_i2388_i2127		1	16		#p65
op_hcompute_gray_stencil_1$inner_compute$lshr_479_480_481_i2394_i1730		9	8		#p67
op_hcompute_gray_stencil_1$inner_compute$mul_469_470_471_i2384_i1461		1	24		#p64
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$_join_i2464_i1423		5	14		#p186
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$_join_i2461_i1423		5	2		#p184
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_0$_join_i2449_i1423		5	10		#p176
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_0$opN_0$_join_i2443_i1423		11	16		#p172
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_0$opN_1$_join_i2448_i1423		13	8		#p175
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_1$_join_i2460_i1423		17	2		#p183
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_1$opN_0$_join_i2454_i1423		25	2		#p179
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_1$opN_1$_join_i2459_i1423		27	4		#p182
op_hcompute_hw_output_glb_stencil$inner_compute$mux_1372_1373_1374_i2465_i1269		1	12		#p187
op_hcompute_hw_output_glb_stencil$inner_compute$sle_1370_cim_stencil_2_1371_i2463_i1888		19	14		#p185
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_1_cim_stencil_2_1355_i2440_i637		19	10		#p170
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_3_cim_stencil_2_1356_i2442_i637		25	16		#p171
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_4_cim_stencil_2_1358_i2445_i637		21	4		#p173
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_5_cim_stencil_2_1360_i2447_i637		25	8		#p174
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_6_cim_stencil_2_1362_i2451_i637		21	10		#p177
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_7_cim_stencil_2_1364_i2453_i637		25	4		#p178
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_8_cim_stencil_2_1366_i2456_i637		25	18		#p180
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_9_cim_stencil_2_1368_i2458_i637		25	6		#p181
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$_join_i2522_i1423		21	24		#p221
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$_join_i2519_i1423		25	14		#p219
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_0$_join_i2507_i1423		25	24		#p211
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_0$opN_0$_join_i2501_i1423		21	22		#p207
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_0$opN_1$_join_i2506_i1423		21	26		#p210
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_1$_join_i2518_i1423		17	10		#p218
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_1$opN_0$_join_i2512_i1423		11	14		#p214
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_1$opN_1$_join_i2517_i1423		25	12		#p217
op_hcompute_hw_output_glb_stencil_1$inner_compute$mux_1449_1450_1451_i2523_i1269		5	24		#p222
op_hcompute_hw_output_glb_stencil_1$inner_compute$sle_1447_cim_stencil_11_1448_i2521_i1888		21	16		#p220
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_10_cim_stencil_11_1432_i2498_i637		21	14		#p205
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_12_cim_stencil_11_1433_i2500_i637		21	12		#p206
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_13_cim_stencil_11_1435_i2503_i637		21	18		#p208
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_14_cim_stencil_11_1437_i2505_i637		19	18		#p209
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_15_cim_stencil_11_1439_i2509_i637		13	16		#p212
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_16_cim_stencil_11_1441_i2511_i637		13	18		#p213
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_17_cim_stencil_11_1443_i2514_i637		21	6		#p215
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_18_cim_stencil_11_1445_i2516_i637		17	14		#p216
op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet		15	4		#m153
op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet		23	14		#m154
op_hcompute_lgxx_stencil$inner_compute$i2556_i2557_i131		3	26		#p20
op_hcompute_lgxx_stencil_1$inner_compute$i2561_i2562_i131		11	22		#p75
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$_join_i2585_i364		3	20		#p22
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_0$_join_i2573_i364		9	24		#p21
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_0$opN_1$_join_i2572_i1808		19	24		#p19
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_1$_join_i2580_i364		3	14		#p18
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_1$opN_1$_join_i2579_i1808		9	12		#p17
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_1$_join_i2584_i1808		11	20		#p16
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$_join_i2612_i364		21	8		#p77
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_0$_join_i2600_i364		21	20		#p76
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_0$opN_1$_join_i2599_i1808		17	24		#p74
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_1$_join_i2607_i364		9	10		#p73
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_1$opN_1$_join_i2606_i1808		9	18		#p72
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_1$_join_i2611_i1808		13	12		#p71
op_hcompute_lgxy_stencil$inner_compute$i2620_i2621_i131		1	26		#p49
op_hcompute_lgxy_stencil_1$inner_compute$i2625_i2626_i131		25	26		#p104
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$_join_i2649_i364		5	26		#p51
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_0$_join_i2637_i364		11	26		#p50
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_0$opN_1$_join_i2636_i1808		19	26		#p48
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_1$_join_i2644_i364		3	24		#p47
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_1$opN_1$_join_i2643_i1808		5	20		#p46
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_1$_join_i2648_i1808		13	24		#p45
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$_join_i2676_i364		9	26		#p106
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_0$_join_i2664_i364		17	26		#p105
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_0$opN_1$_join_i2663_i1808		13	26		#p103
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_1$_join_i2671_i364		5	22		#p102
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_1$opN_1$_join_i2670_i1808		11	24		#p101
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_1$_join_i2675_i1808		13	20		#p100
op_hcompute_lgyy_stencil$inner_compute$i2684_i2685_i131		3	2		#p36
op_hcompute_lgyy_stencil_1$inner_compute$i2689_i2690_i131		27	24		#p91
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$_join_i2713_i364		21	2		#p38
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_0$_join_i2701_i364		11	4		#p37
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_0$opN_1$_join_i2700_i1808		11	18		#p35
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_1$_join_i2708_i364		25	10		#p34
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_1$opN_1$_join_i2707_i1808		25	20		#p33
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_1$_join_i2712_i1808		19	12		#p32
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$_join_i2740_i364		13	22		#p93
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_0$_join_i2728_i364		19	22		#p92
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_0$opN_1$_join_i2727_i1808		17	22		#p90
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_1$_join_i2735_i364		25	22		#p89
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_1$opN_1$_join_i2734_i1808		27	14		#p88
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_1$_join_i2739_i1808		19	20		#p87
op_hcompute_lxx_stencil$inner_compute$ashr_646_647_648_i2757_i1070		9	20		#p15
op_hcompute_lxx_stencil$inner_compute$smax_643_644_645$max_mux_i2754_i1850		1	18		#p14
op_hcompute_lxx_stencil_1$inner_compute$ashr_671_672_673_i2779_i1070		13	6		#p70
op_hcompute_lxx_stencil_1$inner_compute$smax_668_669_670$max_mux_i2776_i1850		27	6		#p69
op_hcompute_lxy_stencil$inner_compute$ashr_938_939_940_i2809_i1070		9	22		#p44
op_hcompute_lxy_stencil$inner_compute$smax_933_934_935$max_mux_i2798_i1850		1	22		#p43
op_hcompute_lxy_stencil$inner_compute$smax_936_934_937$max_mux_i2806_i1850		3	18		#p42
op_hcompute_lxy_stencil_1$inner_compute$ashr_970_971_972_i2846_i1070		13	10		#p99
op_hcompute_lxy_stencil_1$inner_compute$smax_965_966_967$max_mux_i2835_i1850		19	2		#p98
op_hcompute_lxy_stencil_1$inner_compute$smax_968_966_969$max_mux_i2843_i1850		27	10		#p97
op_hcompute_lyy_stencil$inner_compute$ashr_1104_1105_1106_i2875_i1070		17	12		#p31
op_hcompute_lyy_stencil$inner_compute$smax_1101_1102_1103$max_mux_i2872_i1850		9	14		#p30
op_hcompute_lyy_stencil_1$inner_compute$ashr_1129_1130_1131_i2897_i1070		27	22		#p86
op_hcompute_lyy_stencil_1$inner_compute$smax_1126_1127_1128$max_mux_i2894_i1850		27	12		#p85
