{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682051385575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682051385575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 13:29:45 2023 " "Processing started: Fri Apr 21 13:29:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682051385575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682051385575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HB_FA -c HB_FA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off HB_FA -c HB_FA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682051385575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682051385919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hb_fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hb_fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HB_FA-HB " "Found design unit 1: HB_FA-HB" {  } { { "HB_FA.vhd" "" { Text "//Mac/Home/Desktop/Coding/FPGA/Adder/HB_FA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682051386732 ""} { "Info" "ISGN_ENTITY_NAME" "1 HB_FA " "Found entity 1: HB_FA" {  } { { "HB_FA.vhd" "" { Text "//Mac/Home/Desktop/Coding/FPGA/Adder/HB_FA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682051386732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682051386732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_TB-HB " "Found design unit 1: FA_TB-HB" {  } { { "FA_TB.vhd" "" { Text "//Mac/Home/Desktop/Coding/FPGA/Adder/FA_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682051386747 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_TB " "Found entity 1: FA_TB" {  } { { "FA_TB.vhd" "" { Text "//Mac/Home/Desktop/Coding/FPGA/Adder/FA_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682051386747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682051386747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HB_FA " "Elaborating entity \"HB_FA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682051386779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hb_ha.vhd 2 1 " "Using design file hb_ha.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HB_HA-HB " "Found design unit 1: HB_HA-HB" {  } { { "hb_ha.vhd" "" { Text "//Mac/Home/Desktop/Coding/FPGA/Adder/hb_ha.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682051386810 ""} { "Info" "ISGN_ENTITY_NAME" "1 HB_HA " "Found entity 1: HB_HA" {  } { { "hb_ha.vhd" "" { Text "//Mac/Home/Desktop/Coding/FPGA/Adder/hb_ha.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682051386810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1682051386810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HB_HA HB_HA:U1_HA " "Elaborating entity \"HB_HA\" for hierarchy \"HB_HA:U1_HA\"" {  } { { "HB_FA.vhd" "U1_HA" { Text "//Mac/Home/Desktop/Coding/FPGA/Adder/HB_FA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682051386810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8927 " "Peak virtual memory: 8927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682051386997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 13:29:46 2023 " "Processing ended: Fri Apr 21 13:29:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682051386997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682051386997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682051386997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682051386997 ""}
