-- VHDL for IBM SMS ALD group OperationDecode
-- Title: OperationDecode
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/20/2020 8:04:02 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity OperationDecode is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_OP_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_REG_NOT_BUS: in STD_LOGIC_VECTOR (5 downTo 0);
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_1_B: out STD_LOGIC);
end OperationDecode;


ARCHITECTURE structural of OperationDecode is

BEGIN

Page_13_11_01_1: ENTITY ALD_13_11_01_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_B_BIT =>
		PS_OP_REG_NOT_BUS(5),
	PS_OP_REG_A_BIT =>
		PS_OP_REG_BUS(4),
	PS_OP_REG_NOT_8_BIT =>
		PS_OP_REG_NOT_BUS(3),
	PS_OP_REG_8_BIT =>
		PS_OP_REG_BUS(3),
	PS_OP_REG_NOT_A_BIT =>
		PS_OP_REG_NOT_BUS(4),
	PS_OP_REG_B_BIT =>
		PS_OP_REG_BUS(5),
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B
	);

Page_13_11_02_1: ENTITY ALD_13_11_02_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_4_BIT =>
		PS_OP_REG_NOT_BUS(2),
	PS_OP_REG_NOT_2_BIT =>
		PS_OP_REG_NOT_BUS(1),
	PS_OP_REG_NOT_1_BIT =>
		PS_OP_REG_NOT_BUS(0),
	PS_OP_REG_1_BIT =>
		PS_OP_REG_BUS(0),
	PS_OP_REG_2_BIT =>
		PS_OP_REG_BUS(1),
	PS_OP_REG_4_BIT =>
		PS_OP_REG_BUS(2),
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_4_DOT_2_DOT_1_B
	);


END;
