-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft1D_512_fft1D_512_Pipeline_loop1_twiddles is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_x_ce0 : OUT STD_LOGIC;
    data_x_we0 : OUT STD_LOGIC;
    data_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_x_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_x_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_x_ce1 : OUT STD_LOGIC;
    data_x_we1 : OUT STD_LOGIC;
    data_x_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_x_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_y_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_y_ce0 : OUT STD_LOGIC;
    data_y_we0 : OUT STD_LOGIC;
    data_y_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_y_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_y_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_y_ce1 : OUT STD_LOGIC;
    data_y_we1 : OUT STD_LOGIC;
    data_y_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_y_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    DATA_x_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_x_r_ce0 : OUT STD_LOGIC;
    DATA_x_r_we0 : OUT STD_LOGIC;
    DATA_x_r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    DATA_x_r_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_x_r_ce1 : OUT STD_LOGIC;
    DATA_x_r_we1 : OUT STD_LOGIC;
    DATA_x_r_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    DATA_y_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_y_r_ce0 : OUT STD_LOGIC;
    DATA_y_r_we0 : OUT STD_LOGIC;
    DATA_y_r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    DATA_y_r_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_y_r_ce1 : OUT STD_LOGIC;
    DATA_y_r_we1 : OUT STD_LOGIC;
    DATA_y_r_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    work_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    work_x_ce0 : OUT STD_LOGIC;
    work_x_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    work_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    work_x_ce1 : OUT STD_LOGIC;
    work_x_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    work_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    work_y_ce0 : OUT STD_LOGIC;
    work_y_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    work_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    work_y_ce1 : OUT STD_LOGIC;
    work_y_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    twiddles8_reversed8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    twiddles8_reversed8_ce0 : OUT STD_LOGIC;
    twiddles8_reversed8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1602_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1602_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1602_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1602_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1602_p_ce : OUT STD_LOGIC;
    grp_fu_1607_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1607_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1607_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1607_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1607_p_ce : OUT STD_LOGIC;
    grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1612_p_ce : OUT STD_LOGIC;
    grp_fu_1617_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1617_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1617_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1617_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1617_p_ce : OUT STD_LOGIC;
    grp_fu_1622_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1622_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1622_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1622_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1622_p_ce : OUT STD_LOGIC;
    grp_fu_1627_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1627_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1627_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1627_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1627_p_ce : OUT STD_LOGIC;
    grp_fu_1650_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1650_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1650_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1650_p_ce : OUT STD_LOGIC;
    grp_fu_1655_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1655_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1655_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1655_p_ce : OUT STD_LOGIC;
    grp_fu_1662_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1662_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1662_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1662_p_ce : OUT STD_LOGIC;
    grp_fu_1667_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1667_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1667_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1667_p_ce : OUT STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_sin_or_cos_double_s_fu_5138_p_din2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_sin_or_cos_double_s_fu_5138_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_sin_or_cos_double_s_fu_5138_p_ce : OUT STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_start : OUT STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_ready : IN STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_done : IN STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_idle : IN STD_LOGIC );
end;


architecture behav of fft1D_512_fft1D_512_Pipeline_loop1_twiddles is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_C01921FB54411744 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000011001001000011111101101010100010000010001011101000100";
    constant ap_const_lv64_3FE6A09E60000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100110101000001001111001100000000000000000000000000000";
    constant ap_const_lv64_3F60000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111101100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_1C0 : STD_LOGIC_VECTOR (8 downto 0) := "111000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal icmp_ln128_reg_1420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage16 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal reg_716 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal reg_724 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_732 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_739 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_746 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_752 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_758 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal reg_766 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_774 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_779 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_784 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal reg_790 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_798 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_806 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal reg_813 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_820 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_826 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_833 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal reg_839 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_846 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_852 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_859 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_866 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_871 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln128_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_reg_1420_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_reg_1424 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_reg_1424_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln115_fu_924_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln115_reg_1428 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln128_fu_938_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln128_reg_1433 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln132_fu_946_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln132_reg_1441 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln153_fu_968_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln153_reg_1466 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln153_fu_972_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_x_addr_reg_1481 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_reg_1481_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_reg_1481_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_reg_1486 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_reg_1486_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_reg_1486_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal work_x_load_1_reg_1491 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal work_x_load_3_reg_1496 : STD_LOGIC_VECTOR (63 downto 0);
    signal work_y_load_1_reg_1511 : STD_LOGIC_VECTOR (63 downto 0);
    signal work_y_load_3_reg_1516 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_712_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_i_reg_1531 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_12_fu_1018_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal c0_x_14_fu_1036_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_14_reg_1552 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln136_fu_1040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln138_fu_1056_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln138_reg_1568 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_12_fu_1061_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_14_fu_1066_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_14_reg_1584 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln145_fu_1070_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln147_fu_1076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln147_reg_1600 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_1605 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal c0_x_13_fu_1086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln137_fu_1105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_13_fu_1111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln146_fu_1117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_fu_1123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln135_fu_1129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_fu_1135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln144_fu_1141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_1_fu_1157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_3_fu_1172_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_9_fu_1187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_11_fu_1203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_8_reg_1700 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_8_reg_1706 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_2_fu_1213_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_2_reg_1712 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_3_fu_1223_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_3_reg_1717 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_5_fu_1229_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_7_fu_1233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_7_reg_1732 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_7_reg_1738 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_6_fu_1241_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_6_reg_1744 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_7_fu_1251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_7_reg_1749 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul1_reg_1754 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_13_fu_1257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_15_fu_1261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln28_2_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_reg_1770 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_2_reg_1770_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_1276_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_reg_1774 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_reg_1774_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add13_reg_1785 : STD_LOGIC_VECTOR (63 downto 0);
    signal add14_reg_1790 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub4_reg_1795 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub6_reg_1801 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_15_reg_1807 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_15_reg_1812 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_16_reg_1817 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_16_reg_1823 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_8_fu_1298_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_8_reg_1829 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_9_fu_1308_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_9_reg_1834 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_17_fu_1314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_19_fu_1318_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_x_reg_1849 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_y_reg_1855 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_x_addr_9_reg_1861 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_10_reg_1866 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_9_reg_1871 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_10_reg_1876 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_11_reg_1881 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_12_reg_1886 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_11_reg_1891 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_12_reg_1896 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal grp_sin_or_cos_double_s_fu_632_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_double_s_fu_632_do_cos : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_first_iter_0_phi_fu_624_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_sin_or_cos_double_s_fu_632_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln132_fu_952_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln134_fu_962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_fu_977_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_fu_1003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln138_fu_1012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln133_fu_1030_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln137_fu_1050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln128_fu_1081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln135_fu_1099_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_fu_1283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal zext_ln158_fu_1327_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln161_fu_1338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln159_fu_1349_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln160_fu_1360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln157_fu_1371_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln162_fu_1382_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal zext_ln163_fu_1393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_120 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln28_fu_1265_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (3 downto 0);
    signal tid_fu_124 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal ap_sig_allocacmp_tid_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_fu_128 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln128_fu_900_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal grp_fu_652_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal grp_fu_656_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_656_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_660_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_660_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_664_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_668_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_668_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_672_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_684_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_690_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_690_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_695_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_703_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_703_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_712_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln128_1_fu_932_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln134_fu_958_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln128_1_fu_994_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln136_fu_997_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln138_fu_1009_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln133_cast_fu_1023_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln137_fu_1046_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln135_cast_fu_1092_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln150_fu_1147_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_fu_1151_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_2_fu_1162_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_1_fu_1166_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_8_fu_1177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_4_fu_1181_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_10_fu_1193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln150_5_fu_1197_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_4_fu_1209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_6_fu_1219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_12_fu_1237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_14_fu_1247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_16_fu_1294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln150_18_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln158_fu_1322_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln161_fu_1333_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln159_fu_1344_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln160_fu_1355_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln157_fu_1366_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln162_fu_1377_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln163_fu_1388_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_652_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage8_00001 : BOOLEAN;
    signal ap_block_pp0_stage12_00001 : BOOLEAN;
    signal ap_block_pp0_stage14_00001 : BOOLEAN;
    signal ap_block_pp0_stage9_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage11_00001 : BOOLEAN;
    signal ap_block_pp0_stage15_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal grp_fu_656_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_660_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_664_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_668_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_672_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage12 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1489 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft1D_512_sin_or_cos_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (63 downto 0);
        do_cos : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_sitodp_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sitodp_32ns_64_2_no_dsp_1_U41 : component fft1D_512_sitodp_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_712_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_712_p1);

    flow_control_loop_pipe_sequential_init_U : component fft1D_512_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage16,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage16)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_double_s_fu_632_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_or_cos_double_s_fu_632_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then 
                    grp_sin_or_cos_double_s_fu_632_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_double_s_fu_632_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_double_s_fu_632_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage12) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln128_fu_894_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_128 <= add_ln128_fu_900_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_128 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_fu_120 <= ap_const_lv4_1;
            elsif (((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                j_fu_120 <= add_ln28_fu_1265_p2;
            end if; 
        end if;
    end process;

    tid_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln128_fu_894_p2 = ap_const_lv1_0))) then 
                    tid_fu_124 <= select_ln128_fu_938_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    tid_fu_124 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add13_reg_1785 <= grp_fu_1602_p_dout0;
                add14_reg_1790 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                bitcast_ln138_reg_1568 <= bitcast_ln138_fu_1056_p1;
                bitcast_ln147_reg_1600 <= bitcast_ln147_fu_1076_p1;
                c0_x_14_reg_1552 <= c0_x_14_fu_1036_p1;
                c0_y_14_reg_1584 <= c0_y_14_fu_1066_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                c0_x_15_reg_1807 <= grp_fu_1612_p_dout0;
                c0_x_16_reg_1817 <= grp_fu_1622_p_dout0;
                c0_y_15_reg_1812 <= grp_fu_1617_p_dout0;
                c0_y_16_reg_1823 <= grp_fu_1627_p_dout0;
                sub4_reg_1795 <= grp_fu_1602_p_dout0;
                sub6_reg_1801 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                c0_x_7_reg_1732 <= grp_fu_1612_p_dout0;
                c0_y_7_reg_1738 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                c0_x_8_reg_1700 <= grp_fu_1612_p_dout0;
                c0_y_8_reg_1706 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                conv2_i_reg_1531 <= grp_fu_712_p1;
                work_x_load_1_reg_1491 <= work_x_q1;
                work_x_load_3_reg_1496 <= work_x_q0;
                work_y_load_1_reg_1511 <= work_y_q1;
                work_y_load_3_reg_1516 <= work_y_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                conv_i_reg_1605 <= grp_fu_712_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_x_addr_reg_1481 <= zext_ln28_fu_977_p1(3 - 1 downto 0);
                data_x_addr_reg_1481_pp0_iter1_reg <= data_x_addr_reg_1481;
                data_x_addr_reg_1481_pp0_iter2_reg <= data_x_addr_reg_1481_pp0_iter1_reg;
                data_y_addr_reg_1486 <= zext_ln28_fu_977_p1(3 - 1 downto 0);
                data_y_addr_reg_1486_pp0_iter1_reg <= data_y_addr_reg_1486;
                data_y_addr_reg_1486_pp0_iter2_reg <= data_y_addr_reg_1486_pp0_iter1_reg;
                icmp_ln128_reg_1420 <= icmp_ln128_fu_894_p2;
                icmp_ln128_reg_1420_pp0_iter1_reg <= icmp_ln128_reg_1420;
                or_ln115_reg_1424 <= or_ln115_fu_918_p2;
                or_ln115_reg_1424_pp0_iter1_reg <= or_ln115_reg_1424;
                select_ln115_reg_1428 <= select_ln115_fu_924_p3;
                select_ln128_reg_1433 <= select_ln128_fu_938_p3;
                trunc_ln153_reg_1466 <= trunc_ln153_fu_968_p1;
                xor_ln132_reg_1441 <= xor_ln132_fu_946_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                icmp_ln28_2_reg_1770 <= icmp_ln28_2_fu_1270_p2;
                icmp_ln28_2_reg_1770_pp0_iter1_reg <= icmp_ln28_2_reg_1770;
                    shl_ln_reg_1774(8 downto 3) <= shl_ln_fu_1276_p3(8 downto 3);
                    shl_ln_reg_1774_pp0_iter1_reg(8 downto 3) <= shl_ln_reg_1774(8 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                mul1_reg_1754 <= grp_fu_1662_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                phi_x_reg_1849 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                phi_y_reg_1855 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_716 <= grp_fu_1602_p_dout0;
                reg_724 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_732 <= grp_fu_1612_p_dout0;
                reg_739 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_746 <= grp_fu_1622_p_dout0;
                reg_752 <= grp_fu_1627_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_758 <= grp_fu_1602_p_dout0;
                reg_766 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_774 <= grp_fu_1612_p_dout0;
                reg_779 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_784 <= grp_fu_1650_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then
                reg_790 <= grp_fu_1602_p_dout0;
                reg_798 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then
                reg_806 <= grp_fu_1602_p_dout0;
                reg_813 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_820 <= grp_fu_1655_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_826 <= grp_fu_1662_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_833 <= grp_fu_1650_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_839 <= grp_fu_1655_p_dout0;
                reg_846 <= grp_fu_1667_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)))) then
                reg_852 <= grp_fu_1612_p_dout0;
                reg_859 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then
                reg_866 <= grp_fu_1622_p_dout0;
                reg_871 <= grp_fu_1627_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                xor_ln150_2_reg_1712 <= xor_ln150_2_fu_1213_p2;
                xor_ln150_3_reg_1717 <= xor_ln150_3_fu_1223_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                xor_ln150_6_reg_1744 <= xor_ln150_6_fu_1241_p2;
                xor_ln150_7_reg_1749 <= xor_ln150_7_fu_1251_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                xor_ln150_8_reg_1829 <= xor_ln150_8_fu_1298_p2;
                xor_ln150_9_reg_1834 <= xor_ln150_9_fu_1308_p2;
            end if;
        end if;
    end process;
    shl_ln_reg_1774(2 downto 0) <= "000";
    shl_ln_reg_1774_pp0_iter1_reg(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage16_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage12, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage12) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;

    DATA_x_r_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6, zext_ln161_fu_1338_p1, zext_ln160_fu_1360_p1, zext_ln157_fu_1371_p1, zext_ln163_fu_1393_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                DATA_x_r_address0 <= zext_ln163_fu_1393_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                DATA_x_r_address0 <= zext_ln157_fu_1371_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                DATA_x_r_address0 <= zext_ln160_fu_1360_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                DATA_x_r_address0 <= zext_ln161_fu_1338_p1(9 - 1 downto 0);
            else 
                DATA_x_r_address0 <= "XXXXXXXXX";
            end if;
        else 
            DATA_x_r_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, zext_ln156_fu_1283_p1, ap_block_pp0_stage7, zext_ln158_fu_1327_p1, ap_block_pp0_stage6, zext_ln159_fu_1349_p1, zext_ln162_fu_1382_p1, ap_block_pp0_stage11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            DATA_x_r_address1 <= zext_ln162_fu_1382_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            DATA_x_r_address1 <= zext_ln159_fu_1349_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_x_r_address1 <= zext_ln158_fu_1327_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_x_r_address1 <= zext_ln156_fu_1283_p1(9 - 1 downto 0);
        else 
            DATA_x_r_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_x_r_ce0 <= ap_const_logic_1;
        else 
            DATA_x_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_x_r_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_x_r_ce1 <= ap_const_logic_1;
        else 
            DATA_x_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_x_r_d0_assign_proc : process(ap_enable_reg_pp0_iter2, data_x_q0, data_x_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_x_r_d0 <= data_x_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            DATA_x_r_d0 <= data_x_q0;
        else 
            DATA_x_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, data_x_q0, data_x_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage11, grp_fu_1602_p_dout0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_x_r_d1 <= data_x_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_x_r_d1 <= data_x_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_x_r_d1 <= grp_fu_1602_p_dout0;
        else 
            DATA_x_r_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, icmp_ln28_2_reg_1770_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_x_r_we0 <= ap_const_logic_1;
        else 
            DATA_x_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_x_r_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, icmp_ln28_2_fu_1270_p2, icmp_ln28_2_reg_1770_pp0_iter1_reg)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln28_2_fu_1270_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_x_r_we1 <= ap_const_logic_1;
        else 
            DATA_x_r_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6, zext_ln161_fu_1338_p1, zext_ln160_fu_1360_p1, zext_ln157_fu_1371_p1, zext_ln163_fu_1393_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                DATA_y_r_address0 <= zext_ln163_fu_1393_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                DATA_y_r_address0 <= zext_ln157_fu_1371_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                DATA_y_r_address0 <= zext_ln160_fu_1360_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                DATA_y_r_address0 <= zext_ln161_fu_1338_p1(9 - 1 downto 0);
            else 
                DATA_y_r_address0 <= "XXXXXXXXX";
            end if;
        else 
            DATA_y_r_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, zext_ln156_fu_1283_p1, ap_block_pp0_stage7, zext_ln158_fu_1327_p1, ap_block_pp0_stage6, zext_ln159_fu_1349_p1, zext_ln162_fu_1382_p1, ap_block_pp0_stage11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            DATA_y_r_address1 <= zext_ln162_fu_1382_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            DATA_y_r_address1 <= zext_ln159_fu_1349_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_y_r_address1 <= zext_ln158_fu_1327_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_y_r_address1 <= zext_ln156_fu_1283_p1(9 - 1 downto 0);
        else 
            DATA_y_r_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_y_r_ce0 <= ap_const_logic_1;
        else 
            DATA_y_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_y_r_ce1 <= ap_const_logic_1;
        else 
            DATA_y_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_d0_assign_proc : process(ap_enable_reg_pp0_iter2, data_y_q0, data_y_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_y_r_d0 <= data_y_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            DATA_y_r_d0 <= data_y_q0;
        else 
            DATA_y_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, data_y_q0, data_y_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage11, grp_fu_1607_p_dout0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_y_r_d1 <= data_y_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_y_r_d1 <= data_y_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_y_r_d1 <= grp_fu_1607_p_dout0;
        else 
            DATA_y_r_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, icmp_ln28_2_reg_1770_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_y_r_we0 <= ap_const_logic_1;
        else 
            DATA_y_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, icmp_ln28_2_fu_1270_p2, icmp_ln28_2_reg_1770_pp0_iter1_reg)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln28_2_fu_1270_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_2_reg_1770_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_y_r_we1 <= ap_const_logic_1;
        else 
            DATA_y_r_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln128_1_fu_932_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_tid_load) + unsigned(ap_const_lv7_1));
    add_ln128_fu_900_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv9_1));
    add_ln136_fu_997_p2 <= std_logic_vector(unsigned(zext_ln128_1_fu_994_p1) + unsigned(ap_const_lv9_140));
    add_ln28_fu_1265_p2 <= std_logic_vector(unsigned(select_ln115_reg_1428) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1489_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln128_reg_1420, ap_block_pp0_stage0)
    begin
                ap_condition_1489 <= ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage16_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_subdone, icmp_ln128_reg_1420)
    begin
        if (((icmp_ln128_reg_1420 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            ap_condition_exit_pp0_iter0_stage16 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage12_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln128_reg_1420_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln128_reg_1420_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            ap_condition_exit_pp0_iter1_stage12 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage16;

    ap_phi_mux_first_iter_0_phi_fu_624_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_condition_1489)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1489)) then 
                ap_phi_mux_first_iter_0_phi_fu_624_p4 <= ap_const_lv1_0;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_first_iter_0_phi_fu_624_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_first_iter_0_phi_fu_624_p4 <= ap_const_lv1_0;
            end if;
        else 
            ap_phi_mux_first_iter_0_phi_fu_624_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten_fu_128)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, j_fu_120)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv4_1;
        else 
            ap_sig_allocacmp_j_load <= j_fu_120;
        end if; 
    end process;


    ap_sig_allocacmp_tid_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, tid_fu_124)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tid_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_tid_load <= tid_fu_124;
        end if; 
    end process;

    bitcast_ln135_fu_1129_p1 <= work_x_q0;
    bitcast_ln136_fu_1040_p1 <= work_x_q1;
    bitcast_ln137_fu_1105_p1 <= work_x_q0;
    bitcast_ln138_fu_1056_p1 <= work_x_q0;
    bitcast_ln144_fu_1141_p1 <= work_y_q0;
    bitcast_ln145_fu_1070_p1 <= work_y_q1;
    bitcast_ln146_fu_1117_p1 <= work_y_q0;
    bitcast_ln147_fu_1076_p1 <= work_y_q0;
    bitcast_ln150_10_fu_1193_p1 <= reg_752;
    bitcast_ln150_11_fu_1203_p1 <= xor_ln150_5_fu_1197_p2;
    bitcast_ln150_12_fu_1237_p1 <= reg_779;
    bitcast_ln150_13_fu_1257_p1 <= xor_ln150_6_reg_1744;
    bitcast_ln150_14_fu_1247_p1 <= reg_774;
    bitcast_ln150_15_fu_1261_p1 <= xor_ln150_7_reg_1749;
    bitcast_ln150_16_fu_1294_p1 <= reg_739;
    bitcast_ln150_17_fu_1314_p1 <= xor_ln150_8_reg_1829;
    bitcast_ln150_18_fu_1304_p1 <= reg_732;
    bitcast_ln150_19_fu_1318_p1 <= xor_ln150_9_reg_1834;
    bitcast_ln150_1_fu_1157_p1 <= xor_ln150_fu_1151_p2;
    bitcast_ln150_2_fu_1162_p1 <= reg_732;
    bitcast_ln150_3_fu_1172_p1 <= xor_ln150_1_fu_1166_p2;
    bitcast_ln150_4_fu_1209_p1 <= reg_779;
    bitcast_ln150_5_fu_1229_p1 <= xor_ln150_2_reg_1712;
    bitcast_ln150_6_fu_1219_p1 <= reg_774;
    bitcast_ln150_7_fu_1233_p1 <= xor_ln150_3_reg_1717;
    bitcast_ln150_8_fu_1177_p1 <= reg_746;
    bitcast_ln150_9_fu_1187_p1 <= xor_ln150_4_fu_1181_p2;
    bitcast_ln150_fu_1147_p1 <= reg_739;
    c0_x_12_fu_1018_p1 <= work_x_load_1_reg_1491;
    c0_x_13_fu_1086_p1 <= work_x_q1;
    c0_x_14_fu_1036_p1 <= work_x_load_3_reg_1496;
    c0_x_fu_1123_p1 <= work_x_q1;
    c0_y_12_fu_1061_p1 <= work_y_load_1_reg_1511;
    c0_y_13_fu_1111_p1 <= work_y_q1;
    c0_y_14_fu_1066_p1 <= work_y_load_3_reg_1516;
    c0_y_fu_1135_p1 <= work_y_q1;
    data_x_addr_10_reg_1866 <= ap_const_lv64_2(3 - 1 downto 0);
    data_x_addr_11_reg_1881 <= ap_const_lv64_3(3 - 1 downto 0);
    data_x_addr_12_reg_1886 <= ap_const_lv64_4(3 - 1 downto 0);
    data_x_addr_9_reg_1861 <= ap_const_lv64_1(3 - 1 downto 0);

    data_x_address0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage13, data_x_addr_reg_1481_pp0_iter1_reg, data_x_addr_reg_1481_pp0_iter2_reg, data_x_addr_9_reg_1861, data_x_addr_11_reg_1881, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage13, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_x_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_x_address0 <= data_x_addr_9_reg_1861;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_x_address0 <= data_x_addr_11_reg_1881;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_x_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_x_address0 <= data_x_addr_reg_1481_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            data_x_address0 <= data_x_addr_reg_1481_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_x_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_x_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            data_x_address0 <= "XXX";
        end if; 
    end process;


    data_x_address1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, data_x_addr_10_reg_1866, data_x_addr_12_reg_1886, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            data_x_address1 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_x_address1 <= data_x_addr_12_reg_1886;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_x_address1 <= data_x_addr_10_reg_1866;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_x_address1 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_x_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_x_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_x_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            data_x_address1 <= "XXX";
        end if; 
    end process;


    data_x_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_x_ce0 <= ap_const_logic_1;
        else 
            data_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_x_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_x_ce1 <= ap_const_logic_1;
        else 
            data_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_x_d0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, reg_806, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_852, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, grp_fu_1602_p_dout0, grp_fu_1612_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_x_d0 <= grp_fu_1602_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_d0 <= grp_fu_1612_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_x_d0 <= reg_806;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_x_d0 <= reg_852;
        else 
            data_x_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_x_d1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage7, reg_806, ap_CS_fsm_pp0_stage8, reg_866, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, grp_fu_1602_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_d1 <= grp_fu_1602_p_dout0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            data_x_d1 <= reg_866;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_x_d1 <= reg_806;
        else 
            data_x_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_x_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, or_ln115_reg_1424_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            data_x_we0 <= ap_const_logic_1;
        else 
            data_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_x_we1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, or_ln115_reg_1424_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then 
            data_x_we1 <= ap_const_logic_1;
        else 
            data_x_we1 <= ap_const_logic_0;
        end if; 
    end process;

    data_y_addr_10_reg_1876 <= ap_const_lv64_2(3 - 1 downto 0);
    data_y_addr_11_reg_1891 <= ap_const_lv64_3(3 - 1 downto 0);
    data_y_addr_12_reg_1896 <= ap_const_lv64_4(3 - 1 downto 0);
    data_y_addr_9_reg_1871 <= ap_const_lv64_1(3 - 1 downto 0);

    data_y_address0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage13, data_y_addr_reg_1486_pp0_iter1_reg, data_y_addr_reg_1486_pp0_iter2_reg, data_y_addr_9_reg_1871, data_y_addr_11_reg_1891, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage13, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_y_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_y_address0 <= data_y_addr_9_reg_1871;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_y_address0 <= data_y_addr_11_reg_1891;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_y_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_y_address0 <= data_y_addr_reg_1486_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            data_y_address0 <= data_y_addr_reg_1486_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_y_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_y_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            data_y_address0 <= "XXX";
        end if; 
    end process;


    data_y_address1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, data_y_addr_10_reg_1876, data_y_addr_12_reg_1896, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            data_y_address1 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_y_address1 <= data_y_addr_12_reg_1896;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_y_address1 <= data_y_addr_10_reg_1876;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_y_address1 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_y_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_y_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_y_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            data_y_address1 <= "XXX";
        end if; 
    end process;


    data_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_y_ce0 <= ap_const_logic_1;
        else 
            data_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_y_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_y_ce1 <= ap_const_logic_1;
        else 
            data_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_y_d0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, reg_813, ap_CS_fsm_pp0_stage4, reg_859, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, grp_fu_1607_p_dout0, grp_fu_1617_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_y_d0 <= grp_fu_1607_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_d0 <= grp_fu_1617_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_y_d0 <= reg_813;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_y_d0 <= reg_859;
        else 
            data_y_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_y_d1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, reg_813, reg_871, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, grp_fu_1607_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_d1 <= grp_fu_1607_p_dout0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            data_y_d1 <= reg_871;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_y_d1 <= reg_813;
        else 
            data_y_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_y_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, or_ln115_reg_1424_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            data_y_we0 <= ap_const_logic_1;
        else 
            data_y_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_y_we1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, or_ln115_reg_1424_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1424_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then 
            data_y_we1 <= ap_const_logic_1;
        else 
            data_y_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1602_p_ce <= ap_const_logic_1;
    grp_fu_1602_p_din0 <= grp_fu_652_p0;
    grp_fu_1602_p_din1 <= grp_fu_652_p1;
    grp_fu_1602_p_opcode <= grp_fu_652_opcode;
    grp_fu_1607_p_ce <= ap_const_logic_1;
    grp_fu_1607_p_din0 <= grp_fu_656_p0;
    grp_fu_1607_p_din1 <= grp_fu_656_p1;
    grp_fu_1607_p_opcode <= grp_fu_656_opcode;
    grp_fu_1612_p_ce <= ap_const_logic_1;
    grp_fu_1612_p_din0 <= grp_fu_660_p0;
    grp_fu_1612_p_din1 <= grp_fu_660_p1;
    grp_fu_1612_p_opcode <= grp_fu_660_opcode;
    grp_fu_1617_p_ce <= ap_const_logic_1;
    grp_fu_1617_p_din0 <= grp_fu_664_p0;
    grp_fu_1617_p_din1 <= grp_fu_664_p1;
    grp_fu_1617_p_opcode <= grp_fu_664_opcode;
    grp_fu_1622_p_ce <= ap_const_logic_1;
    grp_fu_1622_p_din0 <= grp_fu_668_p0;
    grp_fu_1622_p_din1 <= grp_fu_668_p1;
    grp_fu_1622_p_opcode <= grp_fu_668_opcode;
    grp_fu_1627_p_ce <= ap_const_logic_1;
    grp_fu_1627_p_din0 <= grp_fu_672_p0;
    grp_fu_1627_p_din1 <= grp_fu_672_p1;
    grp_fu_1627_p_opcode <= grp_fu_672_opcode;
    grp_fu_1650_p_ce <= ap_const_logic_1;
    grp_fu_1650_p_din0 <= grp_fu_684_p0;
    grp_fu_1650_p_din1 <= grp_fu_684_p1;
    grp_fu_1655_p_ce <= ap_const_logic_1;
    grp_fu_1655_p_din0 <= grp_fu_690_p0;
    grp_fu_1655_p_din1 <= grp_fu_690_p1;
    grp_fu_1662_p_ce <= ap_const_logic_1;
    grp_fu_1662_p_din0 <= grp_fu_695_p0;
    grp_fu_1662_p_din1 <= grp_fu_695_p1;
    grp_fu_1667_p_ce <= ap_const_logic_1;
    grp_fu_1667_p_din0 <= grp_fu_703_p0;
    grp_fu_1667_p_din1 <= grp_fu_703_p1;

    grp_fu_652_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage11_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage1_00001)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_652_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_652_opcode <= ap_const_lv2_0;
        else 
            grp_fu_652_opcode <= "XX";
        end if; 
    end process;


    grp_fu_652_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, reg_716, ap_CS_fsm_pp0_stage5, reg_732, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_758, ap_CS_fsm_pp0_stage11, reg_784, ap_CS_fsm_pp0_stage14, reg_790, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_833, ap_CS_fsm_pp0_stage1, c0_x_12_fu_1018_p1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, c0_x_13_fu_1086_p1, c0_x_fu_1123_p1, c0_x_7_reg_1732, c0_x_16_reg_1817, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_652_p0 <= c0_x_16_reg_1817;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_652_p0 <= c0_x_7_reg_1732;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_652_p0 <= reg_833;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_652_p0 <= reg_758;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)))) then 
            grp_fu_652_p0 <= reg_784;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_652_p0 <= reg_790;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_652_p0 <= reg_716;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_652_p0 <= reg_732;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_652_p0 <= c0_x_fu_1123_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_652_p0 <= c0_x_13_fu_1086_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_652_p0 <= c0_x_12_fu_1018_p1;
        else 
            grp_fu_652_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_652_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, reg_716, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, reg_746, ap_CS_fsm_pp0_stage6, reg_758, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_839, reg_852, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, bitcast_ln136_fu_1040_p1, ap_CS_fsm_pp0_stage3, bitcast_ln137_fu_1105_p1, bitcast_ln135_fu_1129_p1, bitcast_ln150_1_fu_1157_p1, bitcast_ln150_5_fu_1229_p1, mul1_reg_1754, bitcast_ln150_13_fu_1257_p1, sub4_reg_1795, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_652_p1 <= reg_839;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_652_p1 <= reg_852;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_652_p1 <= sub4_reg_1795;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_652_p1 <= bitcast_ln150_13_fu_1257_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_652_p1 <= mul1_reg_1754;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_652_p1 <= reg_716;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_652_p1 <= bitcast_ln150_5_fu_1229_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_652_p1 <= reg_758;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_652_p1 <= reg_746;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_652_p1 <= bitcast_ln150_1_fu_1157_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_652_p1 <= bitcast_ln135_fu_1129_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_652_p1 <= bitcast_ln137_fu_1105_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_652_p1 <= bitcast_ln136_fu_1040_p1;
        else 
            grp_fu_652_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_656_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage11_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage1_00001)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_656_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_656_opcode <= ap_const_lv2_0;
        else 
            grp_fu_656_opcode <= "XX";
        end if; 
    end process;


    grp_fu_656_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, reg_724, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, reg_766, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_798, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_826, reg_839, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, c0_y_12_fu_1061_p1, ap_CS_fsm_pp0_stage3, c0_y_13_fu_1111_p1, c0_y_fu_1135_p1, bitcast_ln150_3_fu_1172_p1, bitcast_ln150_7_fu_1233_p1, c0_y_7_reg_1738, bitcast_ln150_15_fu_1261_p1, c0_y_16_reg_1823, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_656_p0 <= reg_826;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_656_p0 <= c0_y_16_reg_1823;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_656_p0 <= c0_y_7_reg_1738;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_656_p0 <= bitcast_ln150_15_fu_1261_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_656_p0 <= reg_839;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_656_p0 <= reg_766;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_656_p0 <= bitcast_ln150_7_fu_1233_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_656_p0 <= reg_798;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_656_p0 <= reg_724;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_656_p0 <= bitcast_ln150_3_fu_1172_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_656_p0 <= c0_y_fu_1135_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_656_p0 <= c0_y_13_fu_1111_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_656_p0 <= c0_y_12_fu_1061_p1;
        else 
            grp_fu_656_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_656_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, reg_724, ap_CS_fsm_pp0_stage9, reg_739, ap_CS_fsm_pp0_stage6, reg_752, ap_CS_fsm_pp0_stage11, reg_766, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, reg_820, ap_CS_fsm_pp0_stage4, reg_846, reg_859, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, bitcast_ln145_fu_1070_p1, ap_CS_fsm_pp0_stage3, bitcast_ln146_fu_1117_p1, bitcast_ln144_fu_1141_p1, sub6_reg_1801, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_656_p1 <= reg_859;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_656_p1 <= sub6_reg_1801;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_656_p1 <= reg_846;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_656_p1 <= reg_724;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)))) then 
            grp_fu_656_p1 <= reg_820;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_656_p1 <= reg_766;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_656_p1 <= reg_752;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_656_p1 <= reg_739;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_656_p1 <= bitcast_ln144_fu_1141_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_656_p1 <= bitcast_ln146_fu_1117_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_656_p1 <= bitcast_ln145_fu_1070_p1;
        else 
            grp_fu_656_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_660_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_660_opcode <= ap_const_lv2_1;
        elsif (((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_660_opcode <= ap_const_lv2_0;
        else 
            grp_fu_660_opcode <= "XX";
        end if; 
    end process;


    grp_fu_660_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, reg_716, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_758, ap_CS_fsm_pp0_stage14, reg_790, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_833, c0_x_12_fu_1018_p1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, c0_x_13_fu_1086_p1, c0_x_fu_1123_p1, bitcast_ln150_9_fu_1187_p1, c0_x_8_reg_1700, c0_x_16_reg_1817, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_660_p0 <= c0_x_16_reg_1817;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_660_p0 <= c0_x_8_reg_1700;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_660_p0 <= reg_833;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_660_p0 <= reg_758;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_660_p0 <= reg_790;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_660_p0 <= reg_716;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_660_p0 <= bitcast_ln150_9_fu_1187_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_660_p0 <= c0_x_fu_1123_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_660_p0 <= c0_x_13_fu_1086_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_660_p0 <= c0_x_12_fu_1018_p1;
        else 
            grp_fu_660_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_660_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, reg_716, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, reg_746, ap_CS_fsm_pp0_stage6, reg_758, ap_CS_fsm_pp0_stage14, reg_790, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_852, ap_CS_fsm_pp0_stage2, bitcast_ln136_fu_1040_p1, ap_CS_fsm_pp0_stage3, bitcast_ln137_fu_1105_p1, bitcast_ln135_fu_1129_p1, bitcast_ln150_11_fu_1203_p1, mul1_reg_1754, bitcast_ln150_17_fu_1314_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_660_p1 <= reg_852;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_660_p1 <= bitcast_ln150_17_fu_1314_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_660_p1 <= reg_790;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_660_p1 <= mul1_reg_1754;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_660_p1 <= reg_716;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_660_p1 <= reg_758;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_660_p1 <= reg_746;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_660_p1 <= bitcast_ln150_11_fu_1203_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_660_p1 <= bitcast_ln135_fu_1129_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_660_p1 <= bitcast_ln137_fu_1105_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_660_p1 <= bitcast_ln136_fu_1040_p1;
        else 
            grp_fu_660_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_664_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_664_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_664_opcode <= ap_const_lv2_0;
        else 
            grp_fu_664_opcode <= "XX";
        end if; 
    end process;


    grp_fu_664_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, reg_724, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_766, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_798, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_839, ap_CS_fsm_pp0_stage2, c0_y_12_fu_1061_p1, ap_CS_fsm_pp0_stage3, c0_y_13_fu_1111_p1, c0_y_fu_1135_p1, bitcast_ln150_9_fu_1187_p1, c0_y_8_reg_1706, c0_y_16_reg_1823, bitcast_ln150_19_fu_1318_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_664_p0 <= c0_y_16_reg_1823;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_664_p0 <= bitcast_ln150_19_fu_1318_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_664_p0 <= c0_y_8_reg_1706;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_664_p0 <= reg_839;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_664_p0 <= reg_766;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_664_p0 <= reg_798;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_664_p0 <= reg_724;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_664_p0 <= bitcast_ln150_9_fu_1187_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_664_p0 <= c0_y_fu_1135_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_664_p0 <= c0_y_13_fu_1111_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_664_p0 <= c0_y_12_fu_1061_p1;
        else 
            grp_fu_664_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_664_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, reg_724, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_752, reg_766, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_798, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, reg_820, ap_CS_fsm_pp0_stage4, reg_846, reg_859, ap_CS_fsm_pp0_stage2, bitcast_ln145_fu_1070_p1, ap_CS_fsm_pp0_stage3, bitcast_ln146_fu_1117_p1, bitcast_ln144_fu_1141_p1, bitcast_ln150_11_fu_1203_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_664_p1 <= reg_859;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_664_p1 <= reg_820;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_664_p1 <= reg_798;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_664_p1 <= reg_846;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_664_p1 <= reg_724;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_664_p1 <= reg_766;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_664_p1 <= reg_752;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_664_p1 <= bitcast_ln150_11_fu_1203_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_664_p1 <= bitcast_ln144_fu_1141_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_664_p1 <= bitcast_ln146_fu_1117_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_664_p1 <= bitcast_ln145_fu_1070_p1;
        else 
            grp_fu_664_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_668_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_668_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_668_opcode <= ap_const_lv2_0;
        else 
            grp_fu_668_opcode <= "XX";
        end if; 
    end process;


    grp_fu_668_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, c0_x_14_fu_1036_p1, c0_x_14_reg_1552, ap_CS_fsm_pp0_stage3, c0_x_8_reg_1700, c0_x_7_reg_1732, c0_x_15_reg_1807, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_668_p0 <= c0_x_15_reg_1807;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_668_p0 <= c0_x_7_reg_1732;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_668_p0 <= c0_x_8_reg_1700;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_668_p0 <= c0_x_14_reg_1552;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_668_p0 <= c0_x_14_fu_1036_p1;
        else 
            grp_fu_668_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_668_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, reg_790, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, bitcast_ln138_fu_1056_p1, bitcast_ln138_reg_1568, ap_CS_fsm_pp0_stage3, add13_reg_1785, sub4_reg_1795, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_668_p1 <= add13_reg_1785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_668_p1 <= sub4_reg_1795;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_668_p1 <= reg_790;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_668_p1 <= bitcast_ln138_reg_1568;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_668_p1 <= bitcast_ln138_fu_1056_p1;
        else 
            grp_fu_668_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_672_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_672_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_672_opcode <= ap_const_lv2_0;
        else 
            grp_fu_672_opcode <= "XX";
        end if; 
    end process;


    grp_fu_672_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, c0_y_14_fu_1066_p1, c0_y_14_reg_1584, ap_CS_fsm_pp0_stage3, c0_y_8_reg_1706, c0_y_7_reg_1738, c0_y_15_reg_1812, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_672_p0 <= c0_y_15_reg_1812;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_672_p0 <= c0_y_7_reg_1738;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_672_p0 <= c0_y_8_reg_1706;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_672_p0 <= c0_y_14_reg_1584;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_672_p0 <= c0_y_14_fu_1066_p1;
        else 
            grp_fu_672_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_672_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, reg_798, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, bitcast_ln147_fu_1076_p1, bitcast_ln147_reg_1600, ap_CS_fsm_pp0_stage3, add14_reg_1790, sub6_reg_1801, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_672_p1 <= add14_reg_1790;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_672_p1 <= sub6_reg_1801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_672_p1 <= reg_798;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_672_p1 <= bitcast_ln147_reg_1600;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_672_p1 <= bitcast_ln147_fu_1076_p1;
        else 
            grp_fu_672_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_684_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_x_q0, ap_CS_fsm_pp0_stage10, reg_732, ap_CS_fsm_pp0_stage11, reg_774, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_806, ap_CS_fsm_pp0_stage1, conv_i_reg_1605, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_684_p0 <= data_x_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_684_p0 <= reg_732;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_684_p0 <= reg_806;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            grp_fu_684_p0 <= reg_774;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_684_p0 <= conv_i_reg_1605;
        else 
            grp_fu_684_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_684_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, phi_x_reg_1849, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_684_p1 <= phi_x_reg_1849;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_684_p1 <= ap_const_lv64_3FE6A09E60000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_684_p1 <= ap_const_lv64_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_684_p1 <= ap_const_lv64_C01921FB54411744;
        else 
            grp_fu_684_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_690_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_y_q0, ap_CS_fsm_pp0_stage10, reg_739, ap_CS_fsm_pp0_stage11, reg_779, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_813, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_690_p0 <= data_y_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_690_p0 <= reg_739;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_690_p0 <= reg_813;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            grp_fu_690_p0 <= reg_779;
        else 
            grp_fu_690_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_690_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, phi_y_reg_1855, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_690_p1 <= phi_y_reg_1855;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_690_p1 <= ap_const_lv64_3FE6A09E60000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_690_p1 <= ap_const_lv64_0;
        else 
            grp_fu_690_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_695_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_x_q0, ap_CS_fsm_pp0_stage10, reg_732, ap_CS_fsm_pp0_stage11, reg_784, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_826, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_695_p0 <= data_x_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_695_p0 <= reg_826;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_695_p0 <= reg_732;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_695_p0 <= reg_784;
        else 
            grp_fu_695_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_695_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, conv2_i_reg_1531, phi_y_reg_1855, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_695_p1 <= phi_y_reg_1855;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_695_p1 <= conv2_i_reg_1531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_695_p1 <= ap_const_lv64_3FE6A09E60000000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_695_p1 <= ap_const_lv64_3F60000000000000;
        else 
            grp_fu_695_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_703_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_y_q0, ap_CS_fsm_pp0_stage10, reg_739, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage10, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_703_p0 <= data_y_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_703_p0 <= reg_739;
        else 
            grp_fu_703_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_703_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage14, phi_x_reg_1849, ap_block_pp0_stage10, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_703_p1 <= phi_x_reg_1849;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_703_p1 <= ap_const_lv64_3FE6A09E60000000;
        else 
            grp_fu_703_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_712_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, twiddles8_reversed8_q0, zext_ln153_fu_972_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_712_p0 <= twiddles8_reversed8_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_712_p0 <= zext_ln153_fu_972_p1;
            else 
                grp_fu_712_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_712_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_sin_or_cos_double_s_fu_5138_p_ce <= ap_const_logic_1;
    grp_sin_or_cos_double_s_fu_5138_p_din1 <= reg_826;
    grp_sin_or_cos_double_s_fu_5138_p_din2 <= grp_sin_or_cos_double_s_fu_632_do_cos;
    grp_sin_or_cos_double_s_fu_5138_p_start <= grp_sin_or_cos_double_s_fu_632_ap_start_reg;
    grp_sin_or_cos_double_s_fu_632_ap_ready <= grp_sin_or_cos_double_s_fu_5138_p_ready;

    grp_sin_or_cos_double_s_fu_632_do_cos_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, icmp_ln128_reg_1420, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if (((icmp_ln128_reg_1420 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                grp_sin_or_cos_double_s_fu_632_do_cos <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                grp_sin_or_cos_double_s_fu_632_do_cos <= ap_const_lv1_1;
            else 
                grp_sin_or_cos_double_s_fu_632_do_cos <= "X";
            end if;
        else 
            grp_sin_or_cos_double_s_fu_632_do_cos <= "X";
        end if; 
    end process;

    icmp_ln128_fu_894_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv9_1C0) else "0";
    icmp_ln28_2_fu_1270_p2 <= "1" when (add_ln28_fu_1265_p2 = ap_const_lv4_8) else "0";
    icmp_ln28_fu_912_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv4_8) else "0";
    or_ln115_fu_918_p2 <= (icmp_ln28_fu_912_p2 or ap_phi_mux_first_iter_0_phi_fu_624_p4);
    or_ln157_fu_1366_p2 <= (shl_ln_reg_1774_pp0_iter1_reg or ap_const_lv9_1);
    or_ln158_fu_1322_p2 <= (shl_ln_reg_1774_pp0_iter1_reg or ap_const_lv9_2);
    or_ln159_fu_1344_p2 <= (shl_ln_reg_1774_pp0_iter1_reg or ap_const_lv9_3);
    or_ln160_fu_1355_p2 <= (shl_ln_reg_1774_pp0_iter1_reg or ap_const_lv9_4);
    or_ln161_fu_1333_p2 <= (shl_ln_reg_1774_pp0_iter1_reg or ap_const_lv9_5);
    or_ln162_fu_1377_p2 <= (shl_ln_reg_1774_pp0_iter1_reg or ap_const_lv9_6);
    or_ln163_fu_1388_p2 <= (shl_ln_reg_1774_pp0_iter1_reg or ap_const_lv9_7);
    select_ln115_fu_924_p3 <= 
        ap_const_lv4_1 when (icmp_ln28_fu_912_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln128_fu_938_p3 <= 
        add_ln128_1_fu_932_p2 when (icmp_ln28_fu_912_p2(0) = '1') else 
        ap_sig_allocacmp_tid_load;
        sext_ln134_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln132_fu_946_p2),8));

        sext_ln137_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln133_cast_fu_1023_p3),9));

        sext_ln138_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln132_reg_1441),9));

    shl_ln_fu_1276_p3 <= (trunc_ln153_reg_1466 & ap_const_lv3_0);
    trunc_ln153_fu_968_p1 <= select_ln128_fu_938_p3(6 - 1 downto 0);
    twiddles8_reversed8_address0 <= zext_ln28_fu_977_p1(3 - 1 downto 0);

    twiddles8_reversed8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            twiddles8_reversed8_ce0 <= ap_const_logic_1;
        else 
            twiddles8_reversed8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    work_x_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln134_fu_962_p1, ap_block_pp0_stage1, zext_ln138_fu_1012_p1, zext_ln137_fu_1050_p1, zext_ln135_fu_1099_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                work_x_address0 <= zext_ln135_fu_1099_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                work_x_address0 <= zext_ln137_fu_1050_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                work_x_address0 <= zext_ln138_fu_1012_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                work_x_address0 <= zext_ln134_fu_962_p1(9 - 1 downto 0);
            else 
                work_x_address0 <= "XXXXXXXXX";
            end if;
        else 
            work_x_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    work_x_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln132_fu_952_p1, zext_ln136_fu_1003_p1, ap_block_pp0_stage1, zext_ln133_fu_1030_p1, zext_ln128_fu_1081_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                work_x_address1 <= zext_ln128_fu_1081_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                work_x_address1 <= zext_ln133_fu_1030_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                work_x_address1 <= zext_ln136_fu_1003_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                work_x_address1 <= zext_ln132_fu_952_p1(9 - 1 downto 0);
            else 
                work_x_address1 <= "XXXXXXXXX";
            end if;
        else 
            work_x_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    work_x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            work_x_ce0 <= ap_const_logic_1;
        else 
            work_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    work_x_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            work_x_ce1 <= ap_const_logic_1;
        else 
            work_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    work_y_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln134_fu_962_p1, ap_block_pp0_stage1, zext_ln138_fu_1012_p1, zext_ln137_fu_1050_p1, zext_ln135_fu_1099_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                work_y_address0 <= zext_ln135_fu_1099_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                work_y_address0 <= zext_ln137_fu_1050_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                work_y_address0 <= zext_ln138_fu_1012_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                work_y_address0 <= zext_ln134_fu_962_p1(9 - 1 downto 0);
            else 
                work_y_address0 <= "XXXXXXXXX";
            end if;
        else 
            work_y_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    work_y_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln132_fu_952_p1, zext_ln136_fu_1003_p1, ap_block_pp0_stage1, zext_ln133_fu_1030_p1, zext_ln128_fu_1081_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                work_y_address1 <= zext_ln128_fu_1081_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                work_y_address1 <= zext_ln133_fu_1030_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                work_y_address1 <= zext_ln136_fu_1003_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                work_y_address1 <= zext_ln132_fu_952_p1(9 - 1 downto 0);
            else 
                work_y_address1 <= "XXXXXXXXX";
            end if;
        else 
            work_y_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    work_y_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            work_y_ce0 <= ap_const_logic_1;
        else 
            work_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    work_y_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            work_y_ce1 <= ap_const_logic_1;
        else 
            work_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln132_fu_946_p2 <= (select_ln128_fu_938_p3 xor ap_const_lv7_40);
    xor_ln150_1_fu_1166_p2 <= (bitcast_ln150_2_fu_1162_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_2_fu_1213_p2 <= (bitcast_ln150_4_fu_1209_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_3_fu_1223_p2 <= (bitcast_ln150_6_fu_1219_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_4_fu_1181_p2 <= (bitcast_ln150_8_fu_1177_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_5_fu_1197_p2 <= (bitcast_ln150_10_fu_1193_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_6_fu_1241_p2 <= (bitcast_ln150_12_fu_1237_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_7_fu_1251_p2 <= (bitcast_ln150_14_fu_1247_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_8_fu_1298_p2 <= (bitcast_ln150_16_fu_1294_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_9_fu_1308_p2 <= (bitcast_ln150_18_fu_1304_p1 xor ap_const_lv64_8000000000000000);
    xor_ln150_fu_1151_p2 <= (bitcast_ln150_fu_1147_p1 xor ap_const_lv64_8000000000000000);
    zext_ln128_1_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln128_reg_1433),9));
    zext_ln128_fu_1081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln128_reg_1433),64));
    zext_ln132_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln132_fu_946_p2),64));
    zext_ln133_cast_fu_1023_p3 <= (ap_const_lv1_1 & select_ln128_reg_1433);
    zext_ln133_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln133_cast_fu_1023_p3),64));
    zext_ln134_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln134_fu_958_p1),64));
    zext_ln135_cast_fu_1092_p3 <= (ap_const_lv2_2 & select_ln128_reg_1433);
    zext_ln135_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln135_cast_fu_1092_p3),64));
    zext_ln136_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln136_fu_997_p2),64));
    zext_ln137_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln137_fu_1046_p1),64));
    zext_ln138_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln138_fu_1009_p1),64));
    zext_ln153_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln153_fu_968_p1),32));
    zext_ln156_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1276_p3),64));
    zext_ln157_fu_1371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln157_fu_1366_p2),64));
    zext_ln158_fu_1327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln158_fu_1322_p2),64));
    zext_ln159_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln159_fu_1344_p2),64));
    zext_ln160_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln160_fu_1355_p2),64));
    zext_ln161_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln161_fu_1333_p2),64));
    zext_ln162_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln162_fu_1377_p2),64));
    zext_ln163_fu_1393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln163_fu_1388_p2),64));
    zext_ln28_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln115_fu_924_p3),64));
end behav;
