#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: indvar_next[30].Q[0] (.latch clocked by clk)
Endpoint  : exitcond.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[30].clk[0] (.latch)                                  0.042     0.042
indvar_next[30].Q[0] (.latch) [clock-to-output]                  0.124     0.166
$abc$1849$new_n619_.in[1] (.names)                               0.350     0.516
$abc$1849$new_n619_.out[0] (.names)                              0.261     0.777
$abc$1849$new_n618_.in[0] (.names)                               0.411     1.188
$abc$1849$new_n618_.out[0] (.names)                              0.261     1.449
$0\exitcond[0:0].in[3] (.names)                                  0.266     1.715
$0\exitcond[0:0].out[0] (.names)                                 0.261     1.976
exitcond.D[0] (.latch)                                           0.000     1.976
data arrival time                                                          1.976

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
exitcond.clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 2
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][19].in[0] (.names)                              0.481     1.337
$0\scevgep[31:0][19].out[0] (.names)                             0.261     1.598
scevgep[19].D[0] (.latch)                                        0.000     1.598
data arrival time                                                          1.598

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[19].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.622


#Path 3
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][9].in[0] (.names)                               0.481     1.337
$0\scevgep[31:0][9].out[0] (.names)                              0.261     1.598
scevgep[9].D[0] (.latch)                                         0.000     1.598
data arrival time                                                          1.598

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[9].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.622


#Path 4
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][9].in[0] (.names)                                  0.479     1.336
$0\tmp8[31:0][9].out[0] (.names)                                 0.261     1.597
tmp8[9].D[0] (.latch)                                            0.000     1.597
data arrival time                                                          1.597

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[9].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.597
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.620


#Path 5
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][10].in[0] (.names)                          0.479     1.336
$0\indvar_next[31:0][10].out[0] (.names)                         0.261     1.597
indvar_next[10].D[0] (.latch)                                    0.000     1.597
data arrival time                                                          1.597

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[10].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.597
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.620


#Path 6
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][9].in[0] (.names)                           0.479     1.336
$0\indvar_next[31:0][9].out[0] (.names)                          0.261     1.597
indvar_next[9].D[0] (.latch)                                     0.000     1.597
data arrival time                                                          1.597

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[9].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.597
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.620


#Path 7
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][10].in[0] (.names)                               0.476     1.333
$0\indvar[31:0][10].out[0] (.names)                              0.261     1.594
indvar[10].D[0] (.latch)                                         0.000     1.594
data arrival time                                                          1.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[10].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.617


#Path 8
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][9].in[0] (.names)                                0.476     1.333
$0\indvar[31:0][9].out[0] (.names)                               0.261     1.594
indvar[9].D[0] (.latch)                                          0.000     1.594
data arrival time                                                          1.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[9].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.617


#Path 9
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][19].in[0] (.names)                               0.476     1.333
$0\indvar[31:0][19].out[0] (.names)                              0.261     1.594
indvar[19].D[0] (.latch)                                         0.000     1.594
data arrival time                                                          1.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[19].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.617


#Path 10
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][11].in[0] (.names)                                  0.476     1.333
$0\tmp[31:0][11].out[0] (.names)                                 0.261     1.594
tmp[11].D[0] (.latch)                                            0.000     1.594
data arrival time                                                          1.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[11].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.617


#Path 11
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][25].in[0] (.names)                               0.476     1.333
$0\indvar[31:0][25].out[0] (.names)                              0.261     1.594
indvar[25].D[0] (.latch)                                         0.000     1.594
data arrival time                                                          1.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[25].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.617


#Path 12
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][10].in[0] (.names)                                  0.476     1.333
$0\tmp[31:0][10].out[0] (.names)                                 0.261     1.594
tmp[10].D[0] (.latch)                                            0.000     1.594
data arrival time                                                          1.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[10].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.617


#Path 13
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][9].in[0] (.names)                                   0.476     1.333
$0\tmp[31:0][9].out[0] (.names)                                  0.261     1.594
tmp[9].D[0] (.latch)                                             0.000     1.594
data arrival time                                                          1.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[9].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.617


#Path 14
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][15].in[0] (.names)                              0.413     1.269
$0\scevgep[31:0][15].out[0] (.names)                             0.261     1.530
scevgep[15].D[0] (.latch)                                        0.000     1.530
data arrival time                                                          1.530

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[15].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.554


#Path 15
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][18].in[0] (.names)                              0.413     1.269
$0\scevgep[31:0][18].out[0] (.names)                             0.261     1.530
scevgep[18].D[0] (.latch)                                        0.000     1.530
data arrival time                                                          1.530

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[18].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.554


#Path 16
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][14].in[0] (.names)                              0.413     1.269
$0\scevgep[31:0][14].out[0] (.names)                             0.261     1.530
scevgep[14].D[0] (.latch)                                        0.000     1.530
data arrival time                                                          1.530

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[14].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.554


#Path 17
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][4].in[0] (.names)                                   0.412     1.268
$0\tmp[31:0][4].out[0] (.names)                                  0.261     1.529
tmp[4].D[0] (.latch)                                             0.000     1.529
data arrival time                                                          1.529

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[4].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.553


#Path 18
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][3].in[0] (.names)                                   0.412     1.268
$0\tmp[31:0][3].out[0] (.names)                                  0.261     1.529
tmp[3].D[0] (.latch)                                             0.000     1.529
data arrival time                                                          1.529

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[3].clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.553


#Path 19
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][14].in[0] (.names)                                 0.411     1.267
$0\tmp8[31:0][14].out[0] (.names)                                0.261     1.528
tmp8[14].D[0] (.latch)                                           0.000     1.528
data arrival time                                                          1.528

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[14].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.528
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.552


#Path 20
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][15].in[0] (.names)                                 0.411     1.267
$0\tmp8[31:0][15].out[0] (.names)                                0.261     1.528
tmp8[15].D[0] (.latch)                                           0.000     1.528
data arrival time                                                          1.528

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[15].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.528
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.552


#Path 21
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][18].in[0] (.names)                                 0.411     1.267
$0\tmp8[31:0][18].out[0] (.names)                                0.261     1.528
tmp8[18].D[0] (.latch)                                           0.000     1.528
data arrival time                                                          1.528

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[18].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.528
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.552


#Path 22
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[3].clk[0] (.latch)                                       0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                 0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                0.261     0.856
$0\s_07[31:0][9].in[0] (.names)                                    0.411     1.267
$0\s_07[31:0][9].out[0] (.names)                                   0.261     1.528
memory_controller_address[9].D[0] (.latch)                         0.000     1.528
data arrival time                                                            1.528

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.528
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.552


#Path 23
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[3].clk[0] (.latch)                                        0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                  0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                 0.261     0.856
$0\s_07[31:0][14].in[0] (.names)                                    0.411     1.267
$0\s_07[31:0][14].out[0] (.names)                                   0.261     1.528
memory_controller_address[14].D[0] (.latch)                         0.000     1.528
data arrival time                                                             1.528

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.528
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.552


#Path 24
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[3].clk[0] (.latch)                                        0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                  0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                 0.261     0.856
$0\s_07[31:0][15].in[0] (.names)                                    0.411     1.267
$0\s_07[31:0][15].out[0] (.names)                                   0.261     1.528
memory_controller_address[15].D[0] (.latch)                         0.000     1.528
data arrival time                                                             1.528

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.528
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.552


#Path 25
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[3].clk[0] (.latch)                                        0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                  0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                 0.261     0.856
$0\s_07[31:0][18].in[0] (.names)                                    0.411     1.267
$0\s_07[31:0][18].out[0] (.names)                                   0.261     1.528
memory_controller_address[18].D[0] (.latch)                         0.000     1.528
data arrival time                                                             1.528

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.528
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.552


#Path 26
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][19].in[0] (.names)                          0.410     1.266
$0\indvar_next[31:0][19].out[0] (.names)                         0.261     1.527
indvar_next[19].D[0] (.latch)                                    0.000     1.527
data arrival time                                                          1.527

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[19].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.551


#Path 27
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][25].in[0] (.names)                          0.410     1.266
$0\indvar_next[31:0][25].out[0] (.names)                         0.261     1.527
indvar_next[25].D[0] (.latch)                                    0.000     1.527
data arrival time                                                          1.527

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[25].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.551


#Path 28
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][19].in[0] (.names)                                 0.410     1.266
$0\tmp8[31:0][19].out[0] (.names)                                0.261     1.527
tmp8[19].D[0] (.latch)                                           0.000     1.527
data arrival time                                                          1.527

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[19].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.551


#Path 29
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[3].clk[0] (.latch)                                       0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                 0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                0.261     0.856
$0\s_07[31:0][7].in[0] (.names)                                    0.410     1.266
$0\s_07[31:0][7].out[0] (.names)                                   0.261     1.527
memory_controller_address[7].D[0] (.latch)                         0.000     1.527
data arrival time                                                            1.527

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.527
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.551


#Path 30
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[3].clk[0] (.latch)                                        0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                  0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                 0.261     0.856
$0\s_07[31:0][11].in[0] (.names)                                    0.410     1.266
$0\s_07[31:0][11].out[0] (.names)                                   0.261     1.527
memory_controller_address[11].D[0] (.latch)                         0.000     1.527
data arrival time                                                             1.527

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[11].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.527
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.551


#Path 31
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][12].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][12].out[0] (.names)                         0.261     1.525
indvar_next[12].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[12].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 32
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][2].in[0] (.names)                                  0.408     1.264
$0\tmp8[31:0][2].out[0] (.names)                                 0.261     1.525
tmp8[2].D[0] (.latch)                                            0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[2].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 33
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][7].in[0] (.names)                                  0.408     1.264
$0\tmp8[31:0][7].out[0] (.names)                                 0.261     1.525
tmp8[7].D[0] (.latch)                                            0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[7].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 34
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][31].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][31].out[0] (.names)                         0.261     1.525
indvar_next[31].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[31].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 35
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][11].in[0] (.names)                                 0.408     1.264
$0\tmp8[31:0][11].out[0] (.names)                                0.261     1.525
tmp8[11].D[0] (.latch)                                           0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[11].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 36
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][30].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][30].out[0] (.names)                         0.261     1.525
indvar_next[30].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[30].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 37
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][26].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][26].out[0] (.names)                         0.261     1.525
indvar_next[26].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[26].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 38
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][21].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][21].out[0] (.names)                         0.261     1.525
indvar_next[21].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[21].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 39
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][20].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][20].out[0] (.names)                         0.261     1.525
indvar_next[20].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[20].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 40
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][26].in[0] (.names)                                 0.408     1.264
$0\tmp8[31:0][26].out[0] (.names)                                0.261     1.525
tmp8[26].D[0] (.latch)                                           0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[26].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 41
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][14].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][14].out[0] (.names)                         0.261     1.525
indvar_next[14].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[14].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 42
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][30].in[0] (.names)                                 0.408     1.264
$0\tmp8[31:0][30].out[0] (.names)                                0.261     1.525
tmp8[30].D[0] (.latch)                                           0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[30].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 43
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][11].in[0] (.names)                          0.408     1.264
$0\indvar_next[31:0][11].out[0] (.names)                         0.261     1.525
indvar_next[11].D[0] (.latch)                                    0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[11].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 44
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[3].clk[0] (.latch)                                        0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                  0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                 0.261     0.856
$0\s_07[31:0][19].in[0] (.names)                                    0.408     1.264
$0\s_07[31:0][19].out[0] (.names)                                   0.261     1.525
memory_controller_address[19].D[0] (.latch)                         0.000     1.525
data arrival time                                                             1.525

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.525
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.549


#Path 45
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][31].in[0] (.names)                                 0.408     1.264
$0\tmp8[31:0][31].out[0] (.names)                                0.261     1.525
tmp8[31].D[0] (.latch)                                           0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[31].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 46
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][7].in[0] (.names)                           0.408     1.264
$0\indvar_next[31:0][7].out[0] (.names)                          0.261     1.525
indvar_next[7].D[0] (.latch)                                     0.000     1.525
data arrival time                                                          1.525

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[7].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.525
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.549


#Path 47
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][20].in[0] (.names)                                  0.407     1.263
$0\tmp[31:0][20].out[0] (.names)                                 0.261     1.524
tmp[20].D[0] (.latch)                                            0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[20].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 48
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][21].in[1] (.names)                               0.407     1.263
$0\indvar[31:0][21].out[0] (.names)                              0.261     1.524
indvar[21].D[0] (.latch)                                         0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[21].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 49
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][20].in[1] (.names)                               0.407     1.263
$0\indvar[31:0][20].out[0] (.names)                              0.261     1.524
indvar[20].D[0] (.latch)                                         0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[20].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 50
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][14].in[1] (.names)                               0.407     1.263
$0\indvar[31:0][14].out[0] (.names)                              0.261     1.524
indvar[14].D[0] (.latch)                                         0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[14].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 51
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][12].in[1] (.names)                               0.407     1.263
$0\indvar[31:0][12].out[0] (.names)                              0.261     1.524
indvar[12].D[0] (.latch)                                         0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[12].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 52
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][26].in[1] (.names)                               0.407     1.263
$0\indvar[31:0][26].out[0] (.names)                              0.261     1.524
indvar[26].D[0] (.latch)                                         0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[26].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 53
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][14].in[0] (.names)                                  0.407     1.263
$0\tmp[31:0][14].out[0] (.names)                                 0.261     1.524
tmp[14].D[0] (.latch)                                            0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[14].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 54
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][21].in[0] (.names)                                  0.407     1.263
$0\tmp[31:0][21].out[0] (.names)                                 0.261     1.524
tmp[21].D[0] (.latch)                                            0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[21].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 55
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][12].in[0] (.names)                                  0.407     1.263
$0\tmp[31:0][12].out[0] (.names)                                 0.261     1.524
tmp[12].D[0] (.latch)                                            0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[12].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 56
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][26].in[0] (.names)                                  0.407     1.263
$0\tmp[31:0][26].out[0] (.names)                                 0.261     1.524
tmp[26].D[0] (.latch)                                            0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[26].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 57
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][11].in[0] (.names)                               0.406     1.262
$0\indvar[31:0][11].out[0] (.names)                              0.261     1.523
indvar[11].D[0] (.latch)                                         0.000     1.523
data arrival time                                                          1.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[11].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.547


#Path 58
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][7].in[0] (.names)                                0.406     1.262
$0\indvar[31:0][7].out[0] (.names)                               0.261     1.523
indvar[7].D[0] (.latch)                                          0.000     1.523
data arrival time                                                          1.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[7].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.547


#Path 59
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][26].in[0] (.names)                           0.406     1.262
$0\return_val[31:0][26].out[0] (.names)                          0.261     1.523
return_val[26].D[0] (.latch)                                     0.000     1.523
data arrival time                                                          1.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[26].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.547


#Path 60
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][22].in[0] (.names)                           0.406     1.262
$0\return_val[31:0][22].out[0] (.names)                          0.261     1.523
return_val[22].D[0] (.latch)                                     0.000     1.523
data arrival time                                                          1.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[22].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.547


#Path 61
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][2].in[0] (.names)                            0.406     1.262
$0\return_val[31:0][2].out[0] (.names)                           0.261     1.523
return_val[2].D[0] (.latch)                                      0.000     1.523
data arrival time                                                          1.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[2].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.547


#Path 62
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][21].in[0] (.names)                           0.406     1.262
$0\return_val[31:0][21].out[0] (.names)                          0.261     1.523
return_val[21].D[0] (.latch)                                     0.000     1.523
data arrival time                                                          1.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[21].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.547


#Path 63
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : cur_state[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n569_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n569_.out[0] (.names)                              0.261     0.856
$0\cur_state[3:0][2].in[4] (.names)                              0.402     1.258
$0\cur_state[3:0][2].out[0] (.names)                             0.261     1.519
cur_state[2].D[0] (.latch)                                       0.000     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[2].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.543


#Path 64
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : cur_state[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n569_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n569_.out[0] (.names)                              0.261     0.856
$0\cur_state[3:0][1].in[1] (.names)                              0.402     1.258
$0\cur_state[3:0][1].out[0] (.names)                             0.261     1.519
cur_state[1].D[0] (.latch)                                       0.000     1.519
data arrival time                                                          1.519

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.543


#Path 65
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][19].in[0] (.names)                                  0.398     1.254
$0\tmp[31:0][19].out[0] (.names)                                 0.261     1.515
tmp[19].D[0] (.latch)                                            0.000     1.515
data arrival time                                                          1.515

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[19].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.515
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.538


#Path 66
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][25].in[0] (.names)                                  0.398     1.254
$0\tmp[31:0][25].out[0] (.names)                                 0.261     1.515
tmp[25].D[0] (.latch)                                            0.000     1.515
data arrival time                                                          1.515

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[25].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.515
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.538


#Path 67
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][6].in[0] (.names)                                  0.396     1.253
$0\tmp8[31:0][6].out[0] (.names)                                 0.261     1.514
tmp8[6].D[0] (.latch)                                            0.000     1.514
data arrival time                                                          1.514

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[6].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.514
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.537


#Path 68
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][9].in[0] (.names)                            0.393     1.249
$0\return_val[31:0][9].out[0] (.names)                           0.261     1.510
return_val[9].D[0] (.latch)                                      0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[9].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 69
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][7].in[0] (.names)                            0.393     1.249
$0\return_val[31:0][7].out[0] (.names)                           0.261     1.510
return_val[7].D[0] (.latch)                                      0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[7].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 70
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][6].in[0] (.names)                            0.393     1.249
$0\return_val[31:0][6].out[0] (.names)                           0.261     1.510
return_val[6].D[0] (.latch)                                      0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[6].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 71
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][5].in[0] (.names)                            0.393     1.249
$0\return_val[31:0][5].out[0] (.names)                           0.261     1.510
return_val[5].D[0] (.latch)                                      0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[5].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 72
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][4].in[0] (.names)                            0.393     1.249
$0\return_val[31:0][4].out[0] (.names)                           0.261     1.510
return_val[4].D[0] (.latch)                                      0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[4].clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 73
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][10].in[0] (.names)                           0.393     1.249
$0\return_val[31:0][10].out[0] (.names)                          0.261     1.510
return_val[10].D[0] (.latch)                                     0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[10].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 74
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][13].in[0] (.names)                           0.393     1.249
$0\return_val[31:0][13].out[0] (.names)                          0.261     1.510
return_val[13].D[0] (.latch)                                     0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[13].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 75
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : return_val[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n575_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n575_.out[0] (.names)                              0.261     0.856
$0\return_val[31:0][14].in[0] (.names)                           0.393     1.249
$0\return_val[31:0][14].out[0] (.names)                          0.261     1.510
return_val[14].D[0] (.latch)                                     0.000     1.510
data arrival time                                                          1.510

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
return_val[14].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.534


#Path 76
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][31].in[1] (.names)                               0.338     1.195
$0\indvar[31:0][31].out[0] (.names)                              0.261     1.456
indvar[31].D[0] (.latch)                                         0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[31].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 77
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][16].in[0] (.names)                                  0.338     1.195
$0\tmp[31:0][16].out[0] (.names)                                 0.261     1.456
tmp[16].D[0] (.latch)                                            0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[16].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 78
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][24].in[1] (.names)                               0.338     1.195
$0\indvar[31:0][24].out[0] (.names)                              0.261     1.456
indvar[24].D[0] (.latch)                                         0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[24].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 79
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][6].in[1] (.names)                                0.338     1.195
$0\indvar[31:0][6].out[0] (.names)                               0.261     1.456
indvar[6].D[0] (.latch)                                          0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[6].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 80
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][30].in[1] (.names)                               0.338     1.195
$0\indvar[31:0][30].out[0] (.names)                              0.261     1.456
indvar[30].D[0] (.latch)                                         0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[30].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 81
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][30].in[0] (.names)                              0.338     1.195
$0\scevgep[31:0][30].out[0] (.names)                             0.261     1.456
scevgep[30].D[0] (.latch)                                        0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[30].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 82
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][31].in[0] (.names)                              0.338     1.195
$0\scevgep[31:0][31].out[0] (.names)                             0.261     1.456
scevgep[31].D[0] (.latch)                                        0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[31].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 83
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][0].in[0] (.names)                           0.338     1.195
$0\indvar_next[31:0][0].out[0] (.names)                          0.261     1.456
indvar_next[0].D[0] (.latch)                                     0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[0].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 84
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][1].in[0] (.names)                           0.338     1.195
$0\indvar_next[31:0][1].out[0] (.names)                          0.261     1.456
indvar_next[1].D[0] (.latch)                                     0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[1].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 85
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][2].in[0] (.names)                           0.338     1.195
$0\indvar_next[31:0][2].out[0] (.names)                          0.261     1.456
indvar_next[2].D[0] (.latch)                                     0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[2].clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 86
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][31].in[0] (.names)                                  0.338     1.195
$0\tmp[31:0][31].out[0] (.names)                                 0.261     1.456
tmp[31].D[0] (.latch)                                            0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[31].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 87
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n533_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n533_.out[0] (.names)                              0.261     0.856
$0\tmp[31:0][24].in[0] (.names)                                  0.338     1.195
$0\tmp[31:0][24].out[0] (.names)                                 0.261     1.456
tmp[24].D[0] (.latch)                                            0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp[24].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 88
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][28].in[0] (.names)                                 0.338     1.194
$0\tmp8[31:0][28].out[0] (.names)                                0.261     1.455
tmp8[28].D[0] (.latch)                                           0.000     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[28].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 89
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][1].in[0] (.names)                                  0.338     1.194
$0\tmp8[31:0][1].out[0] (.names)                                 0.261     1.455
tmp8[1].D[0] (.latch)                                            0.000     1.455
data arrival time                                                          1.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[1].clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.479


#Path 90
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][1].in[0] (.names)                                0.337     1.193
$0\indvar[31:0][1].out[0] (.names)                               0.261     1.454
indvar[1].D[0] (.latch)                                          0.000     1.454
data arrival time                                                          1.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[1].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#Path 91
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][0].in[0] (.names)                                0.337     1.193
$0\indvar[31:0][0].out[0] (.names)                               0.261     1.454
indvar[0].D[0] (.latch)                                          0.000     1.454
data arrival time                                                          1.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[0].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#Path 92
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n534_.in[2] (.names)                               0.429     0.595
$abc$1849$new_n534_.out[0] (.names)                              0.261     0.856
$0\indvar[31:0][2].in[0] (.names)                                0.337     1.193
$0\indvar[31:0][2].out[0] (.names)                               0.261     1.454
indvar[2].D[0] (.latch)                                          0.000     1.454
data arrival time                                                          1.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar[2].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#Path 93
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][1].in[0] (.names)                               0.336     1.193
$0\scevgep[31:0][1].out[0] (.names)                              0.261     1.454
scevgep[1].D[0] (.latch)                                         0.000     1.454
data arrival time                                                          1.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[1].clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#Path 94
Startpoint: cur_state[1].Q[0] (.latch clocked by clk)
Endpoint  : scevgep[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[1].clk[0] (.latch)                                     0.042     0.042
cur_state[1].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n609_.in[1] (.names)                               0.429     0.595
$abc$1849$new_n609_.out[0] (.names)                              0.261     0.856
$0\scevgep[31:0][28].in[0] (.names)                              0.336     1.193
$0\scevgep[31:0][28].out[0] (.names)                             0.261     1.454
scevgep[28].D[0] (.latch)                                        0.000     1.454
data arrival time                                                          1.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
scevgep[28].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#Path 95
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[3].clk[0] (.latch)                                       0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                 0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                0.261     0.856
$0\s_07[31:0][1].in[0] (.names)                                    0.336     1.193
$0\s_07[31:0][1].out[0] (.names)                                   0.261     1.454
memory_controller_address[1].D[0] (.latch)                         0.000     1.454
data arrival time                                                            1.454

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[1].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.454
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.477


#Path 96
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
cur_state[3].clk[0] (.latch)                                        0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                        0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                  0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                 0.261     0.856
$0\s_07[31:0][28].in[0] (.names)                                    0.336     1.193
$0\s_07[31:0][28].out[0] (.names)                                   0.261     1.454
memory_controller_address[28].D[0] (.latch)                         0.000     1.454
data arrival time                                                             1.454

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
clk.inpad[0] (.input)                                               0.000     0.000
memory_controller_address[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -1.454
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.477


#Path 97
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : indvar_next[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\indvar_next[31:0][15].in[0] (.names)                          0.336     1.192
$0\indvar_next[31:0][15].out[0] (.names)                         0.261     1.453
indvar_next[15].D[0] (.latch)                                    0.000     1.453
data arrival time                                                          1.453

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
indvar_next[15].clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#Path 98
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : memory_controller_address[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
cur_state[3].clk[0] (.latch)                                       0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                       0.124     0.166
$abc$1849$new_n658_.in[1] (.names)                                 0.429     0.595
$abc$1849$new_n658_.out[0] (.names)                                0.261     0.856
$0\s_07[31:0][0].in[0] (.names)                                    0.336     1.192
$0\s_07[31:0][0].out[0] (.names)                                   0.261     1.453
memory_controller_address[0].D[0] (.latch)                         0.000     1.453
data arrival time                                                            1.453

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
clk.inpad[0] (.input)                                              0.000     0.000
memory_controller_address[0].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -1.453
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -1.477


#Path 99
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][21].in[0] (.names)                                 0.336     1.192
$0\tmp8[31:0][21].out[0] (.names)                                0.261     1.453
tmp8[21].D[0] (.latch)                                           0.000     1.453
data arrival time                                                          1.453

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[21].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#Path 100
Startpoint: cur_state[3].Q[0] (.latch clocked by clk)
Endpoint  : tmp8[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cur_state[3].clk[0] (.latch)                                     0.042     0.042
cur_state[3].Q[0] (.latch) [clock-to-output]                     0.124     0.166
$abc$1849$new_n625_.in[0] (.names)                               0.429     0.595
$abc$1849$new_n625_.out[0] (.names)                              0.261     0.856
$0\tmp8[31:0][20].in[0] (.names)                                 0.336     1.192
$0\tmp8[31:0][20].out[0] (.names)                                0.261     1.453
tmp8[20].D[0] (.latch)                                           0.000     1.453
data arrival time                                                          1.453

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
tmp8[20].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.453
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.477


#End of timing report
