

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'
================================================================
* Date:           Thu Jul  4 18:52:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.625 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"   --->   Operation 3 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %a_V"   --->   Operation 4 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V, i5 0"   --->   Operation 5 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.81ns)   --->   "%r_V = sub i21 0, i21 %shl_ln"   --->   Operation 6 'sub' 'r_V' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mult_V = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V, i32 5, i32 20"   --->   Operation 7 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.94ns)   --->   "%r_V_2991 = mul i21 %sext_ln1273, i21 2097141"   --->   Operation 8 'mul' 'r_V_2991' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mult_V_2469 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2991, i32 5, i32 20"   --->   Operation 9 'partselect' 'mult_V_2469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.81ns)   --->   "%r_V_2992 = sub i21 %sext_ln1273, i21 %shl_ln"   --->   Operation 10 'sub' 'r_V_2992' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mult_V_2470 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2992, i32 5, i32 20"   --->   Operation 11 'partselect' 'mult_V_2470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mult_V_2471 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V, i32 4, i32 15"   --->   Operation 12 'partselect' 'mult_V_2471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i12 %mult_V_2471" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 13 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_V_248 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"   --->   Operation 14 'load' 'a_V_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1273_1420 = sext i16 %a_V_248"   --->   Operation 15 'sext' 'sext_ln1273_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_248, i5 0"   --->   Operation 16 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.81ns)   --->   "%r_V_2993 = sub i21 0, i21 %shl_ln1273_s"   --->   Operation 17 'sub' 'r_V_2993' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mult_V_2472 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2993, i32 5, i32 20"   --->   Operation 18 'partselect' 'mult_V_2472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.81ns)   --->   "%r_V_2994 = sub i21 %shl_ln1273_s, i21 %sext_ln1273_1420"   --->   Operation 19 'sub' 'r_V_2994' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mult_V_2473 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2994, i32 5, i32 20"   --->   Operation 20 'partselect' 'mult_V_2473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln1273_829 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_248, i4 0"   --->   Operation 21 'bitconcatenate' 'shl_ln1273_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1273_1421 = sext i20 %shl_ln1273_829"   --->   Operation 22 'sext' 'sext_ln1273_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln1273_830 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_248, i2 0"   --->   Operation 23 'bitconcatenate' 'shl_ln1273_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1273_1422 = sext i18 %shl_ln1273_830"   --->   Operation 24 'sext' 'sext_ln1273_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%r_V_2995 = sub i21 %sext_ln1273_1421, i21 %sext_ln1273_1422"   --->   Operation 25 'sub' 'r_V_2995' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mult_V_2474 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2995, i32 5, i32 20"   --->   Operation 26 'partselect' 'mult_V_2474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i21 0, i21 %sext_ln1273_1421"   --->   Operation 27 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2996 = sub i21 %sub_ln1273, i21 %sext_ln1273_1422"   --->   Operation 28 'sub' 'r_V_2996' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_2475 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2996, i32 5, i32 20"   --->   Operation 29 'partselect' 'mult_V_2475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1273_831 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_248, i1 0"   --->   Operation 30 'bitconcatenate' 'shl_ln1273_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1273_1423 = sext i17 %shl_ln1273_831"   --->   Operation 31 'sext' 'sext_ln1273_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%r_V_2997 = sub i21 %sext_ln1273_1423, i21 %sext_ln1273_1421"   --->   Operation 32 'sub' 'r_V_2997' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mult_V_2476 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2997, i32 5, i32 20"   --->   Operation 33 'partselect' 'mult_V_2476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.81ns)   --->   "%r_V_2998 = sub i21 %shl_ln1273_s, i21 %sext_ln1273_1423"   --->   Operation 34 'sub' 'r_V_2998' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_2477 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2998, i32 5, i32 20"   --->   Operation 35 'partselect' 'mult_V_2477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_V_249 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"   --->   Operation 36 'load' 'a_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1273_1424 = sext i16 %a_V_249"   --->   Operation 37 'sext' 'sext_ln1273_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1273_832 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_249, i5 0"   --->   Operation 38 'bitconcatenate' 'shl_ln1273_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.81ns)   --->   "%r_V_2999 = sub i21 %shl_ln1273_832, i21 %sext_ln1273_1424"   --->   Operation 39 'sub' 'r_V_2999' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mult_V_2478 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2999, i32 5, i32 20"   --->   Operation 40 'partselect' 'mult_V_2478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.81ns)   --->   "%r_V_3000 = sub i21 0, i21 %shl_ln1273_832"   --->   Operation 41 'sub' 'r_V_3000' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_V_2479 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3000, i32 5, i32 20"   --->   Operation 42 'partselect' 'mult_V_2479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1273_833 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_249, i4 0"   --->   Operation 43 'bitconcatenate' 'shl_ln1273_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1273_1425 = sext i20 %shl_ln1273_833"   --->   Operation 44 'sext' 'sext_ln1273_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.80ns)   --->   "%r_V_3001 = sub i21 0, i21 %sext_ln1273_1425"   --->   Operation 45 'sub' 'r_V_3001' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_2480 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3001, i32 5, i32 20"   --->   Operation 46 'partselect' 'mult_V_2480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%a_V_250 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"   --->   Operation 47 'load' 'a_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1273_1426 = sext i16 %a_V_250"   --->   Operation 48 'sext' 'sext_ln1273_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1273_834 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_250, i5 0"   --->   Operation 49 'bitconcatenate' 'shl_ln1273_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.81ns)   --->   "%r_V_3002 = sub i21 %shl_ln1273_834, i21 %sext_ln1273_1426"   --->   Operation 50 'sub' 'r_V_3002' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_2481 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3002, i32 5, i32 20"   --->   Operation 51 'partselect' 'mult_V_2481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1273_1426, i21 2097127"   --->   Operation 52 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_2482 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 53 'partselect' 'mult_V_2482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1273_835 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_250, i3 0"   --->   Operation 54 'bitconcatenate' 'shl_ln1273_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1273_1427 = sext i19 %shl_ln1273_835"   --->   Operation 55 'sext' 'sext_ln1273_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.81ns)   --->   "%r_V_3003 = sub i21 %shl_ln1273_834, i21 %sext_ln1273_1427"   --->   Operation 56 'sub' 'r_V_3003' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mult_V_2483 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3003, i32 5, i32 20"   --->   Operation 57 'partselect' 'mult_V_2483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.94ns)   --->   "%mul_ln1270_59 = mul i21 %sext_ln1273_1426, i21 25"   --->   Operation 58 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_2484 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_59, i32 5, i32 20"   --->   Operation 59 'partselect' 'mult_V_2484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.81ns)   --->   "%r_V_3004 = sub i21 0, i21 %shl_ln1273_834"   --->   Operation 60 'sub' 'r_V_3004' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_2485 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3004, i32 5, i32 20"   --->   Operation 61 'partselect' 'mult_V_2485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%a_V_251 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"   --->   Operation 62 'load' 'a_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_1428 = sext i16 %a_V_251"   --->   Operation 63 'sext' 'sext_ln1273_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1273_836 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_251, i5 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1273_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.81ns)   --->   "%r_V_3005 = sub i21 %shl_ln1273_836, i21 %sext_ln1273_1428"   --->   Operation 65 'sub' 'r_V_3005' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_2486 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3005, i32 5, i32 20"   --->   Operation 66 'partselect' 'mult_V_2486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.94ns)   --->   "%r_V_3006 = mul i21 %sext_ln1273_1428, i21 13"   --->   Operation 67 'mul' 'r_V_3006' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_2487 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3006, i32 5, i32 20"   --->   Operation 68 'partselect' 'mult_V_2487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.81ns)   --->   "%r_V_3007 = sub i21 0, i21 %shl_ln1273_836"   --->   Operation 69 'sub' 'r_V_3007' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_2488 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3007, i32 5, i32 20"   --->   Operation 70 'partselect' 'mult_V_2488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1273_837 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_251, i1 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1273_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_1429 = sext i17 %shl_ln1273_837"   --->   Operation 72 'sext' 'sext_ln1273_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.81ns)   --->   "%r_V_3008 = sub i21 %sext_ln1273_1429, i21 %shl_ln1273_836"   --->   Operation 73 'sub' 'r_V_3008' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_2489 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3008, i32 5, i32 20"   --->   Operation 74 'partselect' 'mult_V_2489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln1273_838 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_251, i4 0"   --->   Operation 75 'bitconcatenate' 'shl_ln1273_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1273_1430 = sext i20 %shl_ln1273_838"   --->   Operation 76 'sext' 'sext_ln1273_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.80ns)   --->   "%r_V_3009 = sub i21 %sext_ln1273_1429, i21 %sext_ln1273_1430"   --->   Operation 77 'sub' 'r_V_3009' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_2490 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3009, i32 5, i32 20"   --->   Operation 78 'partselect' 'mult_V_2490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%a_V_252 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"   --->   Operation 79 'load' 'a_V_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1273_1431 = sext i16 %a_V_252"   --->   Operation 80 'sext' 'sext_ln1273_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1273_1432 = sext i16 %a_V_252"   --->   Operation 81 'sext' 'sext_ln1273_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1273_839 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_252, i5 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1273_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.81ns)   --->   "%r_V_3010 = sub i21 %shl_ln1273_839, i21 %sext_ln1273_1432"   --->   Operation 83 'sub' 'r_V_3010' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_2491 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3010, i32 5, i32 20"   --->   Operation 84 'partselect' 'mult_V_2491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.81ns)   --->   "%r_V_3011 = sub i21 0, i21 %shl_ln1273_839"   --->   Operation 85 'sub' 'r_V_3011' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_2492 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3011, i32 5, i32 20"   --->   Operation 86 'partselect' 'mult_V_2492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1273_840 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_252, i2 0"   --->   Operation 87 'bitconcatenate' 'shl_ln1273_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1273_1433 = sext i18 %shl_ln1273_840"   --->   Operation 88 'sext' 'sext_ln1273_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%r_V_3012 = sub i19 %sext_ln1273_1431, i19 %sext_ln1273_1433"   --->   Operation 89 'sub' 'r_V_3012' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_2493 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3012, i32 5, i32 18"   --->   Operation 90 'partselect' 'mult_V_2493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln17_1687 = sext i14 %mult_V_2493" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 91 'sext' 'sext_ln17_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.79ns)   --->   "%r_V_3013 = sub i19 0, i19 %sext_ln1273_1433"   --->   Operation 92 'sub' 'r_V_3013' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_2494 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3013, i32 5, i32 18"   --->   Operation 93 'partselect' 'mult_V_2494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln818_759 = sext i14 %mult_V_2494"   --->   Operation 94 'sext' 'sext_ln818_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1273_841 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_252, i3 0"   --->   Operation 95 'bitconcatenate' 'shl_ln1273_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1273_1434 = sext i19 %shl_ln1273_841"   --->   Operation 96 'sext' 'sext_ln1273_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1273_842 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_252, i1 0"   --->   Operation 97 'bitconcatenate' 'shl_ln1273_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1273_1435 = sext i17 %shl_ln1273_842"   --->   Operation 98 'sext' 'sext_ln1273_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1273_1436 = sext i17 %shl_ln1273_842"   --->   Operation 99 'sext' 'sext_ln1273_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.80ns)   --->   "%r_V_3014 = sub i20 %sext_ln1273_1436, i20 %sext_ln1273_1434"   --->   Operation 100 'sub' 'r_V_3014' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mult_V_2495 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3014, i32 5, i32 19"   --->   Operation 101 'partselect' 'mult_V_2495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln818_760 = sext i15 %mult_V_2495"   --->   Operation 102 'sext' 'sext_ln818_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1273_843 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_252, i4 0"   --->   Operation 103 'bitconcatenate' 'shl_ln1273_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1273_1437 = sext i20 %shl_ln1273_843"   --->   Operation 104 'sext' 'sext_ln1273_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.80ns)   --->   "%r_V_3015 = sub i21 %sext_ln1273_1437, i21 %sext_ln1273_1435"   --->   Operation 105 'sub' 'r_V_3015' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_2496 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3015, i32 5, i32 20"   --->   Operation 106 'partselect' 'mult_V_2496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%a_V_253 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"   --->   Operation 107 'load' 'a_V_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_1438 = sext i16 %a_V_253"   --->   Operation 108 'sext' 'sext_ln1273_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1273_844 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_253, i5 0"   --->   Operation 109 'bitconcatenate' 'shl_ln1273_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.81ns)   --->   "%r_V_3016 = sub i21 %shl_ln1273_844, i21 %sext_ln1273_1438"   --->   Operation 110 'sub' 'r_V_3016' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mult_V_2497 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3016, i32 5, i32 20"   --->   Operation 111 'partselect' 'mult_V_2497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.81ns)   --->   "%r_V_3017 = sub i21 0, i21 %shl_ln1273_844"   --->   Operation 112 'sub' 'r_V_3017' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_2498 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3017, i32 5, i32 20"   --->   Operation 113 'partselect' 'mult_V_2498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.94ns)   --->   "%mul_ln1270_60 = mul i21 %sext_ln1273_1438, i21 29"   --->   Operation 114 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_2499 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_60, i32 5, i32 20"   --->   Operation 115 'partselect' 'mult_V_2499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.94ns)   --->   "%mul_ln1270_61 = mul i21 %sext_ln1273_1438, i21 27"   --->   Operation 116 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_2500 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_61, i32 5, i32 20"   --->   Operation 117 'partselect' 'mult_V_2500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%a_V_254 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"   --->   Operation 118 'load' 'a_V_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1273_1439 = sext i16 %a_V_254"   --->   Operation 119 'sext' 'sext_ln1273_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1273_1440 = sext i16 %a_V_254"   --->   Operation 120 'sext' 'sext_ln1273_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln1273_845 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_254, i5 0"   --->   Operation 121 'bitconcatenate' 'shl_ln1273_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.81ns)   --->   "%r_V_3018 = sub i21 %shl_ln1273_845, i21 %sext_ln1273_1440"   --->   Operation 122 'sub' 'r_V_3018' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_2501 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3018, i32 5, i32 20"   --->   Operation 123 'partselect' 'mult_V_2501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1273_846 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_254, i3 0"   --->   Operation 124 'bitconcatenate' 'shl_ln1273_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_1441 = sext i19 %shl_ln1273_846"   --->   Operation 125 'sext' 'sext_ln1273_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.80ns)   --->   "%r_V_3019 = sub i20 %sext_ln1273_1439, i20 %sext_ln1273_1441"   --->   Operation 126 'sub' 'r_V_3019' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mult_V_2502 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3019, i32 5, i32 19"   --->   Operation 127 'partselect' 'mult_V_2502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln818_761 = sext i15 %mult_V_2502"   --->   Operation 128 'sext' 'sext_ln818_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.81ns)   --->   "%r_V_3020 = sub i21 0, i21 %shl_ln1273_845"   --->   Operation 129 'sub' 'r_V_3020' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_2503 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3020, i32 5, i32 20"   --->   Operation 130 'partselect' 'mult_V_2503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1273_847 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_254, i4 0"   --->   Operation 131 'bitconcatenate' 'shl_ln1273_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1273_1442 = sext i20 %shl_ln1273_847"   --->   Operation 132 'sext' 'sext_ln1273_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.80ns)   --->   "%r_V_3021 = sub i21 %sext_ln1273_1440, i21 %sext_ln1273_1442"   --->   Operation 133 'sub' 'r_V_3021' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mult_V_2504 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3021, i32 5, i32 20"   --->   Operation 134 'partselect' 'mult_V_2504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%a_V_255 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"   --->   Operation 135 'load' 'a_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1273_1443 = sext i16 %a_V_255"   --->   Operation 136 'sext' 'sext_ln1273_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1273_1444 = sext i16 %a_V_255"   --->   Operation 137 'sext' 'sext_ln1273_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1273_848 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_255, i2 0"   --->   Operation 138 'bitconcatenate' 'shl_ln1273_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1273_1445 = sext i18 %shl_ln1273_848"   --->   Operation 139 'sext' 'sext_ln1273_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.79ns)   --->   "%r_V_3022 = sub i19 0, i19 %sext_ln1273_1445"   --->   Operation 140 'sub' 'r_V_3022' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_2505 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3022, i32 5, i32 18"   --->   Operation 141 'partselect' 'mult_V_2505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln17_1688 = sext i14 %mult_V_2505" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'sext' 'sext_ln17_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.94ns)   --->   "%mul_ln1270_62 = mul i21 %sext_ln1273_1443, i21 2097130"   --->   Operation 143 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_2506 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_62, i32 5, i32 20"   --->   Operation 144 'partselect' 'mult_V_2506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1273_849 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_255, i4 0"   --->   Operation 145 'bitconcatenate' 'shl_ln1273_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1273_1446 = sext i20 %shl_ln1273_849"   --->   Operation 146 'sext' 'sext_ln1273_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.80ns)   --->   "%r_V_3023 = sub i21 %sext_ln1273_1443, i21 %sext_ln1273_1446"   --->   Operation 147 'sub' 'r_V_3023' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mult_V_2507 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3023, i32 5, i32 20"   --->   Operation 148 'partselect' 'mult_V_2507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_850 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_255, i5 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.81ns)   --->   "%r_V_3024 = sub i21 0, i21 %shl_ln1273_850"   --->   Operation 150 'sub' 'r_V_3024' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mult_V_2508 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3024, i32 5, i32 20"   --->   Operation 151 'partselect' 'mult_V_2508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1273_851 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_255, i3 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1273_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_1447 = sext i19 %shl_ln1273_851"   --->   Operation 153 'sext' 'sext_ln1273_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.80ns)   --->   "%r_V_3025 = sub i20 %sext_ln1273_1447, i20 %sext_ln1273_1444"   --->   Operation 154 'sub' 'r_V_3025' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_2509 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3025, i32 5, i32 19"   --->   Operation 155 'partselect' 'mult_V_2509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln818_762 = sext i15 %mult_V_2509"   --->   Operation 156 'sext' 'sext_ln818_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.94ns)   --->   "%mul_ln1270_63 = mul i21 %sext_ln1273_1443, i21 21"   --->   Operation 157 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mult_V_2510 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_63, i32 5, i32 20"   --->   Operation 158 'partselect' 'mult_V_2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%a_V_256 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"   --->   Operation 159 'load' 'a_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_256"   --->   Operation 160 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.94ns)   --->   "%mul_ln1270_64 = mul i21 %sext_ln1270, i21 2097125"   --->   Operation 161 'mul' 'mul_ln1270_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mult_V_2511 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_64, i32 5, i32 20"   --->   Operation 162 'partselect' 'mult_V_2511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1273_852 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_256, i5 0"   --->   Operation 163 'bitconcatenate' 'shl_ln1273_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.81ns)   --->   "%r_V_3026 = sub i21 %shl_ln1273_852, i21 %sext_ln1270"   --->   Operation 164 'sub' 'r_V_3026' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_2512 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3026, i32 5, i32 20"   --->   Operation 165 'partselect' 'mult_V_2512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.81ns)   --->   "%r_V_3027 = sub i21 0, i21 %shl_ln1273_852"   --->   Operation 166 'sub' 'r_V_3027' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_2513 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3027, i32 5, i32 20"   --->   Operation 167 'partselect' 'mult_V_2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln1273_853 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_256, i1 0"   --->   Operation 168 'bitconcatenate' 'shl_ln1273_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1273_1448 = sext i17 %shl_ln1273_853"   --->   Operation 169 'sext' 'sext_ln1273_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.81ns)   --->   "%r_V_3028 = sub i21 %sext_ln1273_1448, i21 %shl_ln1273_852"   --->   Operation 170 'sub' 'r_V_3028' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_2514 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3028, i32 5, i32 20"   --->   Operation 171 'partselect' 'mult_V_2514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.81ns)   --->   "%r_V_3029 = sub i21 %shl_ln1273_852, i21 %sext_ln1273_1448"   --->   Operation 172 'sub' 'r_V_3029' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%mult_V_2515 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3029, i32 5, i32 20"   --->   Operation 173 'partselect' 'mult_V_2515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%a_V_257 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"   --->   Operation 174 'load' 'a_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_1449 = sext i16 %a_V_257"   --->   Operation 175 'sext' 'sext_ln1273_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1273_1450 = sext i16 %a_V_257"   --->   Operation 176 'sext' 'sext_ln1273_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1273_854 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_257, i5 0"   --->   Operation 177 'bitconcatenate' 'shl_ln1273_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.81ns)   --->   "%r_V_3030 = sub i21 0, i21 %shl_ln1273_854"   --->   Operation 178 'sub' 'r_V_3030' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mult_V_2516 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3030, i32 5, i32 20"   --->   Operation 179 'partselect' 'mult_V_2516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1273_855 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_257, i3 0"   --->   Operation 180 'bitconcatenate' 'shl_ln1273_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1273_1451 = sext i19 %shl_ln1273_855"   --->   Operation 181 'sext' 'sext_ln1273_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.80ns)   --->   "%r_V_3031 = sub i20 %sext_ln1273_1449, i20 %sext_ln1273_1451"   --->   Operation 182 'sub' 'r_V_3031' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mult_V_2517 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3031, i32 5, i32 19"   --->   Operation 183 'partselect' 'mult_V_2517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln818_763 = sext i15 %mult_V_2517"   --->   Operation 184 'sext' 'sext_ln818_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%mult_V_2518 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_257, i32 2, i32 15"   --->   Operation 185 'partselect' 'mult_V_2518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i14 %mult_V_2518"   --->   Operation 186 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.81ns)   --->   "%r_V_3032 = sub i21 %shl_ln1273_854, i21 %sext_ln1273_1450"   --->   Operation 187 'sub' 'r_V_3032' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%mult_V_2519 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3032, i32 5, i32 20"   --->   Operation 188 'partselect' 'mult_V_2519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1273_856 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_257, i1 0"   --->   Operation 189 'bitconcatenate' 'shl_ln1273_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1273_1452 = sext i17 %shl_ln1273_856"   --->   Operation 190 'sext' 'sext_ln1273_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.81ns)   --->   "%r_V_3033 = sub i21 %shl_ln1273_854, i21 %sext_ln1273_1452"   --->   Operation 191 'sub' 'r_V_3033' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%mult_V_2520 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3033, i32 5, i32 20"   --->   Operation 192 'partselect' 'mult_V_2520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%a_V_258 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"   --->   Operation 193 'load' 'a_V_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1270_104 = sext i16 %a_V_258"   --->   Operation 194 'sext' 'sext_ln1270_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln1273_857 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_258, i5 0"   --->   Operation 195 'bitconcatenate' 'shl_ln1273_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.81ns)   --->   "%r_V_3034 = sub i21 0, i21 %shl_ln1273_857"   --->   Operation 196 'sub' 'r_V_3034' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_2521 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3034, i32 5, i32 20"   --->   Operation 197 'partselect' 'mult_V_2521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.94ns)   --->   "%mul_ln1270_65 = mul i21 %sext_ln1270_104, i21 2097123"   --->   Operation 198 'mul' 'mul_ln1270_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%mult_V_2522 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_65, i32 5, i32 20"   --->   Operation 199 'partselect' 'mult_V_2522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1273_858 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_258, i4 0"   --->   Operation 200 'bitconcatenate' 'shl_ln1273_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_1453 = sext i20 %shl_ln1273_858"   --->   Operation 201 'sext' 'sext_ln1273_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1844 = sub i21 0, i21 %sext_ln1273_1453"   --->   Operation 202 'sub' 'sub_ln1273_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1273_859 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_258, i1 0"   --->   Operation 203 'bitconcatenate' 'shl_ln1273_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1273_1454 = sext i17 %shl_ln1273_859"   --->   Operation 204 'sext' 'sext_ln1273_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3035 = sub i21 %sub_ln1273_1844, i21 %sext_ln1273_1454"   --->   Operation 205 'sub' 'r_V_3035' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%mult_V_2523 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3035, i32 5, i32 20"   --->   Operation 206 'partselect' 'mult_V_2523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.81ns)   --->   "%r_V_3036 = sub i21 %shl_ln1273_857, i21 %sext_ln1270_104"   --->   Operation 207 'sub' 'r_V_3036' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%mult_V_2524 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3036, i32 5, i32 20"   --->   Operation 208 'partselect' 'mult_V_2524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.81ns)   --->   "%r_V_3037 = sub i21 %sext_ln1273_1454, i21 %shl_ln1273_857"   --->   Operation 209 'sub' 'r_V_3037' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_2525 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3037, i32 5, i32 20"   --->   Operation 210 'partselect' 'mult_V_2525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%a_V_274 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"   --->   Operation 211 'load' 'a_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a_V_274" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 212 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln1273_860 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_274, i5 0"   --->   Operation 213 'bitconcatenate' 'shl_ln1273_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.81ns)   --->   "%r_V_3039 = sub i21 %shl_ln1273_860, i21 %sext_ln70"   --->   Operation 214 'sub' 'r_V_3039' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_2526 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3039, i32 5, i32 20"   --->   Operation 215 'partselect' 'mult_V_2526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%a_V_260 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"   --->   Operation 216 'load' 'a_V_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1270_105 = sext i16 %a_V_260"   --->   Operation 217 'sext' 'sext_ln1270_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1273_1455 = sext i16 %a_V_260"   --->   Operation 218 'sext' 'sext_ln1273_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln1273_861 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_260, i5 0"   --->   Operation 219 'bitconcatenate' 'shl_ln1273_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.81ns)   --->   "%r_V_3040 = sub i21 %shl_ln1273_861, i21 %sext_ln1270_105"   --->   Operation 220 'sub' 'r_V_3040' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%mult_V_2527 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3040, i32 5, i32 20"   --->   Operation 221 'partselect' 'mult_V_2527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (1.94ns)   --->   "%mul_ln1270_66 = mul i21 %sext_ln1270_105, i21 2097131"   --->   Operation 222 'mul' 'mul_ln1270_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_2528 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_66, i32 5, i32 20"   --->   Operation 223 'partselect' 'mult_V_2528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1273_862 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_260, i3 0"   --->   Operation 224 'bitconcatenate' 'shl_ln1273_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1273_1456 = sext i19 %shl_ln1273_862"   --->   Operation 225 'sext' 'sext_ln1273_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.81ns)   --->   "%r_V_3041 = sub i21 %sext_ln1273_1456, i21 %shl_ln1273_861"   --->   Operation 226 'sub' 'r_V_3041' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mult_V_2529 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3041, i32 5, i32 20"   --->   Operation 227 'partselect' 'mult_V_2529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1273_863 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_260, i2 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1273_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1273_1457 = sext i18 %shl_ln1273_863"   --->   Operation 229 'sext' 'sext_ln1273_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1851 = sub i19 0, i19 %sext_ln1273_1457"   --->   Operation 230 'sub' 'sub_ln1273_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 231 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3042 = sub i19 %sub_ln1273_1851, i19 %sext_ln1273_1455"   --->   Operation 231 'sub' 'r_V_3042' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mult_V_2530 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3042, i32 5, i32 18"   --->   Operation 232 'partselect' 'mult_V_2530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln17_1689 = sext i14 %mult_V_2530" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 233 'sext' 'sext_ln17_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.81ns)   --->   "%r_V_3043 = sub i21 0, i21 %shl_ln1273_861"   --->   Operation 234 'sub' 'r_V_3043' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_2531 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3043, i32 5, i32 20"   --->   Operation 235 'partselect' 'mult_V_2531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%a_V_261 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"   --->   Operation 236 'load' 'a_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1270_106 = sext i16 %a_V_261"   --->   Operation 237 'sext' 'sext_ln1270_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.94ns)   --->   "%mul_ln1270_67 = mul i21 %sext_ln1270_106, i21 2097133"   --->   Operation 238 'mul' 'mul_ln1270_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_2532 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_67, i32 5, i32 20"   --->   Operation 239 'partselect' 'mult_V_2532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1273_864 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_261, i5 0"   --->   Operation 240 'bitconcatenate' 'shl_ln1273_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.81ns)   --->   "%r_V_3044 = sub i21 %shl_ln1273_864, i21 %sext_ln1270_106"   --->   Operation 241 'sub' 'r_V_3044' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_2533 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3044, i32 5, i32 20"   --->   Operation 242 'partselect' 'mult_V_2533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.81ns)   --->   "%r_V_3045 = sub i21 0, i21 %shl_ln1273_864"   --->   Operation 243 'sub' 'r_V_3045' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_2534 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3045, i32 5, i32 20"   --->   Operation 244 'partselect' 'mult_V_2534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%a_V_262 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"   --->   Operation 245 'load' 'a_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1273_1458 = sext i16 %a_V_262"   --->   Operation 246 'sext' 'sext_ln1273_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.94ns)   --->   "%r_V_3046 = mul i21 %sext_ln1273_1458, i21 13"   --->   Operation 247 'mul' 'r_V_3046' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_2535 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3046, i32 5, i32 20"   --->   Operation 248 'partselect' 'mult_V_2535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (1.94ns)   --->   "%mul_ln1270_68 = mul i21 %sext_ln1273_1458, i21 25"   --->   Operation 249 'mul' 'mul_ln1270_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_2536 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_68, i32 5, i32 20"   --->   Operation 250 'partselect' 'mult_V_2536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1273_865 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_262, i4 0"   --->   Operation 251 'bitconcatenate' 'shl_ln1273_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1273_1459 = sext i20 %shl_ln1273_865"   --->   Operation 252 'sext' 'sext_ln1273_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.80ns)   --->   "%r_V_3047 = sub i21 0, i21 %sext_ln1273_1459"   --->   Operation 253 'sub' 'r_V_3047' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_2537 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3047, i32 5, i32 20"   --->   Operation 254 'partselect' 'mult_V_2537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln1273_866 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_262, i5 0"   --->   Operation 255 'bitconcatenate' 'shl_ln1273_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.81ns)   --->   "%r_V_3048 = sub i21 0, i21 %shl_ln1273_866"   --->   Operation 256 'sub' 'r_V_3048' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_2538 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3048, i32 5, i32 20"   --->   Operation 257 'partselect' 'mult_V_2538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.94ns)   --->   "%mul_ln1270_69 = mul i21 %sext_ln1273_1458, i21 26"   --->   Operation 258 'mul' 'mul_ln1270_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_2539 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_69, i32 5, i32 20"   --->   Operation 259 'partselect' 'mult_V_2539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.80ns)   --->   "%r_V_3049 = sub i21 %sext_ln1273_1458, i21 %sext_ln1273_1459"   --->   Operation 260 'sub' 'r_V_3049' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%mult_V_2540 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3049, i32 5, i32 20"   --->   Operation 261 'partselect' 'mult_V_2540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1273_867 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_262, i1 0"   --->   Operation 262 'bitconcatenate' 'shl_ln1273_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1273_1460 = sext i17 %shl_ln1273_867"   --->   Operation 263 'sext' 'sext_ln1273_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.80ns)   --->   "%r_V_3050 = add i21 %sext_ln1273_1459, i21 %sext_ln1273_1460"   --->   Operation 264 'add' 'r_V_3050' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%mult_V_2541 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3050, i32 5, i32 20"   --->   Operation 265 'partselect' 'mult_V_2541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.81ns)   --->   "%r_V_3051 = sub i21 %shl_ln1273_866, i21 %sext_ln1273_1458"   --->   Operation 266 'sub' 'r_V_3051' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_2542 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3051, i32 5, i32 20"   --->   Operation 267 'partselect' 'mult_V_2542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1273_868 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_262, i3 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1273_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1273_1461 = sext i19 %shl_ln1273_868"   --->   Operation 269 'sext' 'sext_ln1273_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.81ns)   --->   "%r_V_3052 = sub i21 %sext_ln1273_1461, i21 %shl_ln1273_866"   --->   Operation 270 'sub' 'r_V_3052' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%mult_V_2543 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3052, i32 5, i32 20"   --->   Operation 271 'partselect' 'mult_V_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%a_V_263 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"   --->   Operation 272 'load' 'a_V_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1273_1462 = sext i16 %a_V_263"   --->   Operation 273 'sext' 'sext_ln1273_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln1273_869 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_263, i5 0"   --->   Operation 274 'bitconcatenate' 'shl_ln1273_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.81ns)   --->   "%r_V_3053 = sub i21 0, i21 %shl_ln1273_869"   --->   Operation 275 'sub' 'r_V_3053' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_2544 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3053, i32 5, i32 20"   --->   Operation 276 'partselect' 'mult_V_2544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1273_870 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_263, i4 0"   --->   Operation 277 'bitconcatenate' 'shl_ln1273_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1273_1463 = sext i20 %shl_ln1273_870"   --->   Operation 278 'sext' 'sext_ln1273_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln1273_871 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_263, i2 0"   --->   Operation 279 'bitconcatenate' 'shl_ln1273_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1273_1464 = sext i18 %shl_ln1273_871"   --->   Operation 280 'sext' 'sext_ln1273_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.80ns)   --->   "%r_V_3054 = sub i21 %sext_ln1273_1463, i21 %sext_ln1273_1464"   --->   Operation 281 'sub' 'r_V_3054' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%mult_V_2545 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3054, i32 5, i32 20"   --->   Operation 282 'partselect' 'mult_V_2545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.81ns)   --->   "%r_V_3055 = sub i21 %shl_ln1273_869, i21 %sext_ln1273_1462"   --->   Operation 283 'sub' 'r_V_3055' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_2546 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3055, i32 5, i32 20"   --->   Operation 284 'partselect' 'mult_V_2546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (1.94ns)   --->   "%mul_ln1270_70 = mul i21 %sext_ln1273_1462, i21 2097123"   --->   Operation 285 'mul' 'mul_ln1270_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%mult_V_2547 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_70, i32 5, i32 20"   --->   Operation 286 'partselect' 'mult_V_2547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%mult_V_2548 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_263, i32 5, i32 15"   --->   Operation 287 'partselect' 'mult_V_2548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln17_1690 = sext i11 %mult_V_2548" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 288 'sext' 'sext_ln17_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (1.94ns)   --->   "%mul_ln1270_71 = mul i21 %sext_ln1273_1462, i21 19"   --->   Operation 289 'mul' 'mul_ln1270_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_2549 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_71, i32 5, i32 20"   --->   Operation 290 'partselect' 'mult_V_2549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (1.94ns)   --->   "%mul_ln1270_72 = mul i21 %sext_ln1273_1462, i21 27"   --->   Operation 291 'mul' 'mul_ln1270_72' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%mult_V_2550 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_72, i32 5, i32 20"   --->   Operation 292 'partselect' 'mult_V_2550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (1.94ns)   --->   "%mul_ln1270_73 = mul i21 %sext_ln1273_1462, i21 2097126"   --->   Operation 293 'mul' 'mul_ln1270_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%mult_V_2551 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_73, i32 5, i32 20"   --->   Operation 294 'partselect' 'mult_V_2551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%a_V_264 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"   --->   Operation 295 'load' 'a_V_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln1273_872 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_264, i5 0"   --->   Operation 296 'bitconcatenate' 'shl_ln1273_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.81ns)   --->   "%r_V_3056 = sub i21 0, i21 %shl_ln1273_872"   --->   Operation 297 'sub' 'r_V_3056' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_2552 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3056, i32 5, i32 20"   --->   Operation 298 'partselect' 'mult_V_2552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_2553 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_264, i32 2, i32 15"   --->   Operation 299 'partselect' 'mult_V_2553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln17_1691 = sext i14 %mult_V_2553" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'sext' 'sext_ln17_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%a_V_265 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"   --->   Operation 301 'load' 'a_V_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1270_107 = sext i16 %a_V_265"   --->   Operation 302 'sext' 'sext_ln1270_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.94ns)   --->   "%mul_ln1270_74 = mul i21 %sext_ln1270_107, i21 22"   --->   Operation 303 'mul' 'mul_ln1270_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_2554 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_74, i32 5, i32 20"   --->   Operation 304 'partselect' 'mult_V_2554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1273_873 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_265, i4 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1273_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1273_1465 = sext i20 %shl_ln1273_873"   --->   Operation 306 'sext' 'sext_ln1273_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1273_874 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_265, i1 0"   --->   Operation 307 'bitconcatenate' 'shl_ln1273_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1273_1466 = sext i17 %shl_ln1273_874"   --->   Operation 308 'sext' 'sext_ln1273_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.80ns)   --->   "%r_V_3057 = sub i21 %sext_ln1273_1466, i21 %sext_ln1273_1465"   --->   Operation 309 'sub' 'r_V_3057' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_2555 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3057, i32 5, i32 20"   --->   Operation 310 'partselect' 'mult_V_2555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1273_875 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_265, i5 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1273_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln1273_876 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_265, i3 0"   --->   Operation 312 'bitconcatenate' 'shl_ln1273_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_1467 = sext i19 %shl_ln1273_876"   --->   Operation 313 'sext' 'sext_ln1273_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.81ns)   --->   "%r_V_3058 = sub i21 %shl_ln1273_875, i21 %sext_ln1273_1467"   --->   Operation 314 'sub' 'r_V_3058' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_2556 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3058, i32 5, i32 20"   --->   Operation 315 'partselect' 'mult_V_2556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.81ns)   --->   "%r_V_3059 = sub i21 0, i21 %shl_ln1273_875"   --->   Operation 316 'sub' 'r_V_3059' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_2557 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3059, i32 5, i32 20"   --->   Operation 317 'partselect' 'mult_V_2557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%a_V_266 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"   --->   Operation 318 'load' 'a_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1270_108 = sext i16 %a_V_266"   --->   Operation 319 'sext' 'sext_ln1270_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1273_877 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_266, i5 0"   --->   Operation 320 'bitconcatenate' 'shl_ln1273_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.81ns)   --->   "%r_V_3060 = sub i21 0, i21 %shl_ln1273_877"   --->   Operation 321 'sub' 'r_V_3060' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%mult_V_2558 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3060, i32 5, i32 20"   --->   Operation 322 'partselect' 'mult_V_2558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1273_878 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_266, i4 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1273_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_1468 = sext i20 %shl_ln1273_878"   --->   Operation 324 'sext' 'sext_ln1273_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln1273_879 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_266, i1 0"   --->   Operation 325 'bitconcatenate' 'shl_ln1273_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1273_1469 = sext i17 %shl_ln1273_879"   --->   Operation 326 'sext' 'sext_ln1273_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.80ns)   --->   "%r_V_3061 = add i21 %sext_ln1273_1468, i21 %sext_ln1273_1469"   --->   Operation 327 'add' 'r_V_3061' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%mult_V_2559 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3061, i32 5, i32 20"   --->   Operation 328 'partselect' 'mult_V_2559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.94ns)   --->   "%mul_ln1270_75 = mul i21 %sext_ln1270_108, i21 2097127"   --->   Operation 329 'mul' 'mul_ln1270_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_2560 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_75, i32 5, i32 20"   --->   Operation 330 'partselect' 'mult_V_2560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln1273_880 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_266, i2 0"   --->   Operation 331 'bitconcatenate' 'shl_ln1273_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1273_1470 = sext i18 %shl_ln1273_880"   --->   Operation 332 'sext' 'sext_ln1273_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.81ns)   --->   "%r_V_3062 = sub i21 %sext_ln1273_1470, i21 %shl_ln1273_877"   --->   Operation 333 'sub' 'r_V_3062' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%mult_V_2561 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3062, i32 5, i32 20"   --->   Operation 334 'partselect' 'mult_V_2561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.81ns)   --->   "%r_V_3063 = sub i21 %shl_ln1273_877, i21 %sext_ln1270_108"   --->   Operation 335 'sub' 'r_V_3063' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_2562 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3063, i32 5, i32 20"   --->   Operation 336 'partselect' 'mult_V_2562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.80ns)   --->   "%r_V_3064 = sub i21 %sext_ln1270_108, i21 %sext_ln1273_1468"   --->   Operation 337 'sub' 'r_V_3064' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%mult_V_2563 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3064, i32 5, i32 20"   --->   Operation 338 'partselect' 'mult_V_2563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%a_V_267 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"   --->   Operation 339 'load' 'a_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1273_1471 = sext i16 %a_V_267"   --->   Operation 340 'sext' 'sext_ln1273_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln1273_881 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_267, i5 0"   --->   Operation 341 'bitconcatenate' 'shl_ln1273_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.81ns)   --->   "%r_V_3065 = sub i21 0, i21 %shl_ln1273_881"   --->   Operation 342 'sub' 'r_V_3065' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_2564 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3065, i32 5, i32 20"   --->   Operation 343 'partselect' 'mult_V_2564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.81ns)   --->   "%r_V_3066 = sub i21 %shl_ln1273_881, i21 %sext_ln1273_1471"   --->   Operation 344 'sub' 'r_V_3066' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mult_V_2565 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3066, i32 5, i32 20"   --->   Operation 345 'partselect' 'mult_V_2565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1273_882 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_267, i3 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1273_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1273_1472 = sext i19 %shl_ln1273_882"   --->   Operation 347 'sext' 'sext_ln1273_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.81ns)   --->   "%r_V_3067 = sub i21 %sext_ln1273_1472, i21 %shl_ln1273_881"   --->   Operation 348 'sub' 'r_V_3067' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_2566 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3067, i32 5, i32 20"   --->   Operation 349 'partselect' 'mult_V_2566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%a_V_268 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"   --->   Operation 350 'load' 'a_V_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1273_1473 = sext i16 %a_V_268"   --->   Operation 351 'sext' 'sext_ln1273_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln1273_883 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_268, i5 0"   --->   Operation 352 'bitconcatenate' 'shl_ln1273_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.81ns)   --->   "%r_V_3068 = sub i21 %shl_ln1273_883, i21 %sext_ln1273_1473"   --->   Operation 353 'sub' 'r_V_3068' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_2567 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3068, i32 5, i32 20"   --->   Operation 354 'partselect' 'mult_V_2567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.81ns)   --->   "%r_V_3069 = sub i21 0, i21 %shl_ln1273_883"   --->   Operation 355 'sub' 'r_V_3069' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_2568 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3069, i32 5, i32 20"   --->   Operation 356 'partselect' 'mult_V_2568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln1273_884 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_268, i3 0"   --->   Operation 357 'bitconcatenate' 'shl_ln1273_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1273_1474 = sext i19 %shl_ln1273_884"   --->   Operation 358 'sext' 'sext_ln1273_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1877 = sub i20 0, i20 %sext_ln1273_1474"   --->   Operation 359 'sub' 'sub_ln1273_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln1273_885 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_268, i1 0"   --->   Operation 360 'bitconcatenate' 'shl_ln1273_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1273_1475 = sext i17 %shl_ln1273_885"   --->   Operation 361 'sext' 'sext_ln1273_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3070 = sub i20 %sub_ln1273_1877, i20 %sext_ln1273_1475"   --->   Operation 362 'sub' 'r_V_3070' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_2569 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3070, i32 5, i32 19"   --->   Operation 363 'partselect' 'mult_V_2569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln818_764 = sext i15 %mult_V_2569"   --->   Operation 364 'sext' 'sext_ln818_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_2570 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_268, i32 2, i32 15"   --->   Operation 365 'partselect' 'mult_V_2570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln17_1692 = sext i14 %mult_V_2570" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 366 'sext' 'sext_ln17_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (1.94ns)   --->   "%r_V_3071 = mul i21 %sext_ln1273_1473, i21 11"   --->   Operation 367 'mul' 'r_V_3071' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mult_V_2571 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3071, i32 5, i32 20"   --->   Operation 368 'partselect' 'mult_V_2571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%a_V_269 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"   --->   Operation 369 'load' 'a_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1273_1476 = sext i16 %a_V_269"   --->   Operation 370 'sext' 'sext_ln1273_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln1273_886 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_269, i5 0"   --->   Operation 371 'bitconcatenate' 'shl_ln1273_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.81ns)   --->   "%r_V_3072 = sub i21 0, i21 %shl_ln1273_886"   --->   Operation 372 'sub' 'r_V_3072' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_2572 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3072, i32 5, i32 20"   --->   Operation 373 'partselect' 'mult_V_2572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.81ns)   --->   "%r_V_3073 = sub i21 %shl_ln1273_886, i21 %sext_ln1273_1476"   --->   Operation 374 'sub' 'r_V_3073' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_2573 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3073, i32 5, i32 20"   --->   Operation 375 'partselect' 'mult_V_2573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln1273_887 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_269, i3 0"   --->   Operation 376 'bitconcatenate' 'shl_ln1273_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_1477 = sext i19 %shl_ln1273_887"   --->   Operation 377 'sext' 'sext_ln1273_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln1273_888 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_269, i1 0"   --->   Operation 378 'bitconcatenate' 'shl_ln1273_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1273_1478 = sext i17 %shl_ln1273_888"   --->   Operation 379 'sext' 'sext_ln1273_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.80ns)   --->   "%r_V_3074 = sub i20 %sext_ln1273_1478, i20 %sext_ln1273_1477"   --->   Operation 380 'sub' 'r_V_3074' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_2574 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3074, i32 5, i32 19"   --->   Operation 381 'partselect' 'mult_V_2574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln818_765 = sext i15 %mult_V_2574"   --->   Operation 382 'sext' 'sext_ln818_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln1273_889 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_269, i2 0"   --->   Operation 383 'bitconcatenate' 'shl_ln1273_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1273_1479 = sext i18 %shl_ln1273_889"   --->   Operation 384 'sext' 'sext_ln1273_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.81ns)   --->   "%r_V_3075 = sub i21 %shl_ln1273_886, i21 %sext_ln1273_1479"   --->   Operation 385 'sub' 'r_V_3075' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_2575 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3075, i32 5, i32 20"   --->   Operation 386 'partselect' 'mult_V_2575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%a_V_270 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"   --->   Operation 387 'load' 'a_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1273_1480 = sext i16 %a_V_270"   --->   Operation 388 'sext' 'sext_ln1273_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln1273_890 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_270, i5 0"   --->   Operation 389 'bitconcatenate' 'shl_ln1273_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.81ns)   --->   "%r_V_3076 = sub i21 0, i21 %shl_ln1273_890"   --->   Operation 390 'sub' 'r_V_3076' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%mult_V_2576 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3076, i32 5, i32 20"   --->   Operation 391 'partselect' 'mult_V_2576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.81ns)   --->   "%r_V_3077 = sub i21 %shl_ln1273_890, i21 %sext_ln1273_1480"   --->   Operation 392 'sub' 'r_V_3077' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%mult_V_2577 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3077, i32 5, i32 20"   --->   Operation 393 'partselect' 'mult_V_2577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (1.94ns)   --->   "%r_V_3078 = mul i21 %sext_ln1273_1480, i21 2097139"   --->   Operation 394 'mul' 'r_V_3078' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_2578 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3078, i32 5, i32 20"   --->   Operation 395 'partselect' 'mult_V_2578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (1.94ns)   --->   "%mul_ln1270_76 = mul i21 %sext_ln1273_1480, i21 27"   --->   Operation 396 'mul' 'mul_ln1270_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_2579 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_76, i32 5, i32 20"   --->   Operation 397 'partselect' 'mult_V_2579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (1.94ns)   --->   "%mul_ln1270_77 = mul i21 %sext_ln1273_1480, i21 2097123"   --->   Operation 398 'mul' 'mul_ln1270_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%mult_V_2580 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_77, i32 5, i32 20"   --->   Operation 399 'partselect' 'mult_V_2580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln1273_891 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_270, i2 0"   --->   Operation 400 'bitconcatenate' 'shl_ln1273_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1273_1481 = sext i18 %shl_ln1273_891"   --->   Operation 401 'sext' 'sext_ln1273_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.81ns)   --->   "%r_V_3079 = sub i21 %sext_ln1273_1481, i21 %shl_ln1273_890"   --->   Operation 402 'sub' 'r_V_3079' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%mult_V_2581 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3079, i32 5, i32 20"   --->   Operation 403 'partselect' 'mult_V_2581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (1.94ns)   --->   "%mul_ln1270_78 = mul i21 %sext_ln1273_1480, i21 22"   --->   Operation 404 'mul' 'mul_ln1270_78' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_2582 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_78, i32 5, i32 20"   --->   Operation 405 'partselect' 'mult_V_2582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%a_V_271 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"   --->   Operation 406 'load' 'a_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1270_109 = sext i16 %a_V_271"   --->   Operation 407 'sext' 'sext_ln1270_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln1273_892 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_271, i5 0"   --->   Operation 408 'bitconcatenate' 'shl_ln1273_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.81ns)   --->   "%r_V_3080 = sub i21 0, i21 %shl_ln1273_892"   --->   Operation 409 'sub' 'r_V_3080' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%mult_V_2583 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3080, i32 5, i32 20"   --->   Operation 410 'partselect' 'mult_V_2583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.81ns)   --->   "%r_V_3081 = sub i21 %shl_ln1273_892, i21 %sext_ln1270_109"   --->   Operation 411 'sub' 'r_V_3081' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%mult_V_2584 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3081, i32 5, i32 20"   --->   Operation 412 'partselect' 'mult_V_2584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln1273_893 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_271, i1 0"   --->   Operation 413 'bitconcatenate' 'shl_ln1273_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1273_1482 = sext i17 %shl_ln1273_893"   --->   Operation 414 'sext' 'sext_ln1273_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1273_1483 = sext i17 %shl_ln1273_893"   --->   Operation 415 'sext' 'sext_ln1273_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.79ns)   --->   "%r_V_3082 = sub i18 0, i18 %sext_ln1273_1483"   --->   Operation 416 'sub' 'r_V_3082' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_2585 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3082, i32 5, i32 17"   --->   Operation 417 'partselect' 'mult_V_2585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln17_1693 = sext i13 %mult_V_2585" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 418 'sext' 'sext_ln17_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln1273_894 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_271, i2 0"   --->   Operation 419 'bitconcatenate' 'shl_ln1273_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1273_1484 = sext i18 %shl_ln1273_894"   --->   Operation 420 'sext' 'sext_ln1273_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.81ns)   --->   "%r_V_3083 = sub i21 %sext_ln1273_1484, i21 %shl_ln1273_892"   --->   Operation 421 'sub' 'r_V_3083' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%mult_V_2586 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3083, i32 5, i32 20"   --->   Operation 422 'partselect' 'mult_V_2586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (1.94ns)   --->   "%mul_ln1270_79 = mul i21 %sext_ln1270_109, i21 22"   --->   Operation 423 'mul' 'mul_ln1270_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_2587 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_79, i32 5, i32 20"   --->   Operation 424 'partselect' 'mult_V_2587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln1273_895 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_271, i4 0"   --->   Operation 425 'bitconcatenate' 'shl_ln1273_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1273_1485 = sext i20 %shl_ln1273_895"   --->   Operation 426 'sext' 'sext_ln1273_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.80ns)   --->   "%r_V_3084 = add i21 %sext_ln1273_1485, i21 %sext_ln1273_1482"   --->   Operation 427 'add' 'r_V_3084' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mult_V_2588 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3084, i32 5, i32 20"   --->   Operation 428 'partselect' 'mult_V_2588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%a_V_272 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"   --->   Operation 429 'load' 'a_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1273_1486 = sext i16 %a_V_272"   --->   Operation 430 'sext' 'sext_ln1273_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln1273_896 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_272, i5 0"   --->   Operation 431 'bitconcatenate' 'shl_ln1273_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.81ns)   --->   "%r_V_3085 = sub i21 %shl_ln1273_896, i21 %sext_ln1273_1486"   --->   Operation 432 'sub' 'r_V_3085' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mult_V_2589 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3085, i32 5, i32 20"   --->   Operation 433 'partselect' 'mult_V_2589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.94ns)   --->   "%mul_ln1270_80 = mul i21 %sext_ln1273_1486, i21 2097129"   --->   Operation 434 'mul' 'mul_ln1270_80' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%mult_V_2590 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_80, i32 5, i32 20"   --->   Operation 435 'partselect' 'mult_V_2590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.81ns)   --->   "%r_V_3086 = sub i21 0, i21 %shl_ln1273_896"   --->   Operation 436 'sub' 'r_V_3086' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%mult_V_2591 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3086, i32 5, i32 20"   --->   Operation 437 'partselect' 'mult_V_2591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.94ns)   --->   "%mul_ln1270_81 = mul i21 %sext_ln1273_1486, i21 27"   --->   Operation 438 'mul' 'mul_ln1270_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_2592 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_81, i32 5, i32 20"   --->   Operation 439 'partselect' 'mult_V_2592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%a_V_273 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"   --->   Operation 440 'load' 'a_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1273_1487 = sext i16 %a_V_273"   --->   Operation 441 'sext' 'sext_ln1273_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln1273_897 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_273, i5 0"   --->   Operation 442 'bitconcatenate' 'shl_ln1273_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.81ns)   --->   "%r_V_3087 = sub i21 %shl_ln1273_897, i21 %sext_ln1273_1487"   --->   Operation 443 'sub' 'r_V_3087' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%mult_V_2593 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3087, i32 5, i32 20"   --->   Operation 444 'partselect' 'mult_V_2593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln1273_898 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_273, i4 0"   --->   Operation 445 'bitconcatenate' 'shl_ln1273_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln1273_1488 = sext i20 %shl_ln1273_898"   --->   Operation 446 'sext' 'sext_ln1273_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.80ns)   --->   "%r_V_3088 = sub i21 0, i21 %sext_ln1273_1488"   --->   Operation 447 'sub' 'r_V_3088' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%mult_V_2594 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3088, i32 5, i32 20"   --->   Operation 448 'partselect' 'mult_V_2594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.80ns)   --->   "%r_V_3089 = sub i21 %sext_ln1273_1487, i21 %sext_ln1273_1488"   --->   Operation 449 'sub' 'r_V_3089' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_2595 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3089, i32 5, i32 20"   --->   Operation 450 'partselect' 'mult_V_2595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %mult_V_2481, i16 %mult_V_2491"   --->   Operation 451 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 452 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4509 = add i16 %add_ln813, i16 %mult_V_2474"   --->   Operation 452 'add' 'add_ln813_4509' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4510 = add i16 %mult_V_2497, i16 %mult_V_2527"   --->   Operation 453 'add' 'add_ln813_4510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 454 [1/1] (0.78ns)   --->   "%add_ln813_4511 = add i16 %mult_V_2537, i16 %mult_V_2546"   --->   Operation 454 'add' 'add_ln813_4511' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4512 = add i16 %add_ln813_4511, i16 %add_ln813_4510"   --->   Operation 455 'add' 'add_ln813_4512' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4513 = add i16 %add_ln813_4512, i16 %add_ln813_4509"   --->   Operation 456 'add' 'add_ln813_4513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 457 [1/1] (0.78ns)   --->   "%add_ln813_4514 = add i16 %mult_V_2555, i16 %mult_V_2561"   --->   Operation 457 'add' 'add_ln813_4514' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.78ns)   --->   "%add_ln813_4515 = add i16 %mult_V_2564, i16 %mult_V_2568"   --->   Operation 458 'add' 'add_ln813_4515' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4516 = add i16 %add_ln813_4515, i16 %add_ln813_4514"   --->   Operation 459 'add' 'add_ln813_4516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4517 = add i16 %sext_ln818_761, i16 %sext_ln818_765"   --->   Operation 460 'add' 'add_ln813_4517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 461 [1/1] (0.76ns)   --->   "%add_ln813_4518 = add i15 %sext_ln17_1688, i15 32672"   --->   Operation 461 'add' 'add_ln813_4518' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln813_2075 = sext i15 %add_ln813_4518"   --->   Operation 462 'sext' 'sext_ln813_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4519 = add i16 %sext_ln813_2075, i16 %add_ln813_4517"   --->   Operation 463 'add' 'add_ln813_4519' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 464 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4520 = add i16 %add_ln813_4519, i16 %add_ln813_4516"   --->   Operation 464 'add' 'add_ln813_4520' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 465 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4521 = add i16 %add_ln813_4520, i16 %add_ln813_4513"   --->   Operation 465 'add' 'add_ln813_4521' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 466 [1/1] (0.78ns)   --->   "%add_ln813_4522 = add i16 %mult_V_2507, i16 %mult_V_2529"   --->   Operation 466 'add' 'add_ln813_4522' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.78ns)   --->   "%add_ln813_4523 = add i16 %mult_V_2558, i16 %mult_V_2572"   --->   Operation 467 'add' 'add_ln813_4523' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4524 = add i16 %add_ln813_4523, i16 %add_ln813_4522"   --->   Operation 468 'add' 'add_ln813_4524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4525 = add i16 %sext_ln818_764, i16 %sext_ln818_759"   --->   Operation 469 'add' 'add_ln813_4525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 470 [1/1] (0.73ns)   --->   "%add_ln813_4526 = add i12 %sext_ln17_1690, i12 992"   --->   Operation 470 'add' 'add_ln813_4526' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln813_2076 = sext i12 %add_ln813_4526"   --->   Operation 471 'sext' 'sext_ln813_2076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4527 = add i16 %sext_ln813_2076, i16 %add_ln813_4525"   --->   Operation 472 'add' 'add_ln813_4527' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 473 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4528 = add i16 %add_ln813_4527, i16 %add_ln813_4524"   --->   Operation 473 'add' 'add_ln813_4528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4529 = add i16 %mult_V_2478, i16 %mult_V_2481"   --->   Operation 474 'add' 'add_ln813_4529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 475 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4530 = add i16 %add_ln813_4529, i16 %mult_V_2472"   --->   Operation 475 'add' 'add_ln813_4530' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4531 = add i16 %mult_V_2486, i16 %mult_V_2491"   --->   Operation 476 'add' 'add_ln813_4531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 477 [1/1] (0.78ns)   --->   "%add_ln813_4532 = add i16 %mult_V_2497, i16 %mult_V_2501"   --->   Operation 477 'add' 'add_ln813_4532' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4533 = add i16 %add_ln813_4532, i16 %add_ln813_4531"   --->   Operation 478 'add' 'add_ln813_4533' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4534 = add i16 %add_ln813_4533, i16 %add_ln813_4530"   --->   Operation 479 'add' 'add_ln813_4534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 480 [1/1] (0.78ns)   --->   "%add_ln813_4535 = add i16 %mult_V_2516, i16 %mult_V_2521"   --->   Operation 480 'add' 'add_ln813_4535' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.78ns)   --->   "%add_ln813_4536 = add i16 %mult_V_2558, i16 %mult_V_2564"   --->   Operation 481 'add' 'add_ln813_4536' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4537 = add i16 %add_ln813_4536, i16 %add_ln813_4535"   --->   Operation 482 'add' 'add_ln813_4537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4538 = add i16 %mult_V_2572, i16 %mult_V_2576"   --->   Operation 483 'add' 'add_ln813_4538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 484 [1/1] (0.78ns)   --->   "%add_ln813_4539 = add i16 %mult_V_2583, i16 128"   --->   Operation 484 'add' 'add_ln813_4539' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4540 = add i16 %add_ln813_4539, i16 %add_ln813_4538"   --->   Operation 485 'add' 'add_ln813_4540' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 486 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4541 = add i16 %add_ln813_4540, i16 %add_ln813_4537"   --->   Operation 486 'add' 'add_ln813_4541' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 487 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4542 = add i16 %add_ln813_4541, i16 %add_ln813_4534"   --->   Operation 487 'add' 'add_ln813_4542' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4543 = add i16 %mult_V, i16 %mult_V_2482"   --->   Operation 488 'add' 'add_ln813_4543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 489 [1/1] (0.78ns)   --->   "%add_ln813_4544 = add i16 %mult_V_2511, i16 %mult_V_2522"   --->   Operation 489 'add' 'add_ln813_4544' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4545 = add i16 %add_ln813_4544, i16 %add_ln813_4543"   --->   Operation 490 'add' 'add_ln813_4545' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4546 = add i16 %mult_V_2526, i16 %mult_V_2532"   --->   Operation 491 'add' 'add_ln813_4546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 492 [1/1] (0.78ns)   --->   "%add_ln813_4547 = add i16 %mult_V_2545, i16 %mult_V_2554"   --->   Operation 492 'add' 'add_ln813_4547' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4548 = add i16 %add_ln813_4547, i16 %add_ln813_4546"   --->   Operation 493 'add' 'add_ln813_4548' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (0.78ns)   --->   "%add_ln813_4550 = add i16 %mult_V_2559, i16 %mult_V_2566"   --->   Operation 494 'add' 'add_ln813_4550' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.78ns)   --->   "%add_ln813_4551 = add i16 %mult_V_2567, i16 %mult_V_2573"   --->   Operation 495 'add' 'add_ln813_4551' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4553 = add i16 %mult_V_2577, i16 %sext_ln818"   --->   Operation 496 'add' 'add_ln813_4553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 497 [1/1] (0.75ns)   --->   "%add_ln813_4554 = add i14 %sext_ln17_1693, i14 16160"   --->   Operation 497 'add' 'add_ln813_4554' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln813_2077 = sext i14 %add_ln813_4554"   --->   Operation 498 'sext' 'sext_ln813_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.76ns)   --->   "%add_ln813_4555 = add i15 %sext_ln813_2077, i15 %sext_ln17_1691"   --->   Operation 499 'add' 'add_ln813_4555' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln813_2078 = sext i15 %add_ln813_4555"   --->   Operation 500 'sext' 'sext_ln813_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4556 = add i16 %sext_ln813_2078, i16 %add_ln813_4553"   --->   Operation 501 'add' 'add_ln813_4556' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 502 [1/1] (0.78ns)   --->   "%add_ln813_4559 = add i16 %mult_V_2498, i16 %mult_V_2504"   --->   Operation 502 'add' 'add_ln813_4559' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4560 = add i16 %mult_V_2541, i16 %mult_V_2563"   --->   Operation 503 'add' 'add_ln813_4560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4561 = add i16 %add_ln813_4560, i16 %mult_V_2527"   --->   Operation 504 'add' 'add_ln813_4561' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4562 = add i16 %add_ln813_4561, i16 %add_ln813_4559"   --->   Operation 505 'add' 'add_ln813_4562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 506 [1/1] (0.78ns)   --->   "%add_ln813_4563 = add i16 %mult_V_2588, i16 %sext_ln818_762"   --->   Operation 506 'add' 'add_ln813_4563' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4564 = add i16 %add_ln813_4563, i16 %mult_V_2573"   --->   Operation 507 'add' 'add_ln813_4564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 508 [1/1] (0.76ns)   --->   "%add_ln813_4565 = add i15 %sext_ln17_1692, i15 32512"   --->   Operation 508 'add' 'add_ln813_4565' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln813_2079 = sext i15 %add_ln813_4565"   --->   Operation 509 'sext' 'sext_ln813_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.77ns)   --->   "%add_ln813_4566 = add i16 %sext_ln813_2079, i16 %sext_ln818_759"   --->   Operation 510 'add' 'add_ln813_4566' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4567 = add i16 %add_ln813_4566, i16 %add_ln813_4564"   --->   Operation 511 'add' 'add_ln813_4567' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4568 = add i16 %add_ln813_4567, i16 %add_ln813_4562"   --->   Operation 512 'add' 'add_ln813_4568' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4569 = add i16 %mult_V_2487, i16 %mult_V_2492"   --->   Operation 513 'add' 'add_ln813_4569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 514 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4570 = add i16 %add_ln813_4569, i16 %mult_V_2479"   --->   Operation 514 'add' 'add_ln813_4570' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4571 = add i16 %mult_V_2498, i16 %mult_V_2526"   --->   Operation 515 'add' 'add_ln813_4571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 516 [1/1] (0.78ns)   --->   "%add_ln813_4572 = add i16 %mult_V_2527, i16 %mult_V_2535"   --->   Operation 516 'add' 'add_ln813_4572' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4573 = add i16 %add_ln813_4572, i16 %add_ln813_4571"   --->   Operation 517 'add' 'add_ln813_4573' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 518 [1/1] (0.78ns)   --->   "%add_ln813_4575 = add i16 %mult_V_2552, i16 %mult_V_2565"   --->   Operation 518 'add' 'add_ln813_4575' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4576 = add i16 %add_ln813_4575, i16 %mult_V_2544"   --->   Operation 519 'add' 'add_ln813_4576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 520 [1/1] (0.78ns)   --->   "%add_ln813_4577 = add i16 %mult_V_2584, i16 %mult_V_2589"   --->   Operation 520 'add' 'add_ln813_4577' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4578 = add i16 %sext_ln818_763, i16 65088"   --->   Operation 521 'add' 'add_ln813_4578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 522 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4579 = add i16 %add_ln813_4578, i16 %add_ln813_4577"   --->   Operation 522 'add' 'add_ln813_4579' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 523 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4580 = add i16 %add_ln813_4579, i16 %add_ln813_4576"   --->   Operation 523 'add' 'add_ln813_4580' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4582 = add i16 %mult_V_2469, i16 %mult_V_2473"   --->   Operation 524 'add' 'add_ln813_4582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 525 [1/1] (0.78ns)   --->   "%add_ln813_4583 = add i16 %mult_V_2481, i16 %mult_V_2486"   --->   Operation 525 'add' 'add_ln813_4583' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4584 = add i16 %add_ln813_4583, i16 %add_ln813_4582"   --->   Operation 526 'add' 'add_ln813_4584' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4585 = add i16 %mult_V_2491, i16 %mult_V_2497"   --->   Operation 527 'add' 'add_ln813_4585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 528 [1/1] (0.78ns)   --->   "%add_ln813_4586 = add i16 %mult_V_2501, i16 %mult_V_2523"   --->   Operation 528 'add' 'add_ln813_4586' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4587 = add i16 %add_ln813_4586, i16 %add_ln813_4585"   --->   Operation 529 'add' 'add_ln813_4587' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 530 [1/1] (0.78ns)   --->   "%add_ln813_4589 = add i16 %mult_V_2533, i16 %mult_V_2536"   --->   Operation 530 'add' 'add_ln813_4589' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.78ns)   --->   "%add_ln813_4590 = add i16 %mult_V_2560, i16 %mult_V_2564"   --->   Operation 531 'add' 'add_ln813_4590' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4592 = add i16 %mult_V_2568, i16 %mult_V_2572"   --->   Operation 532 'add' 'add_ln813_4592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4593 = add i16 %mult_V_2590, i16 64512"   --->   Operation 533 'add' 'add_ln813_4593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 534 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4594 = add i16 %add_ln813_4593, i16 %mult_V_2576"   --->   Operation 534 'add' 'add_ln813_4594' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 535 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4595 = add i16 %add_ln813_4594, i16 %add_ln813_4592"   --->   Operation 535 'add' 'add_ln813_4595' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 536 [1/1] (0.78ns)   --->   "%add_ln813_4598 = add i16 %mult_V_2486, i16 %mult_V_2512"   --->   Operation 536 'add' 'add_ln813_4598' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.78ns)   --->   "%add_ln813_4599 = add i16 %mult_V_2526, i16 %mult_V_2527"   --->   Operation 537 'add' 'add_ln813_4599' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4600 = add i16 %add_ln813_4599, i16 %add_ln813_4598"   --->   Operation 538 'add' 'add_ln813_4600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4601 = add i16 %mult_V_2544, i16 %mult_V_2576"   --->   Operation 539 'add' 'add_ln813_4601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4602 = add i16 %mult_V_2591, i16 64512"   --->   Operation 540 'add' 'add_ln813_4602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 541 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4603 = add i16 %add_ln813_4602, i16 %mult_V_2583"   --->   Operation 541 'add' 'add_ln813_4603' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 542 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4604 = add i16 %add_ln813_4603, i16 %add_ln813_4601"   --->   Operation 542 'add' 'add_ln813_4604' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 543 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4605 = add i16 %add_ln813_4604, i16 %add_ln813_4600"   --->   Operation 543 'add' 'add_ln813_4605' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4606 = add i16 %mult_V_2475, i16 %mult_V_2479"   --->   Operation 544 'add' 'add_ln813_4606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4607 = add i16 %mult_V_2492, i16 %mult_V_2498"   --->   Operation 545 'add' 'add_ln813_4607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 546 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4608 = add i16 %add_ln813_4607, i16 %mult_V_2483"   --->   Operation 546 'add' 'add_ln813_4608' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 547 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4609 = add i16 %add_ln813_4608, i16 %add_ln813_4606"   --->   Operation 547 'add' 'add_ln813_4609' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4610 = add i16 %mult_V_2503, i16 %mult_V_2506"   --->   Operation 548 'add' 'add_ln813_4610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4611 = add i16 %mult_V_2526, i16 %mult_V_2533"   --->   Operation 549 'add' 'add_ln813_4611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 550 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4612 = add i16 %add_ln813_4611, i16 %mult_V_2524"   --->   Operation 550 'add' 'add_ln813_4612' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 551 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4613 = add i16 %add_ln813_4612, i16 %add_ln813_4610"   --->   Operation 551 'add' 'add_ln813_4613' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 552 [1/1] (0.78ns)   --->   "%add_ln813_4615 = add i16 %mult_V_2538, i16 %mult_V_2546"   --->   Operation 552 'add' 'add_ln813_4615' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4616 = add i16 %mult_V_2558, i16 %mult_V_2565"   --->   Operation 553 'add' 'add_ln813_4616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 554 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4617 = add i16 %add_ln813_4616, i16 %mult_V_2556"   --->   Operation 554 'add' 'add_ln813_4617' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 555 [1/1] (0.78ns)   --->   "%add_ln813_4619 = add i16 %mult_V_2573, i16 %mult_V_2578"   --->   Operation 555 'add' 'add_ln813_4619' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4620 = add i16 %add_ln813_4619, i16 %mult_V_2567"   --->   Operation 556 'add' 'add_ln813_4620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4621 = add i16 %mult_V_2589, i16 64640"   --->   Operation 557 'add' 'add_ln813_4621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 558 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4622 = add i16 %add_ln813_4621, i16 %mult_V_2586"   --->   Operation 558 'add' 'add_ln813_4622' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 559 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4623 = add i16 %add_ln813_4622, i16 %add_ln813_4620"   --->   Operation 559 'add' 'add_ln813_4623' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4626 = add i16 %mult_V_2472, i16 %mult_V_2499"   --->   Operation 560 'add' 'add_ln813_4626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 561 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4627 = add i16 %add_ln813_4626, i16 %mult_V"   --->   Operation 561 'add' 'add_ln813_4627' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4628 = add i16 %mult_V_2528, i16 %mult_V_2539"   --->   Operation 562 'add' 'add_ln813_4628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 563 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4629 = add i16 %add_ln813_4628, i16 %mult_V_2513"   --->   Operation 563 'add' 'add_ln813_4629' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 564 [1/1] (0.78ns)   --->   "%add_ln813_4631 = add i16 %mult_V_2564, i16 %mult_V_2575"   --->   Operation 564 'add' 'add_ln813_4631' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4632 = add i16 %add_ln813_4631, i16 %mult_V_2558"   --->   Operation 565 'add' 'add_ln813_4632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4633 = add i16 %mult_V_2579, i16 %mult_V_2587"   --->   Operation 566 'add' 'add_ln813_4633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 567 [1/1] (0.78ns)   --->   "%add_ln813_4634 = add i16 %mult_V_2589, i16 736"   --->   Operation 567 'add' 'add_ln813_4634' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4635 = add i16 %add_ln813_4634, i16 %add_ln813_4633"   --->   Operation 568 'add' 'add_ln813_4635' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 569 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4636 = add i16 %add_ln813_4635, i16 %add_ln813_4632"   --->   Operation 569 'add' 'add_ln813_4636' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4638 = add i16 %mult_V_2485, i16 %mult_V_2488"   --->   Operation 570 'add' 'add_ln813_4638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 571 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4639 = add i16 %add_ln813_4638, i16 %mult_V_2473"   --->   Operation 571 'add' 'add_ln813_4639' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4640 = add i16 %mult_V_2498, i16 %mult_V_2519"   --->   Operation 572 'add' 'add_ln813_4640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 573 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4641 = add i16 %add_ln813_4640, i16 %mult_V_2496"   --->   Operation 573 'add' 'add_ln813_4641' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4642 = add i16 %add_ln813_4641, i16 %add_ln813_4639"   --->   Operation 574 'add' 'add_ln813_4642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 575 [1/1] (0.78ns)   --->   "%add_ln813_4643 = add i16 %mult_V_2565, i16 %mult_V_2573"   --->   Operation 575 'add' 'add_ln813_4643' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4644 = add i16 %add_ln813_4643, i16 %mult_V_2544"   --->   Operation 576 'add' 'add_ln813_4644' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4645 = add i16 %mult_V_2591, i16 416"   --->   Operation 577 'add' 'add_ln813_4645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 578 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4646 = add i16 %add_ln813_4645, i16 %mult_V_2581"   --->   Operation 578 'add' 'add_ln813_4646' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 579 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4647 = add i16 %add_ln813_4646, i16 %add_ln813_4644"   --->   Operation 579 'add' 'add_ln813_4647' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 580 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4648 = add i16 %add_ln813_4647, i16 %add_ln813_4642"   --->   Operation 580 'add' 'add_ln813_4648' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4649 = add i16 %mult_V_2488, i16 %mult_V_2516"   --->   Operation 581 'add' 'add_ln813_4649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4650 = add i16 %add_ln813_4649, i16 %mult_V_2472"   --->   Operation 582 'add' 'add_ln813_4650' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4651 = add i16 %mult_V_2521, i16 %mult_V_2540"   --->   Operation 583 'add' 'add_ln813_4651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 584 [1/1] (0.78ns)   --->   "%add_ln813_4652 = add i16 %mult_V_2547, i16 %mult_V_2557"   --->   Operation 584 'add' 'add_ln813_4652' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4653 = add i16 %add_ln813_4652, i16 %add_ln813_4651"   --->   Operation 585 'add' 'add_ln813_4653' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 586 [1/1] (0.78ns)   --->   "%add_ln813_4655 = add i16 %mult_V_2577, i16 %mult_V_2584"   --->   Operation 586 'add' 'add_ln813_4655' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4656 = add i16 %add_ln813_4655, i16 %mult_V_2573"   --->   Operation 587 'add' 'add_ln813_4656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4657 = add i16 %mult_V_2589, i16 %mult_V_2593"   --->   Operation 588 'add' 'add_ln813_4657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 589 [1/1] (0.76ns)   --->   "%add_ln813_4658 = add i15 %sext_ln17_1687, i15 512"   --->   Operation 589 'add' 'add_ln813_4658' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln813_2080 = sext i15 %add_ln813_4658"   --->   Operation 590 'sext' 'sext_ln813_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4659 = add i16 %sext_ln813_2080, i16 %add_ln813_4657"   --->   Operation 591 'add' 'add_ln813_4659' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 592 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4660 = add i16 %add_ln813_4659, i16 %add_ln813_4656"   --->   Operation 592 'add' 'add_ln813_4660' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4662 = add i16 %mult_V_2489, i16 %mult_V_2498"   --->   Operation 593 'add' 'add_ln813_4662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 594 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4663 = add i16 %add_ln813_4662, i16 %mult_V_2470"   --->   Operation 594 'add' 'add_ln813_4663' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4664 = add i16 %mult_V_2508, i16 %mult_V_2526"   --->   Operation 595 'add' 'add_ln813_4664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 596 [1/1] (0.78ns)   --->   "%add_ln813_4665 = add i16 %mult_V_2538, i16 %mult_V_2549"   --->   Operation 596 'add' 'add_ln813_4665' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4666 = add i16 %add_ln813_4665, i16 %add_ln813_4664"   --->   Operation 597 'add' 'add_ln813_4666' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln813_4668 = add i16 %mult_V_2562, i16 %mult_V_2567"   --->   Operation 598 'add' 'add_ln813_4668' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4669 = add i16 %add_ln813_4577, i16 %add_ln813_4668"   --->   Operation 599 'add' 'add_ln813_4669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4670 = add i16 %mult_V_2593, i16 %sext_ln818_760"   --->   Operation 600 'add' 'add_ln813_4670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 601 [1/1] (0.76ns)   --->   "%add_ln813_4671 = add i15 %sext_ln17_1689, i15 31744"   --->   Operation 601 'add' 'add_ln813_4671' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln813_2081 = sext i15 %add_ln813_4671"   --->   Operation 602 'sext' 'sext_ln813_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4672 = add i16 %sext_ln813_2081, i16 %add_ln813_4670"   --->   Operation 603 'add' 'add_ln813_4672' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 604 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4673 = add i16 %add_ln813_4672, i16 %add_ln813_4669"   --->   Operation 604 'add' 'add_ln813_4673' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4675 = add i16 %mult_V_2472, i16 %mult_V_2484"   --->   Operation 605 'add' 'add_ln813_4675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 606 [1/1] (0.78ns)   --->   "%add_ln813_4676 = add i16 %mult_V_2488, i16 %mult_V_2492"   --->   Operation 606 'add' 'add_ln813_4676' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4677 = add i16 %add_ln813_4676, i16 %add_ln813_4675"   --->   Operation 607 'add' 'add_ln813_4677' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4678 = add i16 %mult_V_2498, i16 %mult_V_2503"   --->   Operation 608 'add' 'add_ln813_4678' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 609 [1/1] (0.78ns)   --->   "%add_ln813_4679 = add i16 %mult_V_2513, i16 %mult_V_2526"   --->   Operation 609 'add' 'add_ln813_4679' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4680 = add i16 %add_ln813_4679, i16 %add_ln813_4678"   --->   Operation 610 'add' 'add_ln813_4680' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 611 [1/1] (0.78ns)   --->   "%add_ln813_4682 = add i16 %mult_V_2531, i16 %mult_V_2533"   --->   Operation 611 'add' 'add_ln813_4682' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.78ns)   --->   "%add_ln813_4683 = add i16 %mult_V_2546, i16 %mult_V_2573"   --->   Operation 612 'add' 'add_ln813_4683' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4684 = add i16 %add_ln813_4683, i16 %add_ln813_4682"   --->   Operation 613 'add' 'add_ln813_4684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4685 = add i16 %mult_V_2580, i16 %mult_V_2584"   --->   Operation 614 'add' 'add_ln813_4685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4686 = add i16 %mult_V_2593, i16 64512"   --->   Operation 615 'add' 'add_ln813_4686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 616 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4687 = add i16 %add_ln813_4686, i16 %mult_V_2589"   --->   Operation 616 'add' 'add_ln813_4687' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 617 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4688 = add i16 %add_ln813_4687, i16 %add_ln813_4685"   --->   Operation 617 'add' 'add_ln813_4688' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 618 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4689 = add i16 %add_ln813_4688, i16 %add_ln813_4684"   --->   Operation 618 'add' 'add_ln813_4689' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 619 [1/1] (0.74ns)   --->   "%add_ln813_4691 = add i13 %sext_ln17, i13 992"   --->   Operation 619 'add' 'add_ln813_4691' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i13 %add_ln813_4691"   --->   Operation 620 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.78ns)   --->   "%add_ln813_4692 = add i16 %mult_V_2497, i16 %mult_V_2514"   --->   Operation 621 'add' 'add_ln813_4692' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4693 = add i16 %mult_V_2550, i16 %mult_V_2568"   --->   Operation 622 'add' 'add_ln813_4693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 623 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4694 = add i16 %add_ln813_4693, i16 %mult_V_2542"   --->   Operation 623 'add' 'add_ln813_4694' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4695 = add i16 %add_ln813_4694, i16 %add_ln813_4692"   --->   Operation 624 'add' 'add_ln813_4695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4696 = add i16 %mult_V_2583, i16 %mult_V_2591"   --->   Operation 625 'add' 'add_ln813_4696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4697 = add i16 %mult_V_2476, i16 %sext_ln813"   --->   Operation 626 'add' 'add_ln813_4697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 627 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4698 = add i16 %add_ln813_4697, i16 %mult_V_2594"   --->   Operation 627 'add' 'add_ln813_4698' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 628 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4699 = add i16 %add_ln813_4698, i16 %add_ln813_4696"   --->   Operation 628 'add' 'add_ln813_4699' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 629 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4700 = add i16 %add_ln813_4699, i16 %add_ln813_4695"   --->   Operation 629 'add' 'add_ln813_4700' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4701 = add i16 %mult_V_2477, i16 %mult_V_2480"   --->   Operation 630 'add' 'add_ln813_4701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4702 = add i16 %mult_V_2490, i16 %mult_V_2491"   --->   Operation 631 'add' 'add_ln813_4702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 632 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4703 = add i16 %add_ln813_4702, i16 %mult_V_2485"   --->   Operation 632 'add' 'add_ln813_4703' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 633 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4704 = add i16 %add_ln813_4703, i16 %add_ln813_4701"   --->   Operation 633 'add' 'add_ln813_4704' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 634 [1/1] (0.78ns)   --->   "%add_ln813_4705 = add i16 %mult_V_2503, i16 %mult_V_2510"   --->   Operation 634 'add' 'add_ln813_4705' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4706 = add i16 %add_ln813_4705, i16 %mult_V_2500"   --->   Operation 635 'add' 'add_ln813_4706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4707 = add i16 %mult_V_2520, i16 %mult_V_2525"   --->   Operation 636 'add' 'add_ln813_4707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 637 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4708 = add i16 %add_ln813_4707, i16 %mult_V_2515"   --->   Operation 637 'add' 'add_ln813_4708' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 638 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4709 = add i16 %add_ln813_4708, i16 %add_ln813_4706"   --->   Operation 638 'add' 'add_ln813_4709' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 639 [1/1] (0.78ns)   --->   "%add_ln813_4711 = add i16 %mult_V_2534, i16 %mult_V_2543"   --->   Operation 639 'add' 'add_ln813_4711' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4712 = add i16 %mult_V_2558, i16 %mult_V_2571"   --->   Operation 640 'add' 'add_ln813_4712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 641 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4713 = add i16 %add_ln813_4712, i16 %mult_V_2551"   --->   Operation 641 'add' 'add_ln813_4713' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 642 [1/1] (0.78ns)   --->   "%add_ln813_4715 = add i16 %mult_V_2582, i16 %mult_V_2583"   --->   Operation 642 'add' 'add_ln813_4715' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4716 = add i16 %add_ln813_4715, i16 %mult_V_2572"   --->   Operation 643 'add' 'add_ln813_4716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4717 = add i16 %mult_V_2595, i16 992"   --->   Operation 644 'add' 'add_ln813_4717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 645 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4718 = add i16 %add_ln813_4717, i16 %mult_V_2592"   --->   Operation 645 'add' 'add_ln813_4718' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 646 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4719 = add i16 %add_ln813_4718, i16 %add_ln813_4716"   --->   Operation 646 'add' 'add_ln813_4719' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 647 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 213, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 648 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4549 = add i16 %add_ln813_4548, i16 %add_ln813_4545"   --->   Operation 649 'add' 'add_ln813_4549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4552 = add i16 %add_ln813_4551, i16 %add_ln813_4550"   --->   Operation 650 'add' 'add_ln813_4552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 651 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4557 = add i16 %add_ln813_4556, i16 %add_ln813_4552"   --->   Operation 651 'add' 'add_ln813_4557' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 652 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4558 = add i16 %add_ln813_4557, i16 %add_ln813_4549"   --->   Operation 652 'add' 'add_ln813_4558' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4574 = add i16 %add_ln813_4573, i16 %add_ln813_4570"   --->   Operation 653 'add' 'add_ln813_4574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 654 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4581 = add i16 %add_ln813_4580, i16 %add_ln813_4574"   --->   Operation 654 'add' 'add_ln813_4581' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4588 = add i16 %add_ln813_4587, i16 %add_ln813_4584"   --->   Operation 655 'add' 'add_ln813_4588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4591 = add i16 %add_ln813_4590, i16 %add_ln813_4589"   --->   Operation 656 'add' 'add_ln813_4591' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 657 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4596 = add i16 %add_ln813_4595, i16 %add_ln813_4591"   --->   Operation 657 'add' 'add_ln813_4596' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 658 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4597 = add i16 %add_ln813_4596, i16 %add_ln813_4588"   --->   Operation 658 'add' 'add_ln813_4597' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4614 = add i16 %add_ln813_4613, i16 %add_ln813_4609"   --->   Operation 659 'add' 'add_ln813_4614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4618 = add i16 %add_ln813_4617, i16 %add_ln813_4615"   --->   Operation 660 'add' 'add_ln813_4618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 661 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4624 = add i16 %add_ln813_4623, i16 %add_ln813_4618"   --->   Operation 661 'add' 'add_ln813_4624' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 662 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4625 = add i16 %add_ln813_4624, i16 %add_ln813_4614"   --->   Operation 662 'add' 'add_ln813_4625' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4630 = add i16 %add_ln813_4629, i16 %add_ln813_4627"   --->   Operation 663 'add' 'add_ln813_4630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 664 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4637 = add i16 %add_ln813_4636, i16 %add_ln813_4630"   --->   Operation 664 'add' 'add_ln813_4637' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4654 = add i16 %add_ln813_4653, i16 %add_ln813_4650"   --->   Operation 665 'add' 'add_ln813_4654' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 666 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4661 = add i16 %add_ln813_4660, i16 %add_ln813_4654"   --->   Operation 666 'add' 'add_ln813_4661' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4667 = add i16 %add_ln813_4666, i16 %add_ln813_4663"   --->   Operation 667 'add' 'add_ln813_4667' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 668 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4674 = add i16 %add_ln813_4673, i16 %add_ln813_4667"   --->   Operation 668 'add' 'add_ln813_4674' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4681 = add i16 %add_ln813_4680, i16 %add_ln813_4677"   --->   Operation 669 'add' 'add_ln813_4681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 670 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4690 = add i16 %add_ln813_4689, i16 %add_ln813_4681"   --->   Operation 670 'add' 'add_ln813_4690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4710 = add i16 %add_ln813_4709, i16 %add_ln813_4704"   --->   Operation 671 'add' 'add_ln813_4710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4714 = add i16 %add_ln813_4713, i16 %add_ln813_4711"   --->   Operation 672 'add' 'add_ln813_4714' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 673 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4720 = add i16 %add_ln813_4719, i16 %add_ln813_4714"   --->   Operation 673 'add' 'add_ln813_4720' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 674 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4721 = add i16 %add_ln813_4720, i16 %add_ln813_4710"   --->   Operation 674 'add' 'add_ln813_4721' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i256 <undef>, i16 %add_ln813_4542" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 675 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i256 %mrv_i, i16 %add_ln813_4581" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 676 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i256 %mrv_1_i, i16 %add_ln813_4558" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 677 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i256 %mrv_2_i, i16 %add_ln813_4597" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 678 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i256 %mrv_3_i, i16 %add_ln813_4521" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 679 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i256 %mrv_4_i, i16 %add_ln813_4605" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 680 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i256 %mrv_5_i, i16 %add_ln813_4625" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 681 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i256 %mrv_6_i, i16 %add_ln813_4637" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 682 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i256 %mrv_7_i, i16 %add_ln813_4661" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 683 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i256 %mrv_8_i, i16 %add_ln813_4528" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 684 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i256 %mrv_9_i, i16 %add_ln813_4674" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 685 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i256 %mrv_10_i, i16 %add_ln813_4690" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 686 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i256 %mrv_11_i, i16 %add_ln813_4568" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 687 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i256 %mrv_12_i, i16 %add_ln813_4700" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 688 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i256 %mrv_13_i, i16 %add_ln813_4648" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 689 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue i256 %mrv_14_i, i16 %add_ln813_4721" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 690 'insertvalue' 'mrv_15_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %mrv_15_i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 691 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.62ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2' [433]  (0 ns)
	'sub' operation ('r.V') [436]  (0.815 ns)
	'add' operation ('add_ln813_4539') [511]  (0.785 ns)
	'add' operation ('add_ln813_4540') [512]  (0.675 ns)
	'add' operation ('add_ln813_4541') [513]  (0.675 ns)
	'add' operation ('add_ln813_4542') [514]  (0.675 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln813_4552') [524]  (0 ns)
	'add' operation ('add_ln813_4557') [531]  (0.675 ns)
	'add' operation ('add_ln813_4558') [532]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
