Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/cr1tterp0wer/Documents/xilinx/install/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 808e0af0b6204971af911e88d1a0f46a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot myReplicatorTEST_behav xil_defaultlib.myReplicatorTEST xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myAnd
Compiling module xil_defaultlib.myOr
Compiling module xil_defaultlib.myInverter
Compiling module xil_defaultlib.replicator
Compiling module xil_defaultlib.myReplicatorTEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot myReplicatorTEST_behav
