Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 26 21:16:23 2024
| Host         : 2ff8f80f96ce running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab44_timing_summary_routed.rpt -pb lab44_timing_summary_routed.pb -rpx lab44_timing_summary_routed.rpx -warn_on_violation
| Design       : lab44
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din0[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.873ns  (logic 5.332ns (49.037%)  route 5.541ns (50.963%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din0[0] (IN)
                         net (fo=0)                   0.000     0.000    din0[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din0_IBUF[0]_inst/O
                         net (fo=6, routed)           3.225     4.678    din0_IBUF[0]
    SLICE_X54Y13         LUT4 (Prop_lut4_I1_O)        0.146     4.824 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.316     7.140    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    10.873 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.873    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 5.096ns (48.735%)  route 5.361ns (51.265%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din0[1] (IN)
                         net (fo=0)                   0.000     0.000    din0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din0_IBUF[1]_inst/O
                         net (fo=6, routed)           2.937     4.398    din0_IBUF[1]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.522 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.424     6.946    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.457 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.457    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.420ns  (logic 5.342ns (51.264%)  route 5.078ns (48.736%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din0[1] (IN)
                         net (fo=0)                   0.000     0.000    din0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din0_IBUF[1]_inst/O
                         net (fo=6, routed)           2.937     4.398    din0_IBUF[1]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.152     4.550 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.141     6.692    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    10.420 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.420    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.414ns  (logic 5.108ns (49.051%)  route 5.306ns (50.949%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  din0[0] (IN)
                         net (fo=0)                   0.000     0.000    din0[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  din0_IBUF[0]_inst/O
                         net (fo=6, routed)           3.225     4.678    din0_IBUF[0]
    SLICE_X54Y13         LUT4 (Prop_lut4_I1_O)        0.124     4.802 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.081     6.883    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.414 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.414    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.412ns  (logic 5.335ns (51.242%)  route 5.077ns (48.758%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din0[1] (IN)
                         net (fo=0)                   0.000     0.000    din0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din0_IBUF[1]_inst/O
                         net (fo=6, routed)           2.947     4.408    din0_IBUF[1]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.150     4.558 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.129     6.688    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    10.412 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.412    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.369ns  (logic 5.120ns (49.385%)  route 5.248ns (50.615%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din0[1] (IN)
                         net (fo=0)                   0.000     0.000    din0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din0_IBUF[1]_inst/O
                         net (fo=6, routed)           2.947     4.408    din0_IBUF[1]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.532 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.301     6.833    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.369 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.369    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 5.121ns (50.213%)  route 5.077ns (49.787%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din0[1] (IN)
                         net (fo=0)                   0.000     0.000    din0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din0_IBUF[1]_inst/O
                         net (fo=6, routed)           2.937     4.398    din0_IBUF[1]
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.522 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.140     6.663    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.198 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.198    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din1[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.494ns (45.743%)  route 1.772ns (54.257%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  din1[1] (IN)
                         net (fo=0)                   0.000     0.000    din1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  din1_IBUF[1]_inst/O
                         net (fo=6, routed)           1.238     1.455    din1_IBUF[1]
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.500 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.034    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.266 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.266    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.502ns (45.065%)  route 1.831ns (54.935%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din0[0] (IN)
                         net (fo=0)                   0.000     0.000    din0[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din0_IBUF[0]_inst/O
                         net (fo=6, routed)           1.246     1.467    din0_IBUF[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.512 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.585     2.097    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.334 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.334    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.547ns (46.166%)  route 1.803ns (53.834%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din0[0] (IN)
                         net (fo=0)                   0.000     0.000    din0[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din0_IBUF[0]_inst/O
                         net (fo=6, routed)           1.246     1.467    din0_IBUF[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.047     1.514 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.071    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.279     3.350 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.350    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.554ns (46.255%)  route 1.805ns (53.745%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din0[0] (IN)
                         net (fo=0)                   0.000     0.000    din0[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din0_IBUF[0]_inst/O
                         net (fo=6, routed)           1.247     1.468    din0_IBUF[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.046     1.514 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.072    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.287     3.359 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.359    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.502ns (44.397%)  route 1.881ns (55.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din0[0] (IN)
                         net (fo=0)                   0.000     0.000    din0[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din0_IBUF[0]_inst/O
                         net (fo=6, routed)           1.247     1.468    din0_IBUF[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.513 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.147    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.383 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.383    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din0[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.424ns  (logic 1.478ns (43.155%)  route 1.947ns (56.845%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din0[0] (IN)
                         net (fo=0)                   0.000     0.000    din0[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din0_IBUF[0]_inst/O
                         net (fo=6, routed)           1.246     1.467    din0_IBUF[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.512 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.701     2.212    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.424 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.424    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din1[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.447ns  (logic 1.559ns (45.217%)  route 1.888ns (54.783%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  din1[1] (IN)
                         net (fo=0)                   0.000     0.000    din1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  din1_IBUF[1]_inst/O
                         net (fo=6, routed)           1.238     1.455    din1_IBUF[1]
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.046     1.501 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.650     2.151    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.447 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.447    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





