INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/5bitAddSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fiveBitAddSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sim_1/new/5bitAddSubSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitAddSubSim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
