Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 15:27:45 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab20_axi_3_bd_wrapper_control_sets_placed.rpt
| Design       : lab20_axi_3_bd_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   375 |
|    Minimum number of control sets                        |   340 |
|    Addition due to synthesis replication                 |    35 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1200 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   375 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |    87 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |     2 |
| >= 16              |   123 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2585 |          769 |
| No           | No                    | Yes                    |             215 |           68 |
| No           | Yes                   | No                     |             954 |          384 |
| Yes          | No                    | No                     |            1619 |          477 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            2257 |          641 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                 Clock Signal                                                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                   |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                   |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_onehot_state_reg[1][0]                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                          | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                 |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                          |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                              | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                         |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                     | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                                        | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                                                        | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                         | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst             |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                   | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                            |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                                                                      | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                      | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                                                         | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                       |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_0[0]                                                                                                                                                                                                     | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                         | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                            | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                               | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                     |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                     |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                      |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                             |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst             |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                      |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                    |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                              | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                |                3 |              4 |         1.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                       |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/FSM_sequential_cal2_state_r[3]_i_1_n_0                                                                                                  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                |                3 |              4 |         1.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                 | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                |                3 |              5 |         1.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                           | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                               |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                                                     | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                    |                4 |              5 |         1.25 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                               |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              5 |         1.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst             |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                   |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                   |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                           | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                           |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/prbs_rdlvl_done_pulse_reg[0]                                                                                                                  |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst             |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                             |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                                                     | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                2 |              5 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                  |                1 |              5 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                3 |              5 |         1.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1_n_0                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                              |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                              |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                              |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                              |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_1_n_0                                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                |                5 |              6 |         1.20 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                         |                1 |              6 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                          |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | lab20_axi_3_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                 |                1 |              6 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                   |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                              |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                            |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                      | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | lab20_axi_3_bd_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                         |                1 |              6 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                           |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_3[0]  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                 |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                           |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                |                2 |              6 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                   |                3 |              6 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                       |                2 |              7 |         3.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst             |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                          |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                     |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                          | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              8 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst             |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst             |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst             |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                     | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                     | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              8 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst             |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst             |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                              | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                5 |              9 |         1.80 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                                 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                          |                3 |              9 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                                                            | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                       |                4 |              9 |         2.25 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/last_count_1                                                                                                                                                                                                             | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                       |                4 |              9 |         2.25 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                               |                3 |              9 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                     |                3 |              9 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                               |                2 |              9 |         4.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                      |                3 |              9 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                           | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |              9 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                                                                                                   | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                4 |             10 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                              |                3 |             11 |         3.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                |                5 |             11 |         2.20 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                |                6 |             11 |         1.83 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst             |                4 |             12 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                   | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             12 |         2.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             12 |         2.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                       |                3 |             12 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                       |                3 |             12 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst             |                5 |             12 |         2.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                   | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             12 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                |                2 |             12 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                    | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             12 |         2.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0    | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                         |                4 |             12 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                        | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                         |                5 |             13 |         2.60 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                                                   | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                5 |             13 |         2.60 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                                      | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                3 |             13 |         4.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                |                3 |             15 |         5.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                |                9 |             15 |         1.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0             |                5 |             16 |         3.20 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                     |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                |                7 |             18 |         2.57 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                       |                9 |             20 |         2.22 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |               15 |             23 |         1.53 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                              | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                     |               14 |             23 |         1.64 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                |                8 |             24 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                     |                5 |             24 |         4.80 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                    |               13 |             25 |         1.92 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                   |               15 |             25 |         1.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                |               10 |             25 |         2.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                |               13 |             26 |         2.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             26 |         3.71 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                               |                5 |             26 |         5.20 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                |               15 |             27 |         1.80 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                              |                9 |             29 |         3.22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                                            | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifowr_en                                                                                                                                                                                     | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |               12 |             32 |         2.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |               20 |             32 |         1.60 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |               13 |             32 |         2.46 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                |               13 |             32 |         2.46 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                                        | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |                6 |             32 |         5.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                                         | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |               13 |             32 |         2.46 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                |               18 |             38 |         2.11 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               13 |             43 |         3.31 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |               28 |             43 |         1.54 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             45 |         3.21 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                |               19 |             48 |         2.53 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                                                             |                                                                                                                                                                                                                                         |               17 |             48 |         2.82 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                |               16 |             48 |         3.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                |               20 |             48 |         2.40 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                                         | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                       |                9 |             49 |         5.44 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               13 |             49 |         3.77 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                                                           | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |               13 |             49 |         3.77 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_1[0]                                                                                                              | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |                7 |             50 |         7.14 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                                         | lab20_axi_3_bd_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                       |                9 |             50 |         5.56 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             50 |         3.12 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             50 |         3.12 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             52 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                      | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |               10 |             53 |         5.30 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |               15 |             54 |         3.60 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                                      | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                            |               13 |             54 |         4.15 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |               21 |             62 |         2.95 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                     |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               27 |             63 |         2.33 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                            | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |               16 |             64 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                                               | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |               15 |             64 |         4.27 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                         | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |               19 |             64 |         3.37 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifowr_en_0                                                                                                                                                                              | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                    |               16 |             64 |         4.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       | lab20_axi_3_bd_i/jtag_axi_0/U0/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                               |               15 |             68 |         4.53 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                                                         |               34 |            128 |         3.76 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               26 |            140 |         5.38 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                         |               39 |            144 |         3.69 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               28 |            150 |         5.36 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 | lab20_axi_3_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |            200 |         8.00 |
|  lab20_axi_3_bd_i/mig_7series_0/u_lab20_axi_3_bd_mig_7series_0_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              741 |           2545 |         3.43 |
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


