# Xilinx CORE Generator 6.3.03i
# User = thh
Initializing default project...
Loading plug-ins...
All runtime messages will be recorded in F:\PT8612\Xilinx\vhdl\test\coregen.log
# lockprojectprops=false
# busformat=BusFormatAngleBracketNotRipped
# designflow=VHDL
# expandedprojectpath=F:\PT8612\Xilinx\vhdl\test
# flowvendor=Foundation_iSE
# formalverification=None
# simulationoutputproducts=Verilog VHDL
# xilinxfamily=Virtex2P
# outputoption=OutputProducts
# overwritefiles=true
# simvendor=ModelSim
# expandedprojectpath=F:\PT8612\Xilinx\vhdl\test
SETPROJECT f:\pt8612\xilinx\vhdl\test
Set current Project to F:\PT8612\Xilinx\vhdl\test
SET OverwriteFiles=true
SET SimulationOutputProducts = Verilog VHDL
SET XilinxFamily = Virtex2P
EXECUTE fifo.xcp
SELECT Fifo_Generator Virtex2P Xilinx,_Inc. 1.1
CSET input_depth = 16
CSET read_write_clock_domains = Independent_Clocks
CSET valid_sense = Active_High
CSET data_count = false
CSET programmable_empty_type = No_PROG_EMPTY_output_pin
CSET read_data_count_width = 2
CSET fifo_implementation_type = Asynchronous_Fifo
CSET valid_flag = false
CSET almost_full_flag = false
CSET overflow_sense = Active_High
CSET output_depth = 16
CSET read_data_count = false
CSET overflow_flag = false
CSET underflow_sense = Active_High
CSET programmable_full_type = No_PROG_FULL_output_pin
CSET dout_reset_value = 0
CSET underflow_flag = false
CSET almost_empty_flag = false
CSET memory_type = Block_Memory
CSET write_data_count_width = 2
CSET data_count_width = 2
CSET empty_threshold_negate_value = 256
CSET component_name = fifo
CSET write_acknowledge_flag = false
CSET full_threshold_negate_value = 768
CSET input_data_width = 20
CSET primitive_depth = 512
CSET write_data_count = false
CSET output_data_width = 20
CSET empty_threshold_assert_value = 256
CSET write_acknowledge_sense = Active_High
CSET full_threshold_assert_value = 768
GENERATE
Preparing to elaborate core...
Elaborating the module...
Generating the core .EDN implementation netlist...
Generating the .VHO/.VHD simulation support files...
Generating the .VEO/.V simulation support files...
Generating the .ASY symbol file...
Generating ISE symbol file...
# Executing: C:\Xilinx\bin\nt\asy2sym.exe F:\PT8612\Xilinx\vhdl\test\fifo.asy
# Release 6.3.03i - asy2sym G.35
# Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
# Execution Complete.  Return code: 0
 
