{
	"design__instance__displacement__total": 0,
	"design__instance__displacement__mean": 0,
	"design__instance__displacement__max": 0,
	"route__wirelength__estimated": 3666.11,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 45,
	"design__die__area": 16000,
	"design__core__area": 13783.7,
	"design__instance__count": 318,
	"design__instance__area": 5441.9,
	"design__instance__count__stdcell": 318,
	"design__instance__area__stdcell": 5441.9,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.394808,
	"design__instance__utilization__stdcell": 0.394808,
	"design__instance__count__class:endcap_cell": 46,
	"design__instance__count__class:tap_cell": 87,
	"design__instance__count__class:tie_cell": 33,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:timing_repair_buffer": 16,
	"design__instance__count__class:inverter": 24,
	"design__instance__count__class:sequential_cell": 32,
	"design__instance__count__class:multi_input_combinational_cell": 79,
	"design__io": 45,
	"design__die__area": 16000,
	"design__core__area": 13783.7,
	"design__instance__count": 318,
	"design__instance__area": 5441.9,
	"design__instance__count__stdcell": 318,
	"design__instance__area__stdcell": 5441.9,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.394808,
	"design__instance__utilization__stdcell": 0.394808,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}