// Seed: 1195193308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_2 or posedge 1) begin
    if (1) id_4 <= 1 == 1;
  end
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5 :
  assert property (@(posedge 1 == 1) id_3 - 1)
  else $display;
  reg id_6 = 1;
  always @(id_5) id_6 <= id_3 ? 1 : 1;
  module_0(
      id_2, id_5, id_2, id_6, id_2, id_2, id_5
  );
endmodule
