{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739459901509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739459901509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 18:18:21 2025 " "Processing started: Thu Feb 13 18:18:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739459901509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459901509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off po_fpga -c po_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off po_fpga -c po_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459901509 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459908521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739459908561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739459908561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_clk/synthesis/alt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file alt_clk/synthesis/alt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_clk " "Found entity 1: alt_clk" {  } { { "alt_clk/synthesis/alt_clk.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/alt_clk/synthesis/alt_clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_clk_altclkctrl_0_sub " "Found entity 1: alt_clk_altclkctrl_0_sub" {  } { { "alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915978 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_clk_altclkctrl_0 " "Found entity 2: alt_clk_altclkctrl_0" {  } { { "alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio " "Found entity 1: parallel_hps_single_pio" {  } { { "parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0 " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_rsp_mux " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_rsp_mux" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915992 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_rsp_demux " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_rsp_demux" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_cmd_mux " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_cmd_mux" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_cmd_demux " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_cmd_demux" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459915998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459915998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916001 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916001 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916001 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916001 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739459916005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739459916008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916018 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel parallel_hps_single_pio_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at parallel_hps_single_pio_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739459916021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel parallel_hps_single_pio_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at parallel_hps_single_pio_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739459916022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_router_002_default_decode " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_router_002_default_decode" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916022 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_hps_single_pio_mm_interconnect_0_router_002 " "Found entity 2: parallel_hps_single_pio_mm_interconnect_0_router_002" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel parallel_hps_single_pio_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at parallel_hps_single_pio_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739459916023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel parallel_hps_single_pio_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at parallel_hps_single_pio_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739459916023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_mm_interconnect_0_router_default_decode " "Found entity 1: parallel_hps_single_pio_mm_interconnect_0_router_default_decode" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916024 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_hps_single_pio_mm_interconnect_0_router " "Found entity 2: parallel_hps_single_pio_mm_interconnect_0_router" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_pio_1 " "Found entity 1: parallel_hps_single_pio_pio_1" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_1.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_pio_0 " "Found entity 1: parallel_hps_single_pio_pio_0" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_0.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_hps_0 " "Found entity 1: parallel_hps_single_pio_hps_0" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_hps_0_hps_io " "Found entity 1: parallel_hps_single_pio_hps_0_hps_io" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "parallel_hps_single_pio/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_hps_0_hps_io_border " "Found entity 1: parallel_hps_single_pio_hps_0_hps_io_border" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io_border.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_hps_single_pio_hps_0_fpga_interfaces " "Found entity 1: parallel_hps_single_pio_hps_0_fpga_interfaces" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_fpga_interfaces.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file sequential_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequential_sender " "Found entity 1: sequential_sender" {  } { { "sequential_sender.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/sequential_sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_po_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_po_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_po_fpga " "Found entity 1: tb_po_fpga" {  } { { "tb_po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/tb_po_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder_substractor.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_adder_substractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_adder_subtractor " "Found entity 1: signed_adder_subtractor" {  } { { "signed_adder_substractor.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/signed_adder_substractor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/dual_port_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(206) " "Verilog HDL information at control_unit.v(206): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/control_unit.v" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739459916112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file po_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 po_fpga " "Found entity 1: po_fpga" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po_fpga_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file po_fpga_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 po_fpga_simulation " "Found entity 1: po_fpga_simulation" {  } { { "po_fpga_simulation.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga_simulation.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file integer_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 integer_comparator " "Found entity 1: integer_comparator" {  } { { "integer_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_comparator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file integer_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 integer_divider " "Found entity 1: integer_divider" {  } { { "integer_divider.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file integer_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 integer_multiplier " "Found entity 1: integer_multiplier" {  } { { "integer_multiplier.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_multiplier.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/my_clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock/my_clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clock/my_clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock_0002 " "Found entity 1: my_clock_0002" {  } { { "my_clock/my_clock_0002.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/my_clock/my_clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/single_port_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file index_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 index_comparator " "Found entity 1: index_comparator" {  } { { "index_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/index_comparator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_module " "Found entity 1: ram_module" {  } { { "ram_module.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/ram_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_parallel_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file integer_parallel_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 integer_parallel_adder " "Found entity 1: integer_parallel_adder" {  } { { "integer_parallel_adder.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_parallel_adder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_divider " "Found entity 1: parallel_divider" {  } { { "parallel_divider.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file sequential_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequential_loader " "Found entity 1: sequential_loader" {  } { { "sequential_loader.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/sequential_loader.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_result_adjuster.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_result_adjuster.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_result_adjuster " "Found entity 1: parallel_result_adjuster" {  } { { "parallel_result_adjuster.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_result_adjuster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot_button.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot_button " "Found entity 1: one_shot_button" {  } { { "one_shot_button.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/one_shot_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file cycle_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_counter " "Found entity 1: cycle_counter" {  } { { "cycle_counter.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/cycle_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_6bit_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_6bit_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_6bit_comparator " "Found entity 1: unsigned_6bit_comparator" {  } { { "unsigned_6bit_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/unsigned_6bit_comparator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459916137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459916137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "po_fpga " "Elaborating entity \"po_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739459916285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_cycle_part_A po_fpga.v(534) " "Verilog HDL or VHDL warning at po_fpga.v(534): object \"total_cycle_part_A\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_cycle_part_B po_fpga.v(534) " "Verilog HDL or VHDL warning at po_fpga.v(534): object \"total_cycle_part_B\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_cycle_part_C po_fpga.v(534) " "Verilog HDL or VHDL warning at po_fpga.v(534): object \"total_cycle_part_C\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_cycle_part_D po_fpga.v(534) " "Verilog HDL or VHDL warning at po_fpga.v(534): object \"total_cycle_part_D\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "generation_cycle_count_part_A po_fpga.v(539) " "Verilog HDL or VHDL warning at po_fpga.v(539): object \"generation_cycle_count_part_A\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "generation_cycle_count_part_B po_fpga.v(539) " "Verilog HDL or VHDL warning at po_fpga.v(539): object \"generation_cycle_count_part_B\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "generation_cycle_count_part_C po_fpga.v(539) " "Verilog HDL or VHDL warning at po_fpga.v(539): object \"generation_cycle_count_part_C\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "generation_cycle_count_part_D po_fpga.v(540) " "Verilog HDL or VHDL warning at po_fpga.v(540): object \"generation_cycle_count_part_D\" assigned a value but never read" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916286 "|po_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot_button one_shot_button:one_shot_button_reset " "Elaborating entity \"one_shot_button\" for hierarchy \"one_shot_button:one_shot_button_reset\"" {  } { { "po_fpga.v" "one_shot_button_reset" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock my_clock:test_clock " "Elaborating entity \"my_clock\" for hierarchy \"my_clock:test_clock\"" {  } { { "po_fpga.v" "test_clock" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock_0002 my_clock:test_clock\|my_clock_0002:my_clock_inst " "Elaborating entity \"my_clock_0002\" for hierarchy \"my_clock:test_clock\|my_clock_0002:my_clock_inst\"" {  } { { "my_clock.v" "my_clock_inst" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/my_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll my_clock:test_clock\|my_clock_0002:my_clock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"my_clock:test_clock\|my_clock_0002:my_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "my_clock/my_clock_0002.v" "altera_pll_i" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/my_clock/my_clock_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916386 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1739459916399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_clock:test_clock\|my_clock_0002:my_clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"my_clock:test_clock\|my_clock_0002:my_clock_inst\|altera_pll:altera_pll_i\"" {  } { { "my_clock/my_clock_0002.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/my_clock/my_clock_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_clock:test_clock\|my_clock_0002:my_clock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"my_clock:test_clock\|my_clock_0002:my_clock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459916408 ""}  } { { "my_clock/my_clock_0002.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/my_clock/my_clock_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459916408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_clk alt_clk:controlled_clock_ip " "Elaborating entity \"alt_clk\" for hierarchy \"alt_clk:controlled_clock_ip\"" {  } { { "po_fpga.v" "controlled_clock_ip" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_clk_altclkctrl_0 alt_clk:controlled_clock_ip\|alt_clk_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"alt_clk_altclkctrl_0\" for hierarchy \"alt_clk:controlled_clock_ip\|alt_clk_altclkctrl_0:altclkctrl_0\"" {  } { { "alt_clk/synthesis/alt_clk.v" "altclkctrl_0" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/alt_clk/synthesis/alt_clk.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_clk_altclkctrl_0_sub alt_clk:controlled_clock_ip\|alt_clk_altclkctrl_0:altclkctrl_0\|alt_clk_altclkctrl_0_sub:alt_clk_altclkctrl_0_sub_component " "Elaborating entity \"alt_clk_altclkctrl_0_sub\" for hierarchy \"alt_clk:controlled_clock_ip\|alt_clk_altclkctrl_0:altclkctrl_0\|alt_clk_altclkctrl_0_sub:alt_clk_altclkctrl_0_sub_component\"" {  } { { "alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" "alt_clk_altclkctrl_0_sub_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect alt_clk_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at alt_clk_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/alt_clk/synthesis/submodules/alt_clk_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916419 "|po_fpga|alt_clk:controlled_clock_ip|alt_clk_altclkctrl_0:altclkctrl_0|alt_clk_altclkctrl_0_sub:alt_clk_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_counter cycle_counter:total_cycle_ctr " "Elaborating entity \"cycle_counter\" for hierarchy \"cycle_counter:total_cycle_ctr\"" {  } { { "po_fpga.v" "total_cycle_ctr" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "po_fpga.v" "cu" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916435 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(224) " "Verilog HDL Case Statement information at control_unit.v(224): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/control_unit.v" 224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739459916444 "|po_fpga|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(504) " "Verilog HDL Case Statement warning at control_unit.v(504): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/control_unit.v" 504 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1739459916448 "|po_fpga|control_unit:cu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(504) " "Verilog HDL Case Statement information at control_unit.v(504): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/control_unit.v" 504 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739459916448 "|po_fpga|control_unit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "po_fpga.v" "dp" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459916510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "each_cone_size datapath.v(142) " "Verilog HDL or VHDL warning at datapath.v(142): object \"each_cone_size\" assigned a value but never read" {  } { { "datapath.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459916513 "|po_fpga|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram datapath:dp\|dual_port_ram:input_array " "Elaborating entity \"dual_port_ram\" for hierarchy \"datapath:dp\|dual_port_ram:input_array\"" {  } { { "datapath.v" "input_array" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459917645 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 511 dual_port_ram.v(23) " "Verilog HDL warning at dual_port_ram.v(23): number of words (90) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "dual_port_ram.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/dual_port_ram.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739459917651 "|po_fpga|datapath:dp|dual_port_ram:input_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_module datapath:dp\|ram_module:ram_module_input_array " "Elaborating entity \"ram_module\" for hierarchy \"datapath:dp\|ram_module:ram_module_input_array\"" {  } { { "datapath.v" "ram_module_input_array" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459917681 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 511 ram_module.v(42) " "Verilog HDL warning at ram_module.v(42): number of words (90) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "ram_module.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/ram_module.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739459917708 "|po_fpga|datapath:dp|ram_module:ram_module_input_array"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 511 ram_module.v(43) " "Verilog HDL warning at ram_module.v(43): number of words (90) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "ram_module.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/ram_module.v" 43 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739459917708 "|po_fpga|datapath:dp|ram_module:ram_module_input_array"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 511 ram_module.v(44) " "Verilog HDL warning at ram_module.v(44): number of words (90) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "ram_module.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/ram_module.v" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739459917709 "|po_fpga|datapath:dp|ram_module:ram_module_input_array"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 511 ram_module.v(45) " "Verilog HDL warning at ram_module.v(45): number of words (90) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "ram_module.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/ram_module.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739459917709 "|po_fpga|datapath:dp|ram_module:ram_module_input_array"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 511 ram_module.v(46) " "Verilog HDL warning at ram_module.v(46): number of words (90) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "ram_module.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/ram_module.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739459917709 "|po_fpga|datapath:dp|ram_module:ram_module_input_array"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 511 ram_module.v(47) " "Verilog HDL warning at ram_module.v(47): number of words (90) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "ram_module.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/ram_module.v" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1739459917710 "|po_fpga|datapath:dp|ram_module:ram_module_input_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_multiplier datapath:dp\|integer_multiplier:int_mult " "Elaborating entity \"integer_multiplier\" for hierarchy \"datapath:dp\|integer_multiplier:int_mult\"" {  } { { "datapath.v" "int_mult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459917924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component\"" {  } { { "integer_multiplier.v" "lpm_mult_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_multiplier.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459917969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component\"" {  } { { "integer_multiplier.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_multiplier.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459917977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459917977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459917977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459917977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 64 " "Parameter \"lpm_widtha\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459917977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 64 " "Parameter \"lpm_widthb\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459917977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 128 " "Parameter \"lpm_widthp\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459917977 ""}  } { { "integer_multiplier.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_multiplier.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459917977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73n " "Found entity 1: mult_73n" {  } { { "db/mult_73n.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/mult_73n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_73n datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component\|mult_73n:auto_generated " "Elaborating entity \"mult_73n\" for hierarchy \"datapath:dp\|integer_multiplier:int_mult\|lpm_mult:lpm_mult_component\|mult_73n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder_subtractor datapath:dp\|signed_adder_subtractor:int_add_sub " "Elaborating entity \"signed_adder_subtractor\" for hierarchy \"datapath:dp\|signed_adder_subtractor:int_add_sub\"" {  } { { "datapath.v" "int_add_sub" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_comparator datapath:dp\|integer_comparator:int_comparator " "Elaborating entity \"integer_comparator\" for hierarchy \"datapath:dp\|integer_comparator:int_comparator\"" {  } { { "datapath.v" "int_comparator" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component\"" {  } { { "integer_comparator.v" "LPM_COMPARE_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_comparator.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component\"" {  } { { "integer_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_comparator.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918076 ""}  } { { "integer_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_comparator.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459918076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fjg " "Found entity 1: cmpr_fjg" {  } { { "db/cmpr_fjg.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cmpr_fjg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fjg datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component\|cmpr_fjg:auto_generated " "Elaborating entity \"cmpr_fjg\" for hierarchy \"datapath:dp\|integer_comparator:int_comparator\|lpm_compare:LPM_COMPARE_component\|cmpr_fjg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_comparator datapath:dp\|index_comparator:j_index_comparator " "Elaborating entity \"index_comparator\" for hierarchy \"datapath:dp\|index_comparator:j_index_comparator\"" {  } { { "datapath.v" "j_index_comparator" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component\"" {  } { { "index_comparator.v" "LPM_COMPARE_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/index_comparator.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component\"" {  } { { "index_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/index_comparator.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918139 ""}  } { { "index_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/index_comparator.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459918139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_keg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_keg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_keg " "Found entity 1: cmpr_keg" {  } { { "db/cmpr_keg.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cmpr_keg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_keg datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component\|cmpr_keg:auto_generated " "Elaborating entity \"cmpr_keg\" for hierarchy \"datapath:dp\|index_comparator:j_index_comparator\|lpm_compare:LPM_COMPARE_component\|cmpr_keg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_divider datapath:dp\|integer_divider:int_divider " "Elaborating entity \"integer_divider\" for hierarchy \"datapath:dp\|integer_divider:int_divider\"" {  } { { "datapath.v" "int_divider" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "integer_divider.v" "LPM_DIVIDE_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_divider.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "integer_divider.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_divider.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 15 " "Parameter \"lpm_pipeline\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 40 " "Parameter \"lpm_widthd\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 40 " "Parameter \"lpm_widthn\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918225 ""}  } { { "integer_divider.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_divider.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459918225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2eu " "Found entity 1: lpm_divide_2eu" {  } { { "db/lpm_divide_2eu.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/lpm_divide_2eu.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_2eu datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated " "Elaborating entity \"lpm_divide_2eu\" for hierarchy \"datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_hkh " "Found entity 1: abs_divider_hkh" {  } { { "db/abs_divider_hkh.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/abs_divider_hkh.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_hkh datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider " "Elaborating entity \"abs_divider_hkh\" for hierarchy \"datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\"" {  } { { "db/lpm_divide_2eu.tdf" "divider" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/lpm_divide_2eu.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_3ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_3ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_3ag " "Found entity 1: alt_u_div_3ag" {  } { { "db/alt_u_div_3ag.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/alt_u_div_3ag.tdf" 70 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_3ag datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider " "Elaborating entity \"alt_u_div_3ag\" for hierarchy \"datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\"" {  } { { "db/abs_divider_hkh.tdf" "divider" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/abs_divider_hkh.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_3p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_3p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_3p9 " "Found entity 1: lpm_abs_3p9" {  } { { "db/lpm_abs_3p9.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/lpm_abs_3p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_3p9 datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|lpm_abs_3p9:my_abs_den " "Elaborating entity \"lpm_abs_3p9\" for hierarchy \"datapath:dp\|integer_divider:int_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|lpm_abs_3p9:my_abs_den\"" {  } { { "db/abs_divider_hkh.tdf" "my_abs_den" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/abs_divider_hkh.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_parallel_adder datapath:dp\|integer_parallel_adder:int_parallel_add " "Elaborating entity \"integer_parallel_adder\" for hierarchy \"datapath:dp\|integer_parallel_adder:int_parallel_add\"" {  } { { "datapath.v" "int_parallel_add" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component\"" {  } { { "integer_parallel_adder.v" "parallel_add_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_parallel_adder.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component\"" {  } { { "integer_parallel_adder.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_parallel_adder.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component " "Instantiated megafunction \"datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 12 " "Parameter \"size\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 68 " "Parameter \"widthr\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459918697 ""}  } { { "integer_parallel_adder.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/integer_parallel_adder.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459918697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_pie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_pie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_pie " "Found entity 1: par_add_pie" {  } { { "db/par_add_pie.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/par_add_pie.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459918741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459918741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_pie datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component\|par_add_pie:auto_generated " "Elaborating entity \"par_add_pie\" for hierarchy \"datapath:dp\|integer_parallel_adder:int_parallel_add\|parallel_add:parallel_add_component\|par_add_pie:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_divider datapath:dp\|parallel_divider:pd " "Elaborating entity \"parallel_divider\" for hierarchy \"datapath:dp\|parallel_divider:pd\"" {  } { { "datapath.v" "pd" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459918764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_result_adjuster datapath:dp\|parallel_result_adjuster:parallel_res_adj " "Elaborating entity \"parallel_result_adjuster\" for hierarchy \"datapath:dp\|parallel_result_adjuster:parallel_res_adj\"" {  } { { "datapath.v" "parallel_res_adj" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919023 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "aeb\[11\] 0 parallel_result_adjuster.v(52) " "Net \"aeb\[11\]\" at parallel_result_adjuster.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "parallel_result_adjuster.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_result_adjuster.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739459919044 "|po_fpga|datapath:dp|parallel_result_adjuster:parallel_res_adj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequential_loader datapath:dp\|sequential_loader:seq_loader " "Elaborating entity \"sequential_loader\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\"" {  } { { "datapath.v" "seq_loader" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE " "Elaborating entity \"single_port_ram\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\"" {  } { { "sequential_loader.v" "result_point_ISMCE" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/sequential_loader.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\"" {  } { { "single_port_ram.v" "altsyncram_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/single_port_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\"" {  } { { "single_port_ram.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/single_port_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RSLT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RSLT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459919315 ""}  } { { "single_port_ram.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/single_port_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459919315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7rn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7rn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7rn1 " "Found entity 1: altsyncram_7rn1" {  } { { "db/altsyncram_7rn1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_7rn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459919353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459919353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7rn1 datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated " "Elaborating entity \"altsyncram_7rn1\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4e2 " "Found entity 1: altsyncram_m4e2" {  } { { "db/altsyncram_m4e2.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_m4e2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459919399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459919399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4e2 datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1 " "Elaborating entity \"altsyncram_m4e2\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1\"" {  } { { "db/altsyncram_7rn1.tdf" "altsyncram1" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_7rn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459919450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459919450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_m4e2.tdf" "decode4" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_m4e2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459919495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459919495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_m4e2.tdf" "rden_decode_a" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_m4e2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459919538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459919538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1\|mux_lfb:mux6 " "Elaborating entity \"mux_lfb\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|altsyncram_m4e2:altsyncram1\|mux_lfb:mux6\"" {  } { { "db/altsyncram_m4e2.tdf" "mux6" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_m4e2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459919539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7rn1.tdf" "mgl_prim2" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_7rn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7rn1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_7rn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1381190740 " "Parameter \"NODE_NAME\" = \"1381190740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920025 ""}  } { { "db/altsyncram_7rn1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_7rn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459920025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"datapath:dp\|sequential_loader:seq_loader\|single_port_ram:result_point_ISMCE\|altsyncram:altsyncram_component\|altsyncram_7rn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequential_sender sequential_sender:seq_sender " "Elaborating entity \"sequential_sender\" for hierarchy \"sequential_sender:seq_sender\"" {  } { { "po_fpga.v" "seq_sender" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_6bit_comparator sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp " "Elaborating entity \"unsigned_6bit_comparator\" for hierarchy \"sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\"" {  } { { "sequential_sender.v" "unsigned_6bit_comp" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/sequential_sender.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component\"" {  } { { "unsigned_6bit_comparator.v" "LPM_COMPARE_component" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/unsigned_6bit_comparator.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component\"" {  } { { "unsigned_6bit_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/unsigned_6bit_comparator.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920413 ""}  } { { "unsigned_6bit_comparator.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/unsigned_6bit_comparator.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459920413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_meg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_meg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_meg " "Found entity 1: cmpr_meg" {  } { { "db/cmpr_meg.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cmpr_meg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459920450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459920450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_meg sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component\|cmpr_meg:auto_generated " "Elaborating entity \"cmpr_meg\" for hierarchy \"sequential_sender:seq_sender\|unsigned_6bit_comparator:unsigned_6bit_comp\|lpm_compare:LPM_COMPARE_component\|cmpr_meg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio parallel_hps_single_pio:parallelhps " "Elaborating entity \"parallel_hps_single_pio\" for hierarchy \"parallel_hps_single_pio:parallelhps\"" {  } { { "po_fpga.v" "parallelhps" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_hps_0 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0 " "Elaborating entity \"parallel_hps_single_pio_hps_0\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\"" {  } { { "parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" "hps_0" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_hps_0_fpga_interfaces parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"parallel_hps_single_pio_hps_0_fpga_interfaces\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v" "fpga_interfaces" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_hps_0_hps_io parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io " "Elaborating entity \"parallel_hps_single_pio_hps_0_hps_io\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v" "hps_io" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_hps_0_hps_io_border parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border " "Elaborating entity \"parallel_hps_single_pio_hps_0_hps_io_border\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io.v" "border" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_hps_0_hps_io_border.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459920542 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739459920542 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920547 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459920549 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920581 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1739459920583 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739459920584 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739459920588 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739459920588 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459920649 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739459920649 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920656 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739459920662 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459920816 ""}  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459920816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459920855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459920855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459920999 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1739459921001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739459921039 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739459921039 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739459921039 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739459921039 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739459921039 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739459921039 "|po_fpga|parallel_hps_single_pio:parallelhps|parallel_hps_single_pio_hps_0:hps_0|parallel_hps_single_pio_hps_0_hps_io:hps_io|parallel_hps_single_pio_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_hps_0:hps_0\|parallel_hps_single_pio_hps_0_hps_io:hps_io\|parallel_hps_single_pio_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_pio_0 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_pio_0:pio_0 " "Elaborating entity \"parallel_hps_single_pio_pio_0\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_pio_0:pio_0\"" {  } { { "parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" "pio_0" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_pio_1 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_pio_1:pio_1 " "Elaborating entity \"parallel_hps_single_pio_pio_1\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_pio_1:pio_1\"" {  } { { "parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" "pio_1" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\"" {  } { { "parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" "mm_interconnect_0" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "pio_0_s1_agent" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "pio_0_s1_agent_rdata_fifo" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_router parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router:router " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_router\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router:router\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "router" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_router_default_decode parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router:router\|parallel_hps_single_pio_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_router_default_decode\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router:router\|parallel_hps_single_pio_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_router_002 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_router_002\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router_002:router_002\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "router_002" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_router_002_default_decode parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router_002:router_002\|parallel_hps_single_pio_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_router_002_default_decode\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_router_002:router_002\|parallel_hps_single_pio_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_cmd_demux parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_cmd_demux\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_cmd_mux parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_cmd_mux\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_rsp_demux parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_rsp_demux\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_rsp_mux parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_rsp_mux\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"parallel_hps_single_pio:parallelhps\|parallel_hps_single_pio_mm_interconnect_0:mm_interconnect_0\|parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/parallel_hps_single_pio_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller parallel_hps_single_pio:parallelhps\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"parallel_hps_single_pio:parallelhps\|altera_reset_controller:rst_controller\"" {  } { { "parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" "rst_controller" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/parallel_hps_single_pio.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer parallel_hps_single_pio:parallelhps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"parallel_hps_single_pio:parallelhps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer parallel_hps_single_pio:parallelhps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"parallel_hps_single_pio:parallelhps\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/parallel_hps_single_pio/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459921863 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739459925174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.13.18:18:48 Progress: Loading sld22a2325b/alt_sld_fab_wrapper_hw.tcl " "2025.02.13.18:18:48 Progress: Loading sld22a2325b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459928145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459930493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459930597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459934237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459934331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459934424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459934536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459934541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459934542 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739459935243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22a2325b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22a2325b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld22a2325b/alt_sld_fab.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ip/sld22a2325b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459935434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459935434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459935503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459935503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459935517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459935517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459935567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459935567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459935642 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459935642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459935642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/ip/sld22a2325b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459935693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459935693 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1472 " "Ignored 1472 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1472 " "Ignored 1472 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1739459939393 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1739459939393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459946802 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_0 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946984 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_1 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946985 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_0 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946985 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_1 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946985 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_0 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946986 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_1 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946986 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_0 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946986 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_1 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946987 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_0 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946987 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_1 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946987 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_0 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946987 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_1 " "Inferred dual-clock RAM node \"datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739459946988 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|prime_diagonals " "RAM logic \"datapath:dp\|prime_diagonals\" is uninferred due to asynchronous read logic" {  } { { "datapath.v" "prime_diagonals" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 126 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1739459946992 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1739459946992 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram0_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram0_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory0_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram0_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram0_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram1_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram1_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory1_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram1_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram1_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram2_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram2_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory2_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram2_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram2_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram3_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram3_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory3_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram3_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram3_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram4_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram4_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory4_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram4_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram4_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram5_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram5_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|ram_module:ram_module_input_array\|memory5_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram5_ram_module_1be7c081.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram5_ram_module_1be7c081.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|dual_port_ram:input_array\|mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|dual_port_ram:input_array\|mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|dual_port_ram:input_array\|mem_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|dual_port_ram:input_array\|mem_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif " "Parameter INIT_FILE set to db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|DFF_num_sign_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|DFF_num_sign_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 39 " "Parameter WIDTH set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 27 " "Parameter WIDTH set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 38 " "Parameter WIDTH set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 39 " "Parameter WIDTH set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 27 " "Parameter WIDTH set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_6 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_6\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 38 " "Parameter WIDTH set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_7 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_7\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 39 " "Parameter WIDTH set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_8 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_8\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 27 " "Parameter WIDTH set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_9 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|DFFNumerator_rtl_9\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 38 " "Parameter WIDTH set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962622 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739459962622 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult3~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult3~mult_h_mult_l_mult_hlmacmult\"" {  } { { "datapath.v" "Mult3~mult_h_mult_l_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 584 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult2~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult2~mult_h_mult_l_mult_hlmacmult\"" {  } { { "datapath.v" "Mult2~mult_h_mult_l_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 583 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult1~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult1~mult_h_mult_l_mult_hlmacmult\"" {  } { { "datapath.v" "Mult1~mult_h_mult_l_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 582 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult0~mult_h_mult_l_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult0~mult_h_mult_l_mult_hlmacmult\"" {  } { { "datapath.v" "Mult0~mult_h_mult_l_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 581 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult3~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult3~mult_l_mult_h_mult_hlmacmult\"" {  } { { "datapath.v" "Mult3~mult_l_mult_h_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 584 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult2~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult2~mult_l_mult_h_mult_hlmacmult\"" {  } { { "datapath.v" "Mult2~mult_l_mult_h_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 583 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult1~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult1~mult_l_mult_h_mult_hlmacmult\"" {  } { { "datapath.v" "Mult1~mult_l_mult_h_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 582 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:dp\|Mult0~mult_l_mult_h_mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:dp\|Mult0~mult_l_mult_h_mult_hlmacmult\"" {  } { { "datapath.v" "Mult0~mult_l_mult_h_mult_hlmacmult" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/datapath.v" 581 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459962631 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739459962631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory0_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459962672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory0_rtl_0 " "Instantiated megafunction \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/po_fpga.ram0_ram_module_1be7c081.hdl.mif " "Parameter \"INIT_FILE\" = \"db/po_fpga.ram0_ram_module_1be7c081.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962673 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459962673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0p1 " "Found entity 1: altsyncram_d0p1" {  } { { "db/altsyncram_d0p1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_d0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459962722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459962722 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459962730 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459962731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory1_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459962804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory1_rtl_0 " "Instantiated megafunction \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/po_fpga.ram1_ram_module_1be7c081.hdl.mif " "Parameter \"INIT_FILE\" = \"db/po_fpga.ram1_ram_module_1be7c081.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962805 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459962805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0p1 " "Found entity 1: altsyncram_e0p1" {  } { { "db/altsyncram_e0p1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_e0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459962853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459962853 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram1_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram1_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459962860 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram1_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram1_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459962861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory2_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459962933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory2_rtl_0 " "Instantiated megafunction \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/po_fpga.ram2_ram_module_1be7c081.hdl.mif " "Parameter \"INIT_FILE\" = \"db/po_fpga.ram2_ram_module_1be7c081.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459962933 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459962933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0p1 " "Found entity 1: altsyncram_f0p1" {  } { { "db/altsyncram_f0p1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_f0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459962982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459962982 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram2_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram2_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459962990 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram2_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram2_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459962991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory3_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459963065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory3_rtl_0 " "Instantiated megafunction \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/po_fpga.ram3_ram_module_1be7c081.hdl.mif " "Parameter \"INIT_FILE\" = \"db/po_fpga.ram3_ram_module_1be7c081.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963065 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459963065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0p1 " "Found entity 1: altsyncram_g0p1" {  } { { "db/altsyncram_g0p1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_g0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963113 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram3_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram3_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963120 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram3_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram3_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory4_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory4_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459963202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory4_rtl_0 " "Instantiated megafunction \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory4_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/po_fpga.ram4_ram_module_1be7c081.hdl.mif " "Parameter \"INIT_FILE\" = \"db/po_fpga.ram4_ram_module_1be7c081.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459963203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0p1 " "Found entity 1: altsyncram_h0p1" {  } { { "db/altsyncram_h0p1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_h0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963251 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram4_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram4_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963259 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram4_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram4_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory5_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459963334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory5_rtl_0 " "Instantiated megafunction \"datapath:dp\|ram_module:ram_module_input_array\|altsyncram:memory5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/po_fpga.ram5_ram_module_1be7c081.hdl.mif " "Parameter \"INIT_FILE\" = \"db/po_fpga.ram5_ram_module_1be7c081.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963334 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459963334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0p1 " "Found entity 1: altsyncram_i0p1" {  } { { "db/altsyncram_i0p1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_i0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963383 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram5_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram5_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963390 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram5_ram_module_1be7c081.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram5_ram_module_1be7c081.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|dual_port_ram:input_array\|altsyncram:mem_array_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|dual_port_ram:input_array\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459963464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|dual_port_ram:input_array\|altsyncram:mem_array_rtl_0 " "Instantiated megafunction \"datapath:dp\|dual_port_ram:input_array\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif " "Parameter \"INIT_FILE\" = \"db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963464 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459963464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3es1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3es1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3es1 " "Found entity 1: altsyncram_3es1" {  } { { "db/altsyncram_3es1.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_3es1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963512 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963519 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/po_fpga.ram0_dual_port_ram_e5e0e564.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1739459963520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459963670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963670 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459963670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r321 " "Found entity 1: shift_taps_r321" {  } { { "db/shift_taps_r321.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_r321.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ju91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ju91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ju91 " "Found entity 1: altsyncram_ju91" {  } { { "db/altsyncram_ju91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_ju91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ajf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ajf " "Found entity 1: cntr_ajf" {  } { { "db/cntr_ajf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_ajf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_1 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459963906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_1 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 39 " "Parameter \"WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459963906 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459963906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1421 " "Found entity 1: shift_taps_1421" {  } { { "db/shift_taps_1421.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_1421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vu91 " "Found entity 1: altsyncram_vu91" {  } { { "db/altsyncram_vu91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_vu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459963991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459963991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_9jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_2 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459964113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_2 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 27 " "Parameter \"WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459964113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t321 " "Found entity 1: shift_taps_t321" {  } { { "db/shift_taps_t321.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_t321.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu91 " "Found entity 1: altsyncram_nu91" {  } { { "db/altsyncram_nu91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_nu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8jf " "Found entity 1: cntr_8jf" {  } { { "db/cntr_8jf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_8jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_3 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459964314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_3 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 38 " "Parameter \"WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964314 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459964314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n221 " "Found entity 1: shift_taps_n221" {  } { { "db/shift_taps_n221.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_n221.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_bs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_0if.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_4 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459964519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_4 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 39 " "Parameter \"WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964519 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459964519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o221 " "Found entity 1: shift_taps_o221" {  } { { "db/shift_taps_o221.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_o221.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9s91 " "Found entity 1: altsyncram_9s91" {  } { { "db/altsyncram_9s91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_9s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_5 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459964749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_5 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 27 " "Parameter \"WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964749 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459964749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_j221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_j221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_j221 " "Found entity 1: shift_taps_j221" {  } { { "db/shift_taps_j221.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_j221.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s91 " "Found entity 1: altsyncram_1s91" {  } { { "db/altsyncram_1s91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_1s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_thf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459964921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459964921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_6 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459964987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_6 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 38 " "Parameter \"WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459964987 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459964987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k221 " "Found entity 1: shift_taps_k221" {  } { { "db/shift_taps_k221.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_k221.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s91 " "Found entity 1: altsyncram_3s91" {  } { { "db/altsyncram_3s91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_3s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_7 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459965207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_7 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 39 " "Parameter \"WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965207 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459965207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_l221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_l221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_l221 " "Found entity 1: shift_taps_l221" {  } { { "db/shift_taps_l221.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_l221.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s91 " "Found entity 1: altsyncram_4s91" {  } { { "db/altsyncram_4s91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_4s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_8 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459965419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_8 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 27 " "Parameter \"WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459965419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g221 " "Found entity 1: shift_taps_g221" {  } { { "db/shift_taps_g221.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_g221.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr91 " "Found entity 1: altsyncram_pr91" {  } { { "db/altsyncram_pr91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_pr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_9 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459965617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_9 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|alt_u_div_3ag:divider\|altshift_taps:DFFNumerator_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 38 " "Parameter \"WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965617 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459965617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h221 " "Found entity 1: shift_taps_h221" {  } { { "db/shift_taps_h221.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_h221.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr91 " "Found entity 1: altsyncram_rr91" {  } { { "db/altsyncram_rr91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_rr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|altshift_taps:DFF_num_sign_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|altshift_taps:DFF_num_sign_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459965860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|altshift_taps:DFF_num_sign_rtl_0 " "Instantiated megafunction \"datapath:dp\|parallel_divider:pd\|integer_divider:divider10\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_2eu:auto_generated\|abs_divider_hkh:divider\|altshift_taps:DFF_num_sign_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459965860 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459965860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u321 " "Found entity 1: shift_taps_u321" {  } { { "db/shift_taps_u321.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/shift_taps_u321.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ku91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ku91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ku91 " "Found entity 1: altsyncram_ku91" {  } { { "db/altsyncram_ku91.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/altsyncram_ku91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjf " "Found entity 1: cntr_bjf" {  } { { "db/cntr_bjf.tdf" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/cntr_bjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459965988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459965988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|lpm_mult:Mult3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739459966011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|lpm_mult:Mult3_rtl_0 " "Instantiated megafunction \"datapath:dp\|lpm_mult:Mult3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739459966011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739459966011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2l01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2l01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2l01 " "Found entity 1: mult_2l01" {  } { { "db/mult_2l01.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/db/mult_2l01.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739459966050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739459966050 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739459967056 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "352 " "Ignored 352 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "352 " "Ignored 352 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 2 1739459974271 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 2 1739459974271 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P~synth " "Node \"HPS_DDR3_DQS_P~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N~synth " "Node \"HPS_DDR3_DQS_N~synth\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739459988077 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1739459988077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739459988079 "|po_fpga|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739459988079 "|po_fpga|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739459988079 "|po_fpga|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739459988079 "|po_fpga|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739459988079 "|po_fpga|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739459988079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3429 " "3429 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739459999636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "parallel_hps_single_pio_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"parallel_hps_single_pio_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739460001043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.map.smsg " "Generated suppressed messages file D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739460001846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "24 0 1 0 0 " "Adding 24 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739460155691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739460155691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739460158869 "|po_fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739460158869 "|po_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739460158869 "|po_fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739460158869 "|po_fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "po_fpga.v" "" { Text "D:/QuartusProjects/26_warning_original_DE1_SOC_valid_cleaning/po_fpga.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739460158869 "|po_fpga|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739460158869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47543 " "Implemented 47543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739460158979 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739460158979 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1739460158979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45850 " "Implemented 45850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739460158979 ""} { "Info" "ICUT_CUT_TM_RAMS" "1251 " "Implemented 1251 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739460158979 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1739460158979 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1739460158979 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1739460158979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739460158979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5732 " "Peak virtual memory: 5732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739460159206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 18:22:39 2025 " "Processing ended: Thu Feb 13 18:22:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739460159206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:18 " "Elapsed time: 00:04:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739460159206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:46 " "Total CPU time (on all processors): 00:05:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739460159206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739460159206 ""}
