Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May  1 13:47:49 2025
| Host         : Arnaud-Hugo-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.233        0.000                      0                 8024        0.020        0.000                      0                 8024        3.500        0.000                       0                  3227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.233        0.000                      0                 8024        0.020        0.000                      0                 8024        3.500        0.000                       0                  3227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.962ns (16.159%)  route 4.991ns (83.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.289    12.083    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X40Y68         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.469    13.233    design_1_i/uart_top_0/inst/iClk
    SLICE_X40Y68         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[19]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205    13.316    design_1_i/uart_top_0/inst/rRes_reg[19]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.962ns (16.159%)  route 4.991ns (83.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.289    12.083    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X40Y68         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.469    13.233    design_1_i/uart_top_0/inst/iClk
    SLICE_X40Y68         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[27]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205    13.316    design_1_i/uart_top_0/inst/rRes_reg[27]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.962ns (16.159%)  route 4.991ns (83.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.289    12.083    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X40Y68         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.469    13.233    design_1_i/uart_top_0/inst/iClk
    SLICE_X40Y68         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[35]/C
                         clock pessimism              0.323    13.556    
                         clock uncertainty           -0.035    13.521    
    SLICE_X40Y68         FDRE (Setup_fdre_C_CE)      -0.205    13.316    design_1_i/uart_top_0/inst/rRes_reg[35]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 0.962ns (16.221%)  route 4.968ns (83.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.266    12.060    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.468    13.232    design_1_i/uart_top_0/inst/iClk
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[66]/C
                         clock pessimism              0.323    13.555    
                         clock uncertainty           -0.035    13.520    
    SLICE_X43Y70         FDRE (Setup_fdre_C_CE)      -0.205    13.315    design_1_i/uart_top_0/inst/rRes_reg[66]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 0.962ns (16.221%)  route 4.968ns (83.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.266    12.060    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.468    13.232    design_1_i/uart_top_0/inst/iClk
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[74]/C
                         clock pessimism              0.323    13.555    
                         clock uncertainty           -0.035    13.520    
    SLICE_X43Y70         FDRE (Setup_fdre_C_CE)      -0.205    13.315    design_1_i/uart_top_0/inst/rRes_reg[74]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 0.962ns (16.221%)  route 4.968ns (83.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.266    12.060    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.468    13.232    design_1_i/uart_top_0/inst/iClk
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[82]/C
                         clock pessimism              0.323    13.555    
                         clock uncertainty           -0.035    13.520    
    SLICE_X43Y70         FDRE (Setup_fdre_C_CE)      -0.205    13.315    design_1_i/uart_top_0/inst/rRes_reg[82]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 0.962ns (16.221%)  route 4.968ns (83.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.266    12.060    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.468    13.232    design_1_i/uart_top_0/inst/iClk
    SLICE_X43Y70         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[90]/C
                         clock pessimism              0.323    13.555    
                         clock uncertainty           -0.035    13.520    
    SLICE_X43Y70         FDRE (Setup_fdre_C_CE)      -0.205    13.315    design_1_i/uart_top_0/inst/rRes_reg[90]
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.962ns (16.242%)  route 4.961ns (83.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.258    12.053    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X44Y71         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.466    13.230    design_1_i/uart_top_0/inst/iClk
    SLICE_X44Y71         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[106]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    13.313    design_1_i/uart_top_0/inst/rRes_reg[106]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[114]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.962ns (16.242%)  route 4.961ns (83.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.258    12.053    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X44Y71         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[114]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.466    13.230    design_1_i/uart_top_0/inst/iClk
    SLICE_X44Y71         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[114]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    13.313    design_1_i/uart_top_0/inst/rRes_reg[114]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rRes_reg[122]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.962ns (16.242%)  route 4.961ns (83.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X112Y142       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=1366, routed)        3.269     9.917    design_1_i/uart_top_0/inst/UART_TX_INST/iRst
    SLICE_X43Y83         LUT5 (Prop_lut5_I1_O)        0.118    10.035 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4/O
                         net (fo=1, routed)           0.433    10.468    design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.326    10.794 r  design_1_i/uart_top_0/inst/UART_TX_INST/rRes[519]_i_1/O
                         net (fo=520, routed)         1.258    12.053    design_1_i/uart_top_0/inst/UART_TX_INST_n_0
    SLICE_X44Y71         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        1.466    13.230    design_1_i/uart_top_0/inst/iClk
    SLICE_X44Y71         FDRE                                         r  design_1_i/uart_top_0/inst/rRes_reg[122]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X44Y71         FDRE (Setup_fdre_C_CE)      -0.205    13.313    design_1_i/uart_top_0/inst/rRes_reg[122]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  1.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[273]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.265%)  route 0.192ns (50.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.539     1.625    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X53Y75         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[289]/Q
                         net (fo=1, routed)           0.192     1.958    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[289]
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.003 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[273]_i_1/O
                         net (fo=1, routed)           0.000     2.003    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[273]
    SLICE_X49Y76         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[273]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.809     2.151    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y76         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[273]/C
                         clock pessimism             -0.261     1.890    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.092     1.982    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[273]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.559%)  route 0.181ns (46.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.543     1.629    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.793 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[105]/Q
                         net (fo=1, routed)           0.181     1.974    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[105]
    SLICE_X49Y80         LUT5 (Prop_lut5_I3_O)        0.045     2.019 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[89]_i_1/O
                         net (fo=1, routed)           0.000     2.019    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[89]
    SLICE_X49Y80         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.814     2.156    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y80         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[89]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092     1.987    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.133%)  route 0.192ns (47.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.551     1.637    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[102]/Q
                         net (fo=1, routed)           0.192     1.993    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[102]
    SLICE_X48Y88         LUT5 (Prop_lut5_I3_O)        0.045     2.038 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[86]_i_1/O
                         net (fo=1, routed)           0.000     2.038    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[86]
    SLICE_X48Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.822     2.164    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[86]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092     1.995    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.462%)  route 0.214ns (50.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.548     1.634    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y80         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  design_1_i/uart_top_0/inst/rA_reg[105]/Q
                         net (fo=2, routed)           0.214     2.012    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[105]
    SLICE_X50Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.057 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[105]_i_1/O
                         net (fo=1, routed)           0.000     2.057    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[105]
    SLICE_X50Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.809     2.151    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[105]/C
                         clock pessimism             -0.261     1.890    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120     2.010    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[105]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.101%)  route 0.200ns (48.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.549     1.635    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[51]/Q
                         net (fo=1, routed)           0.200     1.999    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[51]
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.045     2.044 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[35]_i_1/O
                         net (fo=1, routed)           0.000     2.044    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[35]
    SLICE_X47Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.820     2.162    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X47Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[35]/C
                         clock pessimism             -0.261     1.901    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.091     1.992    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[362]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[370]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.435%)  route 0.217ns (60.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.555     1.641    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y95         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[362]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_1_i/uart_top_0/inst/rB_reg[362]/Q
                         net (fo=2, routed)           0.217     1.999    design_1_i/uart_top_0/inst/rB_reg_n_0_[362]
    SLICE_X51Y92         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[370]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.819     2.161    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y92         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[370]/C
                         clock pessimism             -0.261     1.900    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.046     1.946    design_1_i/uart_top_0/inst/rB_reg[370]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.227ns (50.788%)  route 0.220ns (49.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.548     1.634    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.128     1.762 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=100, routed)         0.220     1.982    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X46Y85         LUT5 (Prop_lut5_I2_O)        0.099     2.081 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.081    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[2]
    SLICE_X46Y85         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.819     2.161    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y85         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[2]/C
                         clock pessimism             -0.261     1.900    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.120     2.020    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[345]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.396%)  route 0.233ns (55.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.540     1.626    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y73         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[345]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[345]/Q
                         net (fo=1, routed)           0.233     2.000    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[345]
    SLICE_X49Y74         LUT5 (Prop_lut5_I3_O)        0.045     2.045 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[329]_i_1/O
                         net (fo=1, routed)           0.000     2.045    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[329]
    SLICE_X49Y74         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.808     2.150    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y74         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[329]/C
                         clock pessimism             -0.261     1.889    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.091     1.980    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[329]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.608%)  route 0.240ns (59.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.548     1.634    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y84         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  design_1_i/uart_top_0/inst/rA_reg[30]/Q
                         net (fo=2, routed)           0.240     2.038    design_1_i/uart_top_0/inst/rA_reg_n_0_[30]
    SLICE_X49Y82         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.816     2.158    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y82         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[38]/C
                         clock pessimism             -0.261     1.897    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.072     1.969    design_1_i/uart_top_0/inst/rA_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.583%)  route 0.232ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.548     1.634    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y81         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.128     1.762 r  design_1_i/uart_top_0/inst/rA_reg[54]/Q
                         net (fo=2, routed)           0.232     1.994    design_1_i/uart_top_0/inst/rA_reg_n_0_[54]
    SLICE_X52Y81         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3226, routed)        0.811     2.153    design_1_i/uart_top_0/inst/iClk
    SLICE_X52Y81         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[62]/C
                         clock pessimism             -0.261     1.892    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.023     1.915    design_1_i/uart_top_0/inst/rA_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y145  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X52Y74    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[330]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[326]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[333]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[334]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y81    design_1_i/uart_top_0/inst/rRes_reg[335]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y81    design_1_i/uart_top_0/inst/rRes_reg[341]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y81    design_1_i/uart_top_0/inst/rRes_reg[342]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y81    design_1_i/uart_top_0/inst/rRes_reg[343]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y81    design_1_i/uart_top_0/inst/rRes_reg[349]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y81    design_1_i/uart_top_0/inst/rRes_reg[350]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y141  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



