{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646963407979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646963407979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 19:50:07 2022 " "Processing started: Thu Mar 10 19:50:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646963407979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646963407979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646963407979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646963408094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646963408095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C UART.v(26) " "Verilog HDL Declaration information at UART.v(26): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1646963413351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 6 6 " "Found 6 design units, including 6 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646963413355 ""} { "Info" "ISGN_ENTITY_NAME" "2 downCounter " "Found entity 2: downCounter" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646963413355 ""} { "Info" "ISGN_ENTITY_NAME" "3 clockdiv " "Found entity 3: clockdiv" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646963413355 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD " "Found entity 4: BCD" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646963413355 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_tx " "Found entity 5: uart_tx" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646963413355 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_rx " "Found entity 6: uart_rx" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646963413355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646963413355 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(256) " "Verilog HDL Parameter Declaration warning at UART.v(256): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 256 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413355 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(257) " "Verilog HDL Parameter Declaration warning at UART.v(257): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 257 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(258) " "Verilog HDL Parameter Declaration warning at UART.v(258): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 258 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(259) " "Verilog HDL Parameter Declaration warning at UART.v(259): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 259 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx UART.v(260) " "Verilog HDL Parameter Declaration warning at UART.v(260): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 260 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(102) " "Verilog HDL Parameter Declaration warning at UART.v(102): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 102 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(103) " "Verilog HDL Parameter Declaration warning at UART.v(103): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(104) " "Verilog HDL Parameter Declaration warning at UART.v(104): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 104 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(105) " "Verilog HDL Parameter Declaration warning at UART.v(105): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx UART.v(106) " "Verilog HDL Parameter Declaration warning at UART.v(106): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1646963413356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646963413382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdiv clockdiv:cd_2 " "Elaborating entity \"clockdiv\" for hierarchy \"clockdiv:cd_2\"" {  } { { "UART.v" "cd_2" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646963413384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 UART.v(48) " "Verilog HDL assignment warning at UART.v(48): truncated value with size 32 to match size of target (27)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413384 "|UART|clockdiv:cd_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounter downCounter:c " "Elaborating entity \"downCounter\" for hierarchy \"downCounter:c\"" {  } { { "UART.v" "c" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646963413385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413385 "|UART|downCounter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:r " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:r\"" {  } { { "UART.v" "r" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646963413385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(314) " "Verilog HDL assignment warning at UART.v(314): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413386 "|UART|uart_rx:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(328) " "Verilog HDL assignment warning at UART.v(328): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413386 "|UART|uart_rx:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART.v(339) " "Verilog HDL assignment warning at UART.v(339): truncated value with size 32 to match size of target (3)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413386 "|UART|uart_rx:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(360) " "Verilog HDL assignment warning at UART.v(360): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413386 "|UART|uart_rx:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:t " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:t\"" {  } { { "UART.v" "t" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646963413386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(146) " "Verilog HDL assignment warning at UART.v(146): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413387 "|UART|uart_tx:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(167) " "Verilog HDL assignment warning at UART.v(167): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413387 "|UART|uart_tx:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART.v(177) " "Verilog HDL assignment warning at UART.v(177): truncated value with size 32 to match size of target (3)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413387 "|UART|uart_tx:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(200) " "Verilog HDL assignment warning at UART.v(200): truncated value with size 32 to match size of target (8)" {  } { { "UART.v" "" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646963413387 "|UART|uart_tx:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:A " "Elaborating entity \"BCD\" for hierarchy \"BCD:A\"" {  } { { "UART.v" "A" { Text "/home/paok/Documents/Verilog_Labs/UART/UART.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646963413387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/paok/Documents/Verilog_Labs/UART/output_files/UART.map.smsg " "Generated suppressed messages file /home/paok/Documents/Verilog_Labs/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1646963413415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646963413418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 19:50:13 2022 " "Processing ended: Thu Mar 10 19:50:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646963413418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646963413418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646963413418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646963413418 ""}
