v1.1 (Rev.1)
    * optimized vector widths 
    * fixed clock duration counting
    * Fixed issue with starting receive
    * Add various modes for using/unusing output fifo
    * Changed polarity for rx part

v1.0 (Rev.4)
    * Fixed reset subsystem

v1.0 (Rev.3)
    * Fixed issue for rx part of uart : before this changes only 32 bit data width supported

v1.0 (Rev.2)
    * Changed reset polarity to active_low
    * Changed name reset to aresetn
    * Changed name clk to aclk

v1.0 (Rev.1)
    * First release
    * Support various speeds 
    * Support various data width for AXI
    * Support AXI-Stream
    * No configuration