<stg><name>neural_network</name>


<trans_list>

<trans id="6502" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6503" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6504" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6505" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6506" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6507" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6508" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6509" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6510" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6511" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6512" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6513" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6514" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6515" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6516" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6517" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6518" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6519" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6520" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6521" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6522" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6523" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6524" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6525" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6526" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6527" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6528" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6529" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6530" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6531" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6532" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6533" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6534" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6535" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6536" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6537" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6538" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6539" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6540" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6541" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6542" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6543" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6544" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6545" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6546" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6547" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6548" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6549" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6550" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6551" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6552" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6553" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6554" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6555" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6556" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6557" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6558" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6559" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6560" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6561" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6562" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6563" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6564" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6565" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6566" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6567" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6568" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6569" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6570" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:162 %input_5_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_5

]]></Node>
<StgValue><ssdm name="input_5_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="23" op_0_bw="16">
<![CDATA[
entry:165 %sext_ln72_2 = sext i16 %input_5_read

]]></Node>
<StgValue><ssdm name="sext_ln72_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:167 %input_10_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_10

]]></Node>
<StgValue><ssdm name="input_10_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:174 %input_12_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_12

]]></Node>
<StgValue><ssdm name="input_12_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:181 %input_17_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_17

]]></Node>
<StgValue><ssdm name="input_17_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:190 %input_18_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_18

]]></Node>
<StgValue><ssdm name="input_18_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:205 %input_39_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_39

]]></Node>
<StgValue><ssdm name="input_39_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:211 %input_41_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_41

]]></Node>
<StgValue><ssdm name="input_41_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:225 %input_4_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_4

]]></Node>
<StgValue><ssdm name="input_4_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="16">
<![CDATA[
entry:226 %sext_ln72_22 = sext i16 %input_4_read

]]></Node>
<StgValue><ssdm name="sext_ln72_22"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="23" op_0_bw="16">
<![CDATA[
entry:228 %sext_ln72_24 = sext i16 %input_4_read

]]></Node>
<StgValue><ssdm name="sext_ln72_24"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:235 %mul_ln72_6 = mul i23 %sext_ln72_2, i23 8388563

]]></Node>
<StgValue><ssdm name="mul_ln72_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:239 %input_6_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_6

]]></Node>
<StgValue><ssdm name="input_6_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="16">
<![CDATA[
entry:240 %sext_ln72_28 = sext i16 %input_6_read

]]></Node>
<StgValue><ssdm name="sext_ln72_28"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:252 %input_11_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_11

]]></Node>
<StgValue><ssdm name="input_11_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="23" op_0_bw="16">
<![CDATA[
entry:253 %sext_ln72_34 = sext i16 %input_11_read

]]></Node>
<StgValue><ssdm name="sext_ln72_34"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:266 %input_14_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_14

]]></Node>
<StgValue><ssdm name="input_14_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:274 %input_16_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_16

]]></Node>
<StgValue><ssdm name="input_16_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:284 %input_21_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_21

]]></Node>
<StgValue><ssdm name="input_21_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:294 %input_22_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_22

]]></Node>
<StgValue><ssdm name="input_22_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:310 %input_23_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_23

]]></Node>
<StgValue><ssdm name="input_23_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:321 %input_26_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_26

]]></Node>
<StgValue><ssdm name="input_26_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:330 %input_28_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_28

]]></Node>
<StgValue><ssdm name="input_28_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:339 %input_30_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_30

]]></Node>
<StgValue><ssdm name="input_30_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:349 %input_31_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_31

]]></Node>
<StgValue><ssdm name="input_31_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:362 %input_32_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_32

]]></Node>
<StgValue><ssdm name="input_32_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:377 %input_36_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_36

]]></Node>
<StgValue><ssdm name="input_36_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:392 %input_38_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_38

]]></Node>
<StgValue><ssdm name="input_38_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:407 %input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0

]]></Node>
<StgValue><ssdm name="input_0_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:428 %input_20_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_20

]]></Node>
<StgValue><ssdm name="input_20_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:441 %input_27_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_27

]]></Node>
<StgValue><ssdm name="input_27_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:450 %input_35_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_35

]]></Node>
<StgValue><ssdm name="input_35_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:460 %input_37_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_37

]]></Node>
<StgValue><ssdm name="input_37_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:477 %input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2

]]></Node>
<StgValue><ssdm name="input_2_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="22" op_0_bw="16">
<![CDATA[
entry:478 %sext_ln72_128 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln72_128"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="16">
<![CDATA[
entry:480 %sext_ln72_130 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln72_130"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:482 %input_7_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_7

]]></Node>
<StgValue><ssdm name="input_7_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="16">
<![CDATA[
entry:484 %sext_ln72_132 = sext i16 %input_7_read

]]></Node>
<StgValue><ssdm name="sext_ln72_132"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:487 %mul_ln72_21 = mul i24 %sext_ln72_132, i24 2411

]]></Node>
<StgValue><ssdm name="mul_ln72_21"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:489 %input_13_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_13

]]></Node>
<StgValue><ssdm name="input_13_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:517 %input_25_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_25

]]></Node>
<StgValue><ssdm name="input_25_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:571 %input_24_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_24

]]></Node>
<StgValue><ssdm name="input_24_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:676 %input_42_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_42

]]></Node>
<StgValue><ssdm name="input_42_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:691 %mul_ln72_53 = mul i23 %sext_ln72_34, i23 8388563

]]></Node>
<StgValue><ssdm name="mul_ln72_53"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:700 %input_15_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_15

]]></Node>
<StgValue><ssdm name="input_15_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:711 %input_19_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_19

]]></Node>
<StgValue><ssdm name="input_19_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:744 %input_33_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_33

]]></Node>
<StgValue><ssdm name="input_33_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:752 %input_34_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_34

]]></Node>
<StgValue><ssdm name="input_34_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:776 %mul_ln72_67 = mul i24 %sext_ln72_28, i24 1257

]]></Node>
<StgValue><ssdm name="mul_ln72_67"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:778 %input_8_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_8

]]></Node>
<StgValue><ssdm name="input_8_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:880 %input_40_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_40

]]></Node>
<StgValue><ssdm name="input_40_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:908 %input_29_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_29

]]></Node>
<StgValue><ssdm name="input_29_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:925 %input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1

]]></Node>
<StgValue><ssdm name="input_1_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="24" op_0_bw="16">
<![CDATA[
entry:926 %sext_ln72_193 = sext i16 %input_1_read

]]></Node>
<StgValue><ssdm name="sext_ln72_193"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:975 %tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %input_0_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:978 %mul_ln72_101 = mul i24 %sext_ln72_130, i24 418

]]></Node>
<StgValue><ssdm name="mul_ln72_101"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="13" op_0_bw="16">
<![CDATA[
entry:1031 %trunc_ln72 = trunc i16 %input_39_read

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="15" op_0_bw="16">
<![CDATA[
entry:1033 %trunc_ln72_20 = trunc i16 %input_39_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_20"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="15" op_0_bw="16">
<![CDATA[
entry:1043 %trunc_ln72_21 = trunc i16 %input_42_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_21"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1058 %mul_ln72_114 = mul i23 %sext_ln72_34, i23 8388557

]]></Node>
<StgValue><ssdm name="mul_ln72_114"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1185 %input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3

]]></Node>
<StgValue><ssdm name="input_3_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="24" op_0_bw="16">
<![CDATA[
entry:1186 %sext_ln72_215 = sext i16 %input_3_read

]]></Node>
<StgValue><ssdm name="sext_ln72_215"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="22" op_0_bw="16">
<![CDATA[
entry:1187 %sext_ln72_216 = sext i16 %input_3_read

]]></Node>
<StgValue><ssdm name="sext_ln72_216"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1293 %mul_ln72_155 = mul i24 %sext_ln72_193, i24 16776697

]]></Node>
<StgValue><ssdm name="mul_ln72_155"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1301 %input_9_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_9

]]></Node>
<StgValue><ssdm name="input_9_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="24" op_0_bw="16">
<![CDATA[
entry:1302 %sext_ln72_226 = sext i16 %input_9_read

]]></Node>
<StgValue><ssdm name="sext_ln72_226"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1351 %mul_ln72_165 = mul i24 %sext_ln72_22, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_165"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1474 %mul_ln72_179 = mul i24 %sext_ln72_215, i24 1469

]]></Node>
<StgValue><ssdm name="mul_ln72_179"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1829 %mul_ln72_229 = mul i23 %sext_ln72_24, i23 39

]]></Node>
<StgValue><ssdm name="mul_ln72_229"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1992 %mul_ln72_263 = mul i24 %sext_ln72_226, i24 16775920

]]></Node>
<StgValue><ssdm name="mul_ln72_263"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2063 %mul_ln72_273 = mul i22 %sext_ln72_128, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_273"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2290 %mul_ln72_307 = mul i24 %sext_ln72_226, i24 16772254

]]></Node>
<StgValue><ssdm name="mul_ln72_307"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2385 %tmp_373 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %input_7_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2426 %mul_ln72_330 = mul i24 %sext_ln72_193, i24 295

]]></Node>
<StgValue><ssdm name="mul_ln72_330"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="14" op_0_bw="16">
<![CDATA[
entry:2562 %trunc_ln72_22 = trunc i16 %input_39_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_22"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="23" op_0_bw="16">
<![CDATA[
entry:2583 %sext_ln72_372 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln72_372"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2584 %mul_ln72_361 = mul i23 %sext_ln72_372, i23 8388493

]]></Node>
<StgValue><ssdm name="mul_ln72_361"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2670 %mul_ln72_378 = mul i22 %sext_ln72_216, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_378"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2895 %mul_ln72_405 = mul i24 %sext_ln72_28, i24 691

]]></Node>
<StgValue><ssdm name="mul_ln72_405"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="14" op_0_bw="16">
<![CDATA[
entry:2919 %trunc_ln72_23 = trunc i16 %input_20_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_23"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="15" op_0_bw="16">
<![CDATA[
entry:3156 %trunc_ln72_24 = trunc i16 %input_34_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_24"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3190 %mul_ln72_448 = mul i24 %sext_ln72_215, i24 16776015

]]></Node>
<StgValue><ssdm name="mul_ln72_448"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="15" op_0_bw="16">
<![CDATA[
entry:3207 %trunc_ln72_25 = trunc i16 %input_19_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_25"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="15" op_0_bw="16">
<![CDATA[
entry:3215 %trunc_ln72_26 = trunc i16 %input_20_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_26"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="15" op_0_bw="16">
<![CDATA[
entry:3239 %trunc_ln72_27 = trunc i16 %input_40_read

]]></Node>
<StgValue><ssdm name="trunc_ln72_27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="16">
<![CDATA[
entry:163 %sext_ln72 = sext i16 %input_5_read

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="16">
<![CDATA[
entry:168 %sext_ln72_3 = sext i16 %input_10_read

]]></Node>
<StgValue><ssdm name="sext_ln72_3"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="23" op_0_bw="16">
<![CDATA[
entry:169 %sext_ln72_4 = sext i16 %input_10_read

]]></Node>
<StgValue><ssdm name="sext_ln72_4"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:172 %mul_ln72_1 = mul i24 %sext_ln72_3, i24 16776806

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="22" op_0_bw="16">
<![CDATA[
entry:227 %sext_ln72_23 = sext i16 %input_4_read

]]></Node>
<StgValue><ssdm name="sext_ln72_23"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:235 %mul_ln72_6 = mul i23 %sext_ln72_2, i23 8388563

]]></Node>
<StgValue><ssdm name="mul_ln72_6"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="16">
<![CDATA[
entry:254 %sext_ln72_35 = sext i16 %input_11_read

]]></Node>
<StgValue><ssdm name="sext_ln72_35"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="16">
<![CDATA[
entry:267 %sext_ln72_41 = sext i16 %input_14_read

]]></Node>
<StgValue><ssdm name="sext_ln72_41"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="16">
<![CDATA[
entry:411 %sext_ln72_107 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_107"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="23" op_0_bw="16">
<![CDATA[
entry:479 %sext_ln72_129 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln72_129"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:481 %mul_ln72_20 = mul i24 %sext_ln72_130, i24 123

]]></Node>
<StgValue><ssdm name="mul_ln72_20"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="22" op_0_bw="16">
<![CDATA[
entry:483 %sext_ln72_131 = sext i16 %input_7_read

]]></Node>
<StgValue><ssdm name="sext_ln72_131"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:485 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:487 %mul_ln72_21 = mul i24 %sext_ln72_132, i24 2411

]]></Node>
<StgValue><ssdm name="mul_ln72_21"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="16">
<![CDATA[
entry:491 %sext_ln72_134 = sext i16 %input_13_read

]]></Node>
<StgValue><ssdm name="sext_ln72_134"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:492 %mul_ln72_22 = mul i24 %sext_ln72_134, i24 2171

]]></Node>
<StgValue><ssdm name="mul_ln72_22"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="16">
<![CDATA[
entry:518 %sext_ln72_139 = sext i16 %input_25_read

]]></Node>
<StgValue><ssdm name="sext_ln72_139"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:626 %mul_ln72_42 = mul i24 %sext_ln72_28, i24 377

]]></Node>
<StgValue><ssdm name="mul_ln72_42"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:689 %mul_ln72_52 = mul i23 %sext_ln72_4, i23 41

]]></Node>
<StgValue><ssdm name="mul_ln72_52"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:690 %trunc_ln72_2 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_52, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln72_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:691 %mul_ln72_53 = mul i23 %sext_ln72_34, i23 8388563

]]></Node>
<StgValue><ssdm name="mul_ln72_53"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:698 %mul_ln72_54 = mul i24 %sext_ln72_41, i24 3322

]]></Node>
<StgValue><ssdm name="mul_ln72_54"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="23" op_0_bw="16">
<![CDATA[
entry:702 %sext_ln72_166 = sext i16 %input_15_read

]]></Node>
<StgValue><ssdm name="sext_ln72_166"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:773 %mul_ln72_66 = mul i24 %sext_ln72_130, i24 382

]]></Node>
<StgValue><ssdm name="mul_ln72_66"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:774 %tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_66, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:776 %mul_ln72_67 = mul i24 %sext_ln72_28, i24 1257

]]></Node>
<StgValue><ssdm name="mul_ln72_67"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="22" op_0_bw="16">
<![CDATA[
entry:780 %sext_ln72_179 = sext i16 %input_8_read

]]></Node>
<StgValue><ssdm name="sext_ln72_179"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="24" op_0_bw="16">
<![CDATA[
entry:781 %sext_ln72_180 = sext i16 %input_8_read

]]></Node>
<StgValue><ssdm name="sext_ln72_180"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:784 %mul_ln72_68 = mul i24 %sext_ln72_180, i24 1334

]]></Node>
<StgValue><ssdm name="mul_ln72_68"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:931 %mul_ln72_95 = mul i24 %sext_ln72_28, i24 16773744

]]></Node>
<StgValue><ssdm name="mul_ln72_95"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:978 %mul_ln72_101 = mul i24 %sext_ln72_130, i24 418

]]></Node>
<StgValue><ssdm name="mul_ln72_101"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:982 %mul_ln72_102 = mul i24 %sext_ln72, i24 216

]]></Node>
<StgValue><ssdm name="mul_ln72_102"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1057 %mul_ln72_113 = mul i24 %sext_ln72, i24 16775660

]]></Node>
<StgValue><ssdm name="mul_ln72_113"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1058 %mul_ln72_114 = mul i23 %sext_ln72_34, i23 8388557

]]></Node>
<StgValue><ssdm name="mul_ln72_114"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1059 %tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_113, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1069 %mul_ln72_115 = mul i24 %sext_ln72_139, i24 723

]]></Node>
<StgValue><ssdm name="mul_ln72_115"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1135 %mul_ln72_128 = mul i24 %sext_ln72_130, i24 266

]]></Node>
<StgValue><ssdm name="mul_ln72_128"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1137 %tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_128, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1191 %mul_ln72_137 = mul i24 %sext_ln72_3, i24 16776922

]]></Node>
<StgValue><ssdm name="mul_ln72_137"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1239 %mul_ln72_146 = mul i24 %sext_ln72_130, i24 462

]]></Node>
<StgValue><ssdm name="mul_ln72_146"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1292 %mul_ln72_154 = mul i24 %sext_ln72_107, i24 16776925

]]></Node>
<StgValue><ssdm name="mul_ln72_154"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1293 %mul_ln72_155 = mul i24 %sext_ln72_193, i24 16776697

]]></Node>
<StgValue><ssdm name="mul_ln72_155"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1294 %tmp_173 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_154, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1299 %mul_ln72_156 = mul i24 %sext_ln72_28, i24 16776734

]]></Node>
<StgValue><ssdm name="mul_ln72_156"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1351 %mul_ln72_165 = mul i24 %sext_ln72_22, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_165"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1362 %mul_ln72_166 = mul i23 %sext_ln72_166, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_166"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1474 %mul_ln72_179 = mul i24 %sext_ln72_215, i24 1469

]]></Node>
<StgValue><ssdm name="mul_ln72_179"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1476 %mul_ln72_180 = mul i22 %sext_ln72_23, i22 4194283

]]></Node>
<StgValue><ssdm name="mul_ln72_180"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1519 %mul_ln72_186 = mul i24 %sext_ln72_28, i24 1708

]]></Node>
<StgValue><ssdm name="mul_ln72_186"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1565 %mul_ln72_195 = mul i23 %sext_ln72_129, i23 8388557

]]></Node>
<StgValue><ssdm name="mul_ln72_195"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1639 %mul_ln72_204 = mul i24 %sext_ln72_35, i24 182

]]></Node>
<StgValue><ssdm name="mul_ln72_204"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1693 %mul_ln72_215 = mul i24 %sext_ln72, i24 16775938

]]></Node>
<StgValue><ssdm name="mul_ln72_215"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="22" op_0_bw="16">
<![CDATA[
entry:1744 %sext_ln72_286 = sext i16 %input_10_read

]]></Node>
<StgValue><ssdm name="sext_ln72_286"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1747 %mul_ln72_222 = mul i22 %sext_ln72_286, i22 4194260

]]></Node>
<StgValue><ssdm name="mul_ln72_222"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1828 %mul_ln72_228 = mul i24 %sext_ln72_107, i24 16777068

]]></Node>
<StgValue><ssdm name="mul_ln72_228"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1829 %mul_ln72_229 = mul i23 %sext_ln72_24, i23 39

]]></Node>
<StgValue><ssdm name="mul_ln72_229"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1830 %tmp_267 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_228, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1836 %mul_ln72_230 = mul i24 %sext_ln72_28, i24 16776245

]]></Node>
<StgValue><ssdm name="mul_ln72_230"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1881 %mul_ln72_240 = mul i24 %sext_ln72_193, i24 200

]]></Node>
<StgValue><ssdm name="mul_ln72_240"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1882 %tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_240, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1991 %mul_ln72_262 = mul i24 %sext_ln72_132, i24 16771526

]]></Node>
<StgValue><ssdm name="mul_ln72_262"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1992 %mul_ln72_263 = mul i24 %sext_ln72_226, i24 16775920

]]></Node>
<StgValue><ssdm name="mul_ln72_263"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1993 %tmp_300 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_262, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1996 %mul_ln72_264 = mul i24 %sext_ln72_3, i24 16776667

]]></Node>
<StgValue><ssdm name="mul_ln72_264"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2063 %mul_ln72_273 = mul i22 %sext_ln72_128, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_273"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2068 %mul_ln72_274 = mul i24 %sext_ln72_215, i24 16770223

]]></Node>
<StgValue><ssdm name="mul_ln72_274"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2122 %mul_ln72_286 = mul i24 %sext_ln72, i24 287

]]></Node>
<StgValue><ssdm name="mul_ln72_286"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2190 %mul_ln72_295 = mul i22 %sext_ln72_179, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_295"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2289 %mul_ln72_306 = mul i24 %sext_ln72_130, i24 310

]]></Node>
<StgValue><ssdm name="mul_ln72_306"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2290 %mul_ln72_307 = mul i24 %sext_ln72_226, i24 16772254

]]></Node>
<StgValue><ssdm name="mul_ln72_307"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2291 %tmp_354 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_306, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2296 %mul_ln72_308 = mul i24 %sext_ln72_41, i24 16776892

]]></Node>
<StgValue><ssdm name="mul_ln72_308"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2426 %mul_ln72_330 = mul i24 %sext_ln72_193, i24 295

]]></Node>
<StgValue><ssdm name="mul_ln72_330"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2432 %mul_ln72_331 = mul i24 %sext_ln72_215, i24 16776044

]]></Node>
<StgValue><ssdm name="mul_ln72_331"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2584 %mul_ln72_361 = mul i23 %sext_ln72_372, i23 8388493

]]></Node>
<StgValue><ssdm name="mul_ln72_361"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2591 %mul_ln72_362 = mul i24 %sext_ln72_132, i24 16776614

]]></Node>
<StgValue><ssdm name="mul_ln72_362"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2670 %mul_ln72_378 = mul i22 %sext_ln72_216, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_378"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2674 %mul_ln72_379 = mul i22 %sext_ln72_23, i22 4194282

]]></Node>
<StgValue><ssdm name="mul_ln72_379"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2761 %mul_ln72_386 = mul i22 %sext_ln72_179, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_386"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2849 %mul_ln72_397 = mul i24 %sext_ln72_215, i24 202

]]></Node>
<StgValue><ssdm name="mul_ln72_397"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2892 %mul_ln72_404 = mul i24 %sext_ln72_22, i24 16777039

]]></Node>
<StgValue><ssdm name="mul_ln72_404"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2893 %tmp_469 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_404, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2895 %mul_ln72_405 = mul i24 %sext_ln72_28, i24 691

]]></Node>
<StgValue><ssdm name="mul_ln72_405"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2899 %mul_ln72_406 = mul i24 %sext_ln72_132, i24 789

]]></Node>
<StgValue><ssdm name="mul_ln72_406"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2965 %mul_ln72_416 = mul i23 %sext_ln72_129, i23 8388559

]]></Node>
<StgValue><ssdm name="mul_ln72_416"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3127 %mul_ln72_438 = mul i24 %sext_ln72, i24 16773921

]]></Node>
<StgValue><ssdm name="mul_ln72_438"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3187 %mul_ln72_447 = mul i24 %sext_ln72_193, i24 16777145

]]></Node>
<StgValue><ssdm name="mul_ln72_447"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3188 %tmp_522 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_447, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3190 %mul_ln72_448 = mul i24 %sext_ln72_215, i24 16776015

]]></Node>
<StgValue><ssdm name="mul_ln72_448"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3192 %mul_ln72_449 = mul i24 %sext_ln72_22, i24 534

]]></Node>
<StgValue><ssdm name="mul_ln72_449"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3261 %mul_ln72_456 = mul i22 %sext_ln72_131, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_456"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3386 %mul_ln72_469 = mul i22 %sext_ln72_23, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_469"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="248" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:166 %mul_ln72 = mul i24 %sext_ln72, i24 16773661

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:170 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:172 %mul_ln72_1 = mul i24 %sext_ln72_3, i24 16776806

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="16">
<![CDATA[
entry:176 %sext_ln72_6 = sext i16 %input_12_read

]]></Node>
<StgValue><ssdm name="sext_ln72_6"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:179 %mul_ln72_2 = mul i24 %sext_ln72_6, i24 16775305

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="16">
<![CDATA[
entry:182 %sext_ln72_7 = sext i16 %input_17_read

]]></Node>
<StgValue><ssdm name="sext_ln72_7"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:229 %shl_ln72_18 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_4_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_18"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="22" op_0_bw="21">
<![CDATA[
entry:230 %sext_ln72_25 = sext i21 %shl_ln72_18

]]></Node>
<StgValue><ssdm name="sext_ln72_25"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:231 %shl_ln72_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_4_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_19"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="22" op_0_bw="19">
<![CDATA[
entry:232 %sext_ln72_26 = sext i19 %shl_ln72_19

]]></Node>
<StgValue><ssdm name="sext_ln72_26"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:233 %sub_ln72_7 = sub i22 %sext_ln72_25, i22 %sext_ln72_26

]]></Node>
<StgValue><ssdm name="sub_ln72_7"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:234 %trunc_ln72_8 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_7, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln72_8"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:235 %mul_ln72_6 = mul i23 %sext_ln72_2, i23 8388563

]]></Node>
<StgValue><ssdm name="mul_ln72_6"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:236 %tmp_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_8, i8 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="23" op_0_bw="22">
<![CDATA[
entry:237 %sext_ln72_27 = sext i22 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln72_27"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:238 %add_ln72_6 = add i23 %sext_ln72_27, i23 %mul_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_6"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="22" op_0_bw="16">
<![CDATA[
entry:242 %sext_ln72_30 = sext i16 %input_6_read

]]></Node>
<StgValue><ssdm name="sext_ln72_30"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="21" op_0_bw="16">
<![CDATA[
entry:268 %sext_ln72_42 = sext i16 %input_14_read

]]></Node>
<StgValue><ssdm name="sext_ln72_42"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:269 %mul_ln72_7 = mul i21 %sext_ln72_42, i21 11

]]></Node>
<StgValue><ssdm name="mul_ln72_7"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="16">
<![CDATA[
entry:331 %sext_ln72_69 = sext i16 %input_28_read

]]></Node>
<StgValue><ssdm name="sext_ln72_69"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="21" op_0_bw="16">
<![CDATA[
entry:409 %sext_ln72_105 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_105"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="17" op_0_bw="16">
<![CDATA[
entry:410 %sext_ln72_106 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_106"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="22" op_0_bw="16">
<![CDATA[
entry:412 %sext_ln72_108 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_108"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="19" op_0_bw="16">
<![CDATA[
entry:413 %sext_ln72_109 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_109"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:414 %shl_ln72_43 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_0_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_43"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="21" op_0_bw="18">
<![CDATA[
entry:415 %sext_ln72_110 = sext i18 %shl_ln72_43

]]></Node>
<StgValue><ssdm name="sext_ln72_110"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="19" op_0_bw="18">
<![CDATA[
entry:416 %sext_ln72_111 = sext i18 %shl_ln72_43

]]></Node>
<StgValue><ssdm name="sext_ln72_111"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:417 %sub_ln72_16 = sub i19 %sext_ln72_111, i19 %sext_ln72_109

]]></Node>
<StgValue><ssdm name="sub_ln72_16"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="11" op_0_bw="11" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:418 %trunc_ln72_s = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %sub_ln72_16, i32 8, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln72_s"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:486 %shl_ln72_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_52"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:487 %mul_ln72_21 = mul i24 %sext_ln72_132, i24 2411

]]></Node>
<StgValue><ssdm name="mul_ln72_21"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:488 %add_ln72_30 = add i24 %shl_ln72_52, i24 %mul_ln72_21

]]></Node>
<StgValue><ssdm name="add_ln72_30"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:492 %mul_ln72_22 = mul i24 %sext_ln72_134, i24 2171

]]></Node>
<StgValue><ssdm name="mul_ln72_22"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:496 %mul_ln72_23 = mul i24 %sext_ln72_41, i24 7391

]]></Node>
<StgValue><ssdm name="mul_ln72_23"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:559 %mul_ln72_33 = mul i24 %sext_ln72_35, i24 106

]]></Node>
<StgValue><ssdm name="mul_ln72_33"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:607 %shl_ln72_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_0_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_76"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="23" op_0_bw="22">
<![CDATA[
entry:608 %sext_ln72_148 = sext i22 %shl_ln72_76

]]></Node>
<StgValue><ssdm name="sext_ln72_148"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:609 %sub_ln72_21 = sub i23 0, i23 %sext_ln72_148

]]></Node>
<StgValue><ssdm name="sub_ln72_21"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:610 %shl_ln72_77 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_0_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_77"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="21" op_0_bw="20">
<![CDATA[
entry:611 %sext_ln72_149 = sext i20 %shl_ln72_77

]]></Node>
<StgValue><ssdm name="sext_ln72_149"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="23" op_0_bw="20">
<![CDATA[
entry:612 %sext_ln72_150 = sext i20 %shl_ln72_77

]]></Node>
<StgValue><ssdm name="sext_ln72_150"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:613 %sub_ln72_22 = sub i23 %sub_ln72_21, i23 %sext_ln72_150

]]></Node>
<StgValue><ssdm name="sub_ln72_22"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:614 %trunc_ln72_1 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_22, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln72_1"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:626 %mul_ln72_42 = mul i24 %sext_ln72_28, i24 377

]]></Node>
<StgValue><ssdm name="mul_ln72_42"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:628 %mul_ln72_43 = mul i24 %sext_ln72_132, i24 1066

]]></Node>
<StgValue><ssdm name="mul_ln72_43"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:691 %mul_ln72_53 = mul i23 %sext_ln72_34, i23 8388563

]]></Node>
<StgValue><ssdm name="mul_ln72_53"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:692 %tmp_65 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="24" op_0_bw="23">
<![CDATA[
entry:693 %sext_ln72_163 = sext i23 %tmp_65

]]></Node>
<StgValue><ssdm name="sext_ln72_163"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="24" op_0_bw="23">
<![CDATA[
entry:694 %sext_ln72_164 = sext i23 %mul_ln72_53

]]></Node>
<StgValue><ssdm name="sext_ln72_164"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:695 %add_ln72_65 = add i24 %sext_ln72_163, i24 %sext_ln72_164

]]></Node>
<StgValue><ssdm name="add_ln72_65"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:698 %mul_ln72_54 = mul i24 %sext_ln72_41, i24 3322

]]></Node>
<StgValue><ssdm name="mul_ln72_54"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="16">
<![CDATA[
entry:701 %sext_ln72_165 = sext i16 %input_15_read

]]></Node>
<StgValue><ssdm name="sext_ln72_165"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:705 %mul_ln72_55 = mul i24 %sext_ln72_165, i24 9190

]]></Node>
<StgValue><ssdm name="mul_ln72_55"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="24" op_0_bw="16">
<![CDATA[
entry:713 %sext_ln72_168 = sext i16 %input_19_read

]]></Node>
<StgValue><ssdm name="sext_ln72_168"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:775 %shl_ln72_109 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_109"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:776 %mul_ln72_67 = mul i24 %sext_ln72_28, i24 1257

]]></Node>
<StgValue><ssdm name="mul_ln72_67"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:777 %add_ln72_79 = add i24 %shl_ln72_109, i24 %mul_ln72_67

]]></Node>
<StgValue><ssdm name="add_ln72_79"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:784 %mul_ln72_68 = mul i24 %sext_ln72_180, i24 1334

]]></Node>
<StgValue><ssdm name="mul_ln72_68"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:786 %mul_ln72_69 = mul i24 %sext_ln72_6, i24 95

]]></Node>
<StgValue><ssdm name="mul_ln72_69"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:838 %mul_ln72_79 = mul i24 %sext_ln72_28, i24 317

]]></Node>
<StgValue><ssdm name="mul_ln72_79"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="23" op_0_bw="16">
<![CDATA[
entry:927 %sext_ln72_194 = sext i16 %input_1_read

]]></Node>
<StgValue><ssdm name="sext_ln72_194"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:928 %mul_ln72_94 = mul i24 %sext_ln72_130, i24 16776997

]]></Node>
<StgValue><ssdm name="mul_ln72_94"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:929 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_94, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:931 %mul_ln72_95 = mul i24 %sext_ln72_28, i24 16773744

]]></Node>
<StgValue><ssdm name="mul_ln72_95"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:935 %mul_ln72_96 = mul i24 %sext_ln72_180, i24 1183

]]></Node>
<StgValue><ssdm name="mul_ln72_96"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="16">
<![CDATA[
entry:941 %sext_ln72_195 = sext i16 %input_16_read

]]></Node>
<StgValue><ssdm name="sext_ln72_195"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:976 %shl_ln72_150 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_114, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_150"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="24" op_0_bw="16">
<![CDATA[
entry:977 %sext_ln72_201 = sext i16 %shl_ln72_150

]]></Node>
<StgValue><ssdm name="sext_ln72_201"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:978 %mul_ln72_101 = mul i24 %sext_ln72_130, i24 418

]]></Node>
<StgValue><ssdm name="mul_ln72_101"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:979 %add_ln72_114 = add i24 %sext_ln72_201, i24 %mul_ln72_101

]]></Node>
<StgValue><ssdm name="add_ln72_114"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:982 %mul_ln72_102 = mul i24 %sext_ln72, i24 216

]]></Node>
<StgValue><ssdm name="mul_ln72_102"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:986 %mul_ln72_103 = mul i24 %sext_ln72_35, i24 16776890

]]></Node>
<StgValue><ssdm name="mul_ln72_103"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1058 %mul_ln72_114 = mul i23 %sext_ln72_34, i23 8388557

]]></Node>
<StgValue><ssdm name="mul_ln72_114"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1060 %shl_ln72_171 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_130, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_171"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="24" op_0_bw="23">
<![CDATA[
entry:1061 %sext_ln72_208 = sext i23 %mul_ln72_114

]]></Node>
<StgValue><ssdm name="sext_ln72_208"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1062 %add_ln72_129 = add i24 %shl_ln72_171, i24 %sext_ln72_208

]]></Node>
<StgValue><ssdm name="add_ln72_129"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1069 %mul_ln72_115 = mul i24 %sext_ln72_139, i24 723

]]></Node>
<StgValue><ssdm name="mul_ln72_115"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1073 %mul_ln72_116 = mul i24 %sext_ln72_69, i24 16775483

]]></Node>
<StgValue><ssdm name="mul_ln72_116"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1098 %mul_ln72_122 = mul i24 %sext_ln72_6, i24 16776988

]]></Node>
<StgValue><ssdm name="mul_ln72_122"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1136 %sub_ln72_35 = sub i22 %sext_ln72_26, i22 %sext_ln72_25

]]></Node>
<StgValue><ssdm name="sub_ln72_35"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1138 %shl_ln72_188 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_145, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_188"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="24" op_0_bw="22">
<![CDATA[
entry:1139 %sext_ln72_211 = sext i22 %sub_ln72_35

]]></Node>
<StgValue><ssdm name="sext_ln72_211"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1140 %add_ln72_144 = add i24 %shl_ln72_188, i24 %sext_ln72_211

]]></Node>
<StgValue><ssdm name="add_ln72_144"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1141 %tmp_146 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_144, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1143 %mul_ln72_129 = mul i24 %sext_ln72, i24 16775409

]]></Node>
<StgValue><ssdm name="mul_ln72_129"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1188 %mul_ln72_136 = mul i24 %sext_ln72_215, i24 287

]]></Node>
<StgValue><ssdm name="mul_ln72_136"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1189 %tmp_154 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_136, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1191 %mul_ln72_137 = mul i24 %sext_ln72_3, i24 16776922

]]></Node>
<StgValue><ssdm name="mul_ln72_137"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1193 %mul_ln72_138 = mul i24 %sext_ln72_168, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln72_138"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1235 %mul_ln72_145 = mul i23 %sext_ln72_194, i23 57

]]></Node>
<StgValue><ssdm name="mul_ln72_145"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1236 %trunc_ln72_3 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_145, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln72_3"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1239 %mul_ln72_146 = mul i24 %sext_ln72_130, i24 462

]]></Node>
<StgValue><ssdm name="mul_ln72_146"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1241 %mul_ln72_147 = mul i24 %sext_ln72_28, i24 16777108

]]></Node>
<StgValue><ssdm name="mul_ln72_147"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1293 %mul_ln72_155 = mul i24 %sext_ln72_193, i24 16776697

]]></Node>
<StgValue><ssdm name="mul_ln72_155"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1295 %shl_ln72_221 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_173, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_221"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1296 %add_ln72_172 = add i24 %shl_ln72_221, i24 %mul_ln72_155

]]></Node>
<StgValue><ssdm name="add_ln72_172"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1299 %mul_ln72_156 = mul i24 %sext_ln72_28, i24 16776734

]]></Node>
<StgValue><ssdm name="mul_ln72_156"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="23" op_0_bw="16">
<![CDATA[
entry:1303 %sext_ln72_227 = sext i16 %input_9_read

]]></Node>
<StgValue><ssdm name="sext_ln72_227"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1307 %mul_ln72_157 = mul i24 %sext_ln72_226, i24 187

]]></Node>
<StgValue><ssdm name="mul_ln72_157"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:1345 %shl_ln72_231 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_1_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_231"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="22" op_0_bw="21">
<![CDATA[
entry:1346 %sext_ln72_231 = sext i21 %shl_ln72_231

]]></Node>
<StgValue><ssdm name="sext_ln72_231"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1347 %shl_ln72_232 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_1_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_232"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="22" op_0_bw="18">
<![CDATA[
entry:1348 %sext_ln72_232 = sext i18 %shl_ln72_232

]]></Node>
<StgValue><ssdm name="sext_ln72_232"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1349 %sub_ln72_42 = sub i22 %sext_ln72_231, i22 %sext_ln72_232

]]></Node>
<StgValue><ssdm name="sub_ln72_42"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1350 %trunc_ln72_4 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_42, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln72_4"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1351 %mul_ln72_165 = mul i24 %sext_ln72_22, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_165"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:1352 %tmp_183 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_4, i8 0

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="24" op_0_bw="22">
<![CDATA[
entry:1353 %sext_ln72_233 = sext i22 %tmp_183

]]></Node>
<StgValue><ssdm name="sext_ln72_233"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1354 %add_ln72_182 = add i24 %sext_ln72_233, i24 %mul_ln72_165

]]></Node>
<StgValue><ssdm name="add_ln72_182"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1362 %mul_ln72_166 = mul i23 %sext_ln72_166, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_166"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1367 %mul_ln72_167 = mul i24 %sext_ln72_7, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_167"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:1465 %shl_ln72_256 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_2_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_256"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="21" op_0_bw="20">
<![CDATA[
entry:1466 %sext_ln72_250 = sext i20 %shl_ln72_256

]]></Node>
<StgValue><ssdm name="sext_ln72_250"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1467 %sub_ln72_48 = sub i21 0, i21 %sext_ln72_250

]]></Node>
<StgValue><ssdm name="sub_ln72_48"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1468 %shl_ln72_257 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_2_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_257"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="21" op_0_bw="18">
<![CDATA[
entry:1469 %sext_ln72_251 = sext i18 %shl_ln72_257

]]></Node>
<StgValue><ssdm name="sext_ln72_251"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1470 %sub_ln72_49 = sub i21 %sub_ln72_48, i21 %sext_ln72_251

]]></Node>
<StgValue><ssdm name="sub_ln72_49"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1471 %trunc_ln72_5 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_49, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln72_5"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
entry:1472 %tmp_204 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_5, i8 0

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="24" op_0_bw="21">
<![CDATA[
entry:1473 %sext_ln72_252 = sext i21 %tmp_204

]]></Node>
<StgValue><ssdm name="sext_ln72_252"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1474 %mul_ln72_179 = mul i24 %sext_ln72_215, i24 1469

]]></Node>
<StgValue><ssdm name="mul_ln72_179"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1475 %add_ln72_202 = add i24 %sext_ln72_252, i24 %mul_ln72_179

]]></Node>
<StgValue><ssdm name="add_ln72_202"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1476 %mul_ln72_180 = mul i22 %sext_ln72_23, i22 4194283

]]></Node>
<StgValue><ssdm name="mul_ln72_180"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1483 %mul_ln72_181 = mul i24 %sext_ln72_132, i24 378

]]></Node>
<StgValue><ssdm name="mul_ln72_181"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1516 %mul_ln72_185 = mul i24 %sext_ln72_107, i24 573

]]></Node>
<StgValue><ssdm name="mul_ln72_185"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1517 %tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_185, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1519 %mul_ln72_186 = mul i24 %sext_ln72_28, i24 1708

]]></Node>
<StgValue><ssdm name="mul_ln72_186"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1523 %mul_ln72_187 = mul i24 %sext_ln72_3, i24 310

]]></Node>
<StgValue><ssdm name="mul_ln72_187"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1565 %mul_ln72_195 = mul i23 %sext_ln72_129, i23 8388557

]]></Node>
<StgValue><ssdm name="mul_ln72_195"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1607 %mul_ln72_200 = mul i22 %sext_ln72_108, i22 4194277

]]></Node>
<StgValue><ssdm name="mul_ln72_200"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1608 %trunc_ln72_7 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln72_200, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln72_7"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1636 %mul_ln72_203 = mul i24 %sext_ln72_226, i24 16777099

]]></Node>
<StgValue><ssdm name="mul_ln72_203"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1637 %tmp_234 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_203, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1639 %mul_ln72_204 = mul i24 %sext_ln72_35, i24 182

]]></Node>
<StgValue><ssdm name="mul_ln72_204"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1643 %mul_ln72_205 = mul i24 %sext_ln72_6, i24 1512

]]></Node>
<StgValue><ssdm name="mul_ln72_205"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1689 %mul_ln72_214 = mul i22 %sext_ln72_108, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_214"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1690 %trunc_ln72_9 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln72_214, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln72_9"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1693 %mul_ln72_215 = mul i24 %sext_ln72, i24 16775938

]]></Node>
<StgValue><ssdm name="mul_ln72_215"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1697 %mul_ln72_216 = mul i24 %sext_ln72_180, i24 16776034

]]></Node>
<StgValue><ssdm name="mul_ln72_216"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1747 %mul_ln72_222 = mul i22 %sext_ln72_286, i22 4194260

]]></Node>
<StgValue><ssdm name="mul_ln72_222"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1829 %mul_ln72_229 = mul i23 %sext_ln72_24, i23 39

]]></Node>
<StgValue><ssdm name="mul_ln72_229"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1831 %shl_ln72_325 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_267, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_325"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="24" op_0_bw="23">
<![CDATA[
entry:1832 %sext_ln72_305 = sext i23 %mul_ln72_229

]]></Node>
<StgValue><ssdm name="sext_ln72_305"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1833 %add_ln72_262 = add i24 %shl_ln72_325, i24 %sext_ln72_305

]]></Node>
<StgValue><ssdm name="add_ln72_262"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1836 %mul_ln72_230 = mul i24 %sext_ln72_28, i24 16776245

]]></Node>
<StgValue><ssdm name="mul_ln72_230"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1838 %mul_ln72_231 = mul i24 %sext_ln72_226, i24 16776770

]]></Node>
<StgValue><ssdm name="mul_ln72_231"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1884 %mul_ln72_241 = mul i24 %sext_ln72_134, i24 16777009

]]></Node>
<StgValue><ssdm name="mul_ln72_241"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1945 %mul_ln72_252 = mul i24 %sext_ln72_6, i24 1151

]]></Node>
<StgValue><ssdm name="mul_ln72_252"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1992 %mul_ln72_263 = mul i24 %sext_ln72_226, i24 16775920

]]></Node>
<StgValue><ssdm name="mul_ln72_263"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1994 %shl_ln72_360 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_300, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_360"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1995 %add_ln72_295 = add i24 %shl_ln72_360, i24 %mul_ln72_263

]]></Node>
<StgValue><ssdm name="add_ln72_295"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1996 %mul_ln72_264 = mul i24 %sext_ln72_3, i24 16776667

]]></Node>
<StgValue><ssdm name="mul_ln72_264"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2002 %mul_ln72_265 = mul i24 %sext_ln72_134, i24 1882

]]></Node>
<StgValue><ssdm name="mul_ln72_265"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2061 %sub_ln72_67 = sub i22 %sext_ln72_232, i22 %sext_ln72_231

]]></Node>
<StgValue><ssdm name="sub_ln72_67"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2062 %trunc_ln72_11 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_67, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln72_11"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2063 %mul_ln72_273 = mul i22 %sext_ln72_128, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_273"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:2064 %tmp_313 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_11, i8 0

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="23" op_0_bw="22">
<![CDATA[
entry:2065 %sext_ln72_322 = sext i22 %tmp_313

]]></Node>
<StgValue><ssdm name="sext_ln72_322"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="23" op_0_bw="22">
<![CDATA[
entry:2066 %sext_ln72_368 = sext i22 %mul_ln72_273

]]></Node>
<StgValue><ssdm name="sext_ln72_368"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2067 %add_ln72_308 = add i23 %sext_ln72_322, i23 %sext_ln72_368

]]></Node>
<StgValue><ssdm name="add_ln72_308"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2068 %mul_ln72_274 = mul i24 %sext_ln72_215, i24 16770223

]]></Node>
<StgValue><ssdm name="mul_ln72_274"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2073 %mul_ln72_275 = mul i23 %sext_ln72_227, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln72_275"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2121 %mul_ln72_285 = mul i24 %sext_ln72_107, i24 16776201

]]></Node>
<StgValue><ssdm name="mul_ln72_285"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2122 %mul_ln72_286 = mul i24 %sext_ln72, i24 287

]]></Node>
<StgValue><ssdm name="mul_ln72_286"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2123 %tmp_326 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_285, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2189 %mul_ln72_294 = mul i24 %sext_ln72_215, i24 16777143

]]></Node>
<StgValue><ssdm name="mul_ln72_294"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2190 %mul_ln72_295 = mul i22 %sext_ln72_179, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_295"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2191 %tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_294, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2244 %mul_ln72_298 = mul i24 %sext_ln72_215, i24 16776999

]]></Node>
<StgValue><ssdm name="mul_ln72_298"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2245 %tmp_346 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_298, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2247 %mul_ln72_299 = mul i24 %sext_ln72, i24 183

]]></Node>
<StgValue><ssdm name="mul_ln72_299"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2290 %mul_ln72_307 = mul i24 %sext_ln72_226, i24 16772254

]]></Node>
<StgValue><ssdm name="mul_ln72_307"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2292 %shl_ln72_423 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_354, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_423"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2293 %add_ln72_346 = add i24 %shl_ln72_423, i24 %mul_ln72_307

]]></Node>
<StgValue><ssdm name="add_ln72_346"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2296 %mul_ln72_308 = mul i24 %sext_ln72_41, i24 16776892

]]></Node>
<StgValue><ssdm name="mul_ln72_308"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2300 %mul_ln72_309 = mul i24 %sext_ln72_195, i24 1967

]]></Node>
<StgValue><ssdm name="mul_ln72_309"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2388 %mul_ln72_324 = mul i24 %sext_ln72_41, i24 1277

]]></Node>
<StgValue><ssdm name="mul_ln72_324"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2421 %sub_ln72_76 = sub i21 0, i21 %sext_ln72_149

]]></Node>
<StgValue><ssdm name="sub_ln72_76"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2422 %shl_ln72_450 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_0_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_450"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="21" op_0_bw="17">
<![CDATA[
entry:2423 %sext_ln72_361 = sext i17 %shl_ln72_450

]]></Node>
<StgValue><ssdm name="sext_ln72_361"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2424 %sub_ln72_77 = sub i21 %sub_ln72_76, i21 %sext_ln72_361

]]></Node>
<StgValue><ssdm name="sub_ln72_77"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2425 %trunc_ln72_12 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_77, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln72_12"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2426 %mul_ln72_330 = mul i24 %sext_ln72_193, i24 295

]]></Node>
<StgValue><ssdm name="mul_ln72_330"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
entry:2427 %tmp_380 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_12, i8 0

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="24" op_0_bw="21">
<![CDATA[
entry:2428 %sext_ln72_362 = sext i21 %tmp_380

]]></Node>
<StgValue><ssdm name="sext_ln72_362"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2429 %add_ln72_372 = add i24 %sext_ln72_362, i24 %mul_ln72_330

]]></Node>
<StgValue><ssdm name="add_ln72_372"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2432 %mul_ln72_331 = mul i24 %sext_ln72_215, i24 16776044

]]></Node>
<StgValue><ssdm name="mul_ln72_331"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2436 %mul_ln72_332 = mul i24 %sext_ln72, i24 16776664

]]></Node>
<StgValue><ssdm name="mul_ln72_332"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2476 %mul_ln72_341 = mul i21 %sext_ln72_105, i21 13

]]></Node>
<StgValue><ssdm name="mul_ln72_341"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2477 %trunc_ln72_13 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %mul_ln72_341, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln72_13"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2486 %mul_ln72_342 = mul i24 %sext_ln72_134, i24 16776269

]]></Node>
<StgValue><ssdm name="mul_ln72_342"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2531 %mul_ln72_351 = mul i24 %sext_ln72_3, i24 16776847

]]></Node>
<StgValue><ssdm name="mul_ln72_351"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2581 %sub_ln72_2 = sub i17 0, i17 %sext_ln72_106

]]></Node>
<StgValue><ssdm name="sub_ln72_2"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="9" op_0_bw="9" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2582 %trunc_ln72_14 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %sub_ln72_2, i32 8, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln72_14"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2584 %mul_ln72_361 = mul i23 %sext_ln72_372, i23 8388493

]]></Node>
<StgValue><ssdm name="mul_ln72_361"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
entry:2585 %tmp_413 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln72_14, i8 0

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="23" op_0_bw="17">
<![CDATA[
entry:2586 %sext_ln72_417 = sext i17 %tmp_413

]]></Node>
<StgValue><ssdm name="sext_ln72_417"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2587 %add_ln72_404 = add i23 %sext_ln72_417, i23 %mul_ln72_361

]]></Node>
<StgValue><ssdm name="add_ln72_404"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2591 %mul_ln72_362 = mul i24 %sext_ln72_132, i24 16776614

]]></Node>
<StgValue><ssdm name="mul_ln72_362"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2595 %mul_ln72_363 = mul i24 %sext_ln72_41, i24 1861

]]></Node>
<StgValue><ssdm name="mul_ln72_363"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2668 %sub_ln72_79 = sub i21 %sub_ln72_76, i21 %sext_ln72_110

]]></Node>
<StgValue><ssdm name="sub_ln72_79"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2669 %trunc_ln72_15 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_79, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln72_15"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2670 %mul_ln72_378 = mul i22 %sext_ln72_216, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_378"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
entry:2671 %tmp_431 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_15, i8 0

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="22" op_0_bw="21">
<![CDATA[
entry:2672 %sext_ln72_450 = sext i21 %tmp_431

]]></Node>
<StgValue><ssdm name="sext_ln72_450"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2673 %add_ln72_421 = add i22 %sext_ln72_450, i22 %mul_ln72_378

]]></Node>
<StgValue><ssdm name="add_ln72_421"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2674 %mul_ln72_379 = mul i22 %sext_ln72_23, i22 4194282

]]></Node>
<StgValue><ssdm name="mul_ln72_379"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2680 %mul_ln72_380 = mul i22 %sext_ln72_30, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_380"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2760 %mul_ln72_385 = mul i24 %sext_ln72, i24 16777138

]]></Node>
<StgValue><ssdm name="mul_ln72_385"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2761 %mul_ln72_386 = mul i22 %sext_ln72_179, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_386"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2762 %tmp_446 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_385, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2820 %mul_ln72_391 = mul i24 %sext_ln72_215, i24 527

]]></Node>
<StgValue><ssdm name="mul_ln72_391"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2846 %mul_ln72_396 = mul i24 %sext_ln72_107, i24 16776430

]]></Node>
<StgValue><ssdm name="mul_ln72_396"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2847 %tmp_460 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_396, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2849 %mul_ln72_397 = mul i24 %sext_ln72_215, i24 202

]]></Node>
<StgValue><ssdm name="mul_ln72_397"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2853 %mul_ln72_398 = mul i24 %sext_ln72_22, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_398"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2894 %shl_ln72_542 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_469, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_542"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2895 %mul_ln72_405 = mul i24 %sext_ln72_28, i24 691

]]></Node>
<StgValue><ssdm name="mul_ln72_405"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2896 %add_ln72_458 = add i24 %shl_ln72_542, i24 %mul_ln72_405

]]></Node>
<StgValue><ssdm name="add_ln72_458"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2899 %mul_ln72_406 = mul i24 %sext_ln72_132, i24 789

]]></Node>
<StgValue><ssdm name="mul_ln72_406"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2903 %mul_ln72_407 = mul i24 %sext_ln72_180, i24 16776690

]]></Node>
<StgValue><ssdm name="mul_ln72_407"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2965 %mul_ln72_416 = mul i23 %sext_ln72_129, i23 8388559

]]></Node>
<StgValue><ssdm name="mul_ln72_416"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3071 %mul_ln72_425 = mul i24 %sext_ln72_180, i24 16774953

]]></Node>
<StgValue><ssdm name="mul_ln72_425"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3124 %mul_ln72_437 = mul i24 %sext_ln72_22, i24 16776830

]]></Node>
<StgValue><ssdm name="mul_ln72_437"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3125 %tmp_510 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_437, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3127 %mul_ln72_438 = mul i24 %sext_ln72, i24 16773921

]]></Node>
<StgValue><ssdm name="mul_ln72_438"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3131 %mul_ln72_439 = mul i24 %sext_ln72_180, i24 16776336

]]></Node>
<StgValue><ssdm name="mul_ln72_439"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3189 %shl_ln72_605 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_522, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_605"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3190 %mul_ln72_448 = mul i24 %sext_ln72_215, i24 16776015

]]></Node>
<StgValue><ssdm name="mul_ln72_448"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3191 %add_ln72_510 = add i24 %shl_ln72_605, i24 %mul_ln72_448

]]></Node>
<StgValue><ssdm name="add_ln72_510"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3192 %mul_ln72_449 = mul i24 %sext_ln72_22, i24 534

]]></Node>
<StgValue><ssdm name="mul_ln72_449"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3198 %mul_ln72_450 = mul i24 %sext_ln72_28, i24 2133

]]></Node>
<StgValue><ssdm name="mul_ln72_450"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3261 %mul_ln72_456 = mul i22 %sext_ln72_131, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_456"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3376 %mul_ln72_468 = mul i24 %sext_ln72_130, i24 16777149

]]></Node>
<StgValue><ssdm name="mul_ln72_468"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3382 %tmp_555 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_468, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3386 %mul_ln72_469 = mul i22 %sext_ln72_23, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_469"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:171 %shl_ln72_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_1"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:172 %mul_ln72_1 = mul i24 %sext_ln72_3, i24 16776806

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:173 %add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:179 %mul_ln72_2 = mul i24 %sext_ln72_6, i24 16775305

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:186 %mul_ln72_3 = mul i24 %sext_ln72_7, i24 227

]]></Node>
<StgValue><ssdm name="mul_ln72_3"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="23" op_0_bw="16">
<![CDATA[
entry:193 %sext_ln72_13 = sext i16 %input_18_read

]]></Node>
<StgValue><ssdm name="sext_ln72_13"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:238 %add_ln72_6 = add i23 %sext_ln72_27, i23 %mul_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_6"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="23" op_0_bw="16">
<![CDATA[
entry:241 %sext_ln72_29 = sext i16 %input_6_read

]]></Node>
<StgValue><ssdm name="sext_ln72_29"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:243 %shl_ln72_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_6_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_20"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="22">
<![CDATA[
entry:244 %sext_ln72_31 = sext i22 %shl_ln72_20

]]></Node>
<StgValue><ssdm name="sext_ln72_31"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:245 %sub_ln72_8 = sub i23 0, i23 %sext_ln72_31

]]></Node>
<StgValue><ssdm name="sub_ln72_8"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:246 %sub_ln72_9 = sub i23 %sub_ln72_8, i23 %sext_ln72_29

]]></Node>
<StgValue><ssdm name="sub_ln72_9"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:247 %tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_6, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:248 %tmp_127 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="23">
<![CDATA[
entry:249 %sext_ln72_32 = sext i23 %tmp_127

]]></Node>
<StgValue><ssdm name="sext_ln72_32"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="23">
<![CDATA[
entry:250 %sext_ln72_33 = sext i23 %sub_ln72_9

]]></Node>
<StgValue><ssdm name="sext_ln72_33"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:251 %add_ln72_7 = add i24 %sext_ln72_32, i24 %sext_ln72_33

]]></Node>
<StgValue><ssdm name="add_ln72_7"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="22" op_0_bw="16">
<![CDATA[
entry:255 %sext_ln72_36 = sext i16 %input_11_read

]]></Node>
<StgValue><ssdm name="sext_ln72_36"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:262 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:269 %mul_ln72_7 = mul i21 %sext_ln72_42, i21 11

]]></Node>
<StgValue><ssdm name="mul_ln72_7"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="23" op_0_bw="16">
<![CDATA[
entry:408 %sext_ln72_104 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_104"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:421 %mul_ln72_13 = mul i24 %sext_ln72, i24 873

]]></Node>
<StgValue><ssdm name="mul_ln72_13"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="16">
<![CDATA[
entry:429 %sext_ln72_114 = sext i16 %input_20_read

]]></Node>
<StgValue><ssdm name="sext_ln72_114"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="16">
<![CDATA[
entry:443 %sext_ln72_122 = sext i16 %input_27_read

]]></Node>
<StgValue><ssdm name="sext_ln72_122"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:488 %add_ln72_30 = add i24 %shl_ln72_52, i24 %mul_ln72_21

]]></Node>
<StgValue><ssdm name="add_ln72_30"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:492 %mul_ln72_22 = mul i24 %sext_ln72_134, i24 2171

]]></Node>
<StgValue><ssdm name="mul_ln72_22"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:493 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:494 %shl_ln72_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_53"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:495 %add_ln72_31 = add i24 %shl_ln72_53, i24 %mul_ln72_22

]]></Node>
<StgValue><ssdm name="add_ln72_31"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:496 %mul_ln72_23 = mul i24 %sext_ln72_41, i24 7391

]]></Node>
<StgValue><ssdm name="mul_ln72_23"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:507 %mul_ln72_24 = mul i23 %sext_ln72_13, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_24"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:558 %mul_ln72_32 = mul i24 %sext_ln72_28, i24 1824

]]></Node>
<StgValue><ssdm name="mul_ln72_32"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:559 %mul_ln72_33 = mul i24 %sext_ln72_35, i24 106

]]></Node>
<StgValue><ssdm name="mul_ln72_33"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:560 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:563 %mul_ln72_34 = mul i24 %sext_ln72_134, i24 7611

]]></Node>
<StgValue><ssdm name="mul_ln72_34"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:615 %shl_ln72_78 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_4_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_78"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="23">
<![CDATA[
entry:616 %sext_ln72_151 = sext i23 %shl_ln72_78

]]></Node>
<StgValue><ssdm name="sext_ln72_151"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:617 %shl_ln72_79 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_4_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_79"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="21" op_0_bw="17">
<![CDATA[
entry:618 %sext_ln72_152 = sext i17 %shl_ln72_79

]]></Node>
<StgValue><ssdm name="sext_ln72_152"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="17">
<![CDATA[
entry:619 %sext_ln72_153 = sext i17 %shl_ln72_79

]]></Node>
<StgValue><ssdm name="sext_ln72_153"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:620 %sub_ln72_23 = sub i24 %sext_ln72_153, i24 %sext_ln72_151

]]></Node>
<StgValue><ssdm name="sub_ln72_23"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:621 %tmp_52 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="23">
<![CDATA[
entry:622 %sext_ln72_154 = sext i23 %tmp_52

]]></Node>
<StgValue><ssdm name="sext_ln72_154"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:623 %add_ln72_52 = add i24 %sext_ln72_154, i24 %sub_ln72_23

]]></Node>
<StgValue><ssdm name="add_ln72_52"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:624 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_52, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:625 %shl_ln72_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_80"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:626 %mul_ln72_42 = mul i24 %sext_ln72_28, i24 377

]]></Node>
<StgValue><ssdm name="mul_ln72_42"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:627 %add_ln72_53 = add i24 %shl_ln72_80, i24 %mul_ln72_42

]]></Node>
<StgValue><ssdm name="add_ln72_53"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:628 %mul_ln72_43 = mul i24 %sext_ln72_132, i24 1066

]]></Node>
<StgValue><ssdm name="mul_ln72_43"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:641 %mul_ln72_44 = mul i24 %sext_ln72_41, i24 1191

]]></Node>
<StgValue><ssdm name="mul_ln72_44"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:695 %add_ln72_65 = add i24 %sext_ln72_163, i24 %sext_ln72_164

]]></Node>
<StgValue><ssdm name="add_ln72_65"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:696 %tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_65, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:697 %shl_ln72_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_94"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:698 %mul_ln72_54 = mul i24 %sext_ln72_41, i24 3322

]]></Node>
<StgValue><ssdm name="mul_ln72_54"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:699 %add_ln72_66 = add i24 %shl_ln72_94, i24 %mul_ln72_54

]]></Node>
<StgValue><ssdm name="add_ln72_66"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:705 %mul_ln72_55 = mul i24 %sext_ln72_165, i24 9190

]]></Node>
<StgValue><ssdm name="mul_ln72_55"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:707 %mul_ln72_56 = mul i24 %sext_ln72_7, i24 3096

]]></Node>
<StgValue><ssdm name="mul_ln72_56"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="24" op_0_bw="16">
<![CDATA[
entry:754 %sext_ln72_177 = sext i16 %input_34_read

]]></Node>
<StgValue><ssdm name="sext_ln72_177"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:777 %add_ln72_79 = add i24 %shl_ln72_109, i24 %mul_ln72_67

]]></Node>
<StgValue><ssdm name="add_ln72_79"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:782 %tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_79, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:783 %shl_ln72_110 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_110"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:784 %mul_ln72_68 = mul i24 %sext_ln72_180, i24 1334

]]></Node>
<StgValue><ssdm name="mul_ln72_68"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:785 %add_ln72_80 = add i24 %shl_ln72_110, i24 %mul_ln72_68

]]></Node>
<StgValue><ssdm name="add_ln72_80"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:786 %mul_ln72_69 = mul i24 %sext_ln72_6, i24 95

]]></Node>
<StgValue><ssdm name="mul_ln72_69"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:792 %mul_ln72_70 = mul i24 %sext_ln72_114, i24 348

]]></Node>
<StgValue><ssdm name="mul_ln72_70"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:835 %mul_ln72_78 = mul i24 %sext_ln72, i24 16774435

]]></Node>
<StgValue><ssdm name="mul_ln72_78"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:836 %tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_78, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:838 %mul_ln72_79 = mul i24 %sext_ln72_28, i24 317

]]></Node>
<StgValue><ssdm name="mul_ln72_79"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:842 %mul_ln72_80 = mul i24 %sext_ln72_35, i24 198

]]></Node>
<StgValue><ssdm name="mul_ln72_80"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:930 %shl_ln72_140 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_140"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:931 %mul_ln72_95 = mul i24 %sext_ln72_28, i24 16773744

]]></Node>
<StgValue><ssdm name="mul_ln72_95"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:932 %add_ln72_106 = add i24 %shl_ln72_140, i24 %mul_ln72_95

]]></Node>
<StgValue><ssdm name="add_ln72_106"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:935 %mul_ln72_96 = mul i24 %sext_ln72_180, i24 1183

]]></Node>
<StgValue><ssdm name="mul_ln72_96"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:939 %mul_ln72_97 = mul i24 %sext_ln72_41, i24 2060

]]></Node>
<StgValue><ssdm name="mul_ln72_97"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:979 %add_ln72_114 = add i24 %sext_ln72_201, i24 %mul_ln72_101

]]></Node>
<StgValue><ssdm name="add_ln72_114"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:980 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_114, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:981 %shl_ln72_151 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_151"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:982 %mul_ln72_102 = mul i24 %sext_ln72, i24 216

]]></Node>
<StgValue><ssdm name="mul_ln72_102"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:983 %add_ln72_115 = add i24 %shl_ln72_151, i24 %mul_ln72_102

]]></Node>
<StgValue><ssdm name="add_ln72_115"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:986 %mul_ln72_103 = mul i24 %sext_ln72_35, i24 16776890

]]></Node>
<StgValue><ssdm name="mul_ln72_103"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:988 %mul_ln72_104 = mul i24 %sext_ln72_165, i24 206

]]></Node>
<StgValue><ssdm name="mul_ln72_104"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1062 %add_ln72_129 = add i24 %shl_ln72_171, i24 %sext_ln72_208

]]></Node>
<StgValue><ssdm name="add_ln72_129"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1063 %shl_ln72_172 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_24_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_172"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1064 %tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_129, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1065 %shl_ln72_173 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_131, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_173"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1066 %add_ln72_130 = add i24 %shl_ln72_173, i24 %shl_ln72_172

]]></Node>
<StgValue><ssdm name="add_ln72_130"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1067 %tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_130, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1068 %shl_ln72_174 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_132, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_174"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1069 %mul_ln72_115 = mul i24 %sext_ln72_139, i24 723

]]></Node>
<StgValue><ssdm name="mul_ln72_115"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1070 %add_ln72_131 = add i24 %shl_ln72_174, i24 %mul_ln72_115

]]></Node>
<StgValue><ssdm name="add_ln72_131"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1073 %mul_ln72_116 = mul i24 %sext_ln72_69, i24 16775483

]]></Node>
<StgValue><ssdm name="mul_ln72_116"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1077 %mul_ln72_117 = mul i24 %sext_ln72_177, i24 727

]]></Node>
<StgValue><ssdm name="mul_ln72_117"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1097 %mul_ln72_121 = mul i24 %sext_ln72_22, i24 273

]]></Node>
<StgValue><ssdm name="mul_ln72_121"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1098 %mul_ln72_122 = mul i24 %sext_ln72_6, i24 16776988

]]></Node>
<StgValue><ssdm name="mul_ln72_122"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1099 %tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_121, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1104 %mul_ln72_123 = mul i24 %sext_ln72_134, i24 16775537

]]></Node>
<StgValue><ssdm name="mul_ln72_123"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1143 %mul_ln72_129 = mul i24 %sext_ln72, i24 16775409

]]></Node>
<StgValue><ssdm name="mul_ln72_129"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1147 %mul_ln72_130 = mul i24 %sext_ln72_35, i24 16776605

]]></Node>
<StgValue><ssdm name="mul_ln72_130"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1190 %shl_ln72_199 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_154, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_199"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1191 %mul_ln72_137 = mul i24 %sext_ln72_3, i24 16776922

]]></Node>
<StgValue><ssdm name="mul_ln72_137"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1192 %add_ln72_153 = add i24 %shl_ln72_199, i24 %mul_ln72_137

]]></Node>
<StgValue><ssdm name="add_ln72_153"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1193 %mul_ln72_138 = mul i24 %sext_ln72_168, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln72_138"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1205 %mul_ln72_139 = mul i24 %sext_ln72_122, i24 16777116

]]></Node>
<StgValue><ssdm name="mul_ln72_139"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:1237 %tmp_163 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="24" op_0_bw="23">
<![CDATA[
entry:1238 %sext_ln72_219 = sext i23 %tmp_163

]]></Node>
<StgValue><ssdm name="sext_ln72_219"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1239 %mul_ln72_146 = mul i24 %sext_ln72_130, i24 462

]]></Node>
<StgValue><ssdm name="mul_ln72_146"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1240 %add_ln72_162 = add i24 %sext_ln72_219, i24 %mul_ln72_146

]]></Node>
<StgValue><ssdm name="add_ln72_162"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1241 %mul_ln72_147 = mul i24 %sext_ln72_28, i24 16777108

]]></Node>
<StgValue><ssdm name="mul_ln72_147"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1247 %mul_ln72_148 = mul i24 %sext_ln72_132, i24 16774255

]]></Node>
<StgValue><ssdm name="mul_ln72_148"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1296 %add_ln72_172 = add i24 %shl_ln72_221, i24 %mul_ln72_155

]]></Node>
<StgValue><ssdm name="add_ln72_172"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1297 %tmp_174 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_172, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1298 %shl_ln72_222 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_174, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_222"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1299 %mul_ln72_156 = mul i24 %sext_ln72_28, i24 16776734

]]></Node>
<StgValue><ssdm name="mul_ln72_156"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1300 %add_ln72_173 = add i24 %shl_ln72_222, i24 %mul_ln72_156

]]></Node>
<StgValue><ssdm name="add_ln72_173"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1307 %mul_ln72_157 = mul i24 %sext_ln72_226, i24 187

]]></Node>
<StgValue><ssdm name="mul_ln72_157"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1311 %mul_ln72_158 = mul i24 %sext_ln72_35, i24 16776794

]]></Node>
<StgValue><ssdm name="mul_ln72_158"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1354 %add_ln72_182 = add i24 %sext_ln72_233, i24 %mul_ln72_165

]]></Node>
<StgValue><ssdm name="add_ln72_182"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:1355 %shl_ln72_233 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_6_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_233"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="21" op_0_bw="20">
<![CDATA[
entry:1356 %sext_ln72_234 = sext i20 %shl_ln72_233

]]></Node>
<StgValue><ssdm name="sext_ln72_234"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1357 %sub_ln72_43 = sub i21 0, i21 %sext_ln72_234

]]></Node>
<StgValue><ssdm name="sub_ln72_43"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1358 %tmp_184 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_182, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1359 %shl_ln72_234 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_184, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_234"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="24" op_0_bw="21">
<![CDATA[
entry:1360 %sext_ln72_235 = sext i21 %sub_ln72_43

]]></Node>
<StgValue><ssdm name="sext_ln72_235"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1361 %add_ln72_183 = add i24 %shl_ln72_234, i24 %sext_ln72_235

]]></Node>
<StgValue><ssdm name="add_ln72_183"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1362 %mul_ln72_166 = mul i23 %sext_ln72_166, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_166"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1363 %tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_183, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1364 %shl_ln72_235 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_185, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_235"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="24" op_0_bw="23">
<![CDATA[
entry:1365 %sext_ln72_236 = sext i23 %mul_ln72_166

]]></Node>
<StgValue><ssdm name="sext_ln72_236"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1366 %add_ln72_184 = add i24 %shl_ln72_235, i24 %sext_ln72_236

]]></Node>
<StgValue><ssdm name="add_ln72_184"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1367 %mul_ln72_167 = mul i24 %sext_ln72_7, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_167"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1433 %mul_ln72_174 = mul i24 %sext_ln72, i24 16776473

]]></Node>
<StgValue><ssdm name="mul_ln72_174"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1434 %tmp_199 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_174, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1436 %mul_ln72_175 = mul i24 %sext_ln72_132, i24 415

]]></Node>
<StgValue><ssdm name="mul_ln72_175"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1475 %add_ln72_202 = add i24 %sext_ln72_252, i24 %mul_ln72_179

]]></Node>
<StgValue><ssdm name="add_ln72_202"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1476 %mul_ln72_180 = mul i22 %sext_ln72_23, i22 4194283

]]></Node>
<StgValue><ssdm name="mul_ln72_180"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1477 %tmp_205 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_202, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1478 %shl_ln72_258 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_205, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_258"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="24" op_0_bw="22">
<![CDATA[
entry:1479 %sext_ln72_253 = sext i22 %mul_ln72_180

]]></Node>
<StgValue><ssdm name="sext_ln72_253"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1480 %add_ln72_203 = add i24 %shl_ln72_258, i24 %sext_ln72_253

]]></Node>
<StgValue><ssdm name="add_ln72_203"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1483 %mul_ln72_181 = mul i24 %sext_ln72_132, i24 378

]]></Node>
<StgValue><ssdm name="mul_ln72_181"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1487 %mul_ln72_182 = mul i24 %sext_ln72_180, i24 16775905

]]></Node>
<StgValue><ssdm name="mul_ln72_182"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1518 %shl_ln72_266 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_212, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_266"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1519 %mul_ln72_186 = mul i24 %sext_ln72_28, i24 1708

]]></Node>
<StgValue><ssdm name="mul_ln72_186"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1520 %add_ln72_210 = add i24 %shl_ln72_266, i24 %mul_ln72_186

]]></Node>
<StgValue><ssdm name="add_ln72_210"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1523 %mul_ln72_187 = mul i24 %sext_ln72_3, i24 310

]]></Node>
<StgValue><ssdm name="mul_ln72_187"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1527 %mul_ln72_188 = mul i24 %sext_ln72_41, i24 1265

]]></Node>
<StgValue><ssdm name="mul_ln72_188"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:1561 %shl_ln72_275 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_1_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_275"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="21" op_0_bw="20">
<![CDATA[
entry:1562 %sext_ln72_260 = sext i20 %shl_ln72_275

]]></Node>
<StgValue><ssdm name="sext_ln72_260"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1563 %sub_ln72_51 = sub i21 0, i21 %sext_ln72_260

]]></Node>
<StgValue><ssdm name="sub_ln72_51"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1564 %trunc_ln72_6 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %sub_ln72_51, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln72_6"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1565 %mul_ln72_195 = mul i23 %sext_ln72_129, i23 8388557

]]></Node>
<StgValue><ssdm name="mul_ln72_195"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
entry:1566 %tmp_221 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_6, i8 0

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="23" op_0_bw="21">
<![CDATA[
entry:1567 %sext_ln72_261 = sext i21 %tmp_221

]]></Node>
<StgValue><ssdm name="sext_ln72_261"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1568 %add_ln72_219 = add i23 %sext_ln72_261, i23 %mul_ln72_195

]]></Node>
<StgValue><ssdm name="add_ln72_219"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1579 %mul_ln72_196 = mul i23 %sext_ln72_29, i23 8388554

]]></Node>
<StgValue><ssdm name="mul_ln72_196"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1638 %shl_ln72_285 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_234, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_285"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1639 %mul_ln72_204 = mul i24 %sext_ln72_35, i24 182

]]></Node>
<StgValue><ssdm name="mul_ln72_204"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1640 %add_ln72_230 = add i24 %shl_ln72_285, i24 %mul_ln72_204

]]></Node>
<StgValue><ssdm name="add_ln72_230"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1643 %mul_ln72_205 = mul i24 %sext_ln72_6, i24 1512

]]></Node>
<StgValue><ssdm name="mul_ln72_205"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1647 %mul_ln72_206 = mul i24 %sext_ln72_165, i24 11718

]]></Node>
<StgValue><ssdm name="mul_ln72_206"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:1691 %tmp_245 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_9, i8 0

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="24" op_0_bw="22">
<![CDATA[
entry:1692 %sext_ln72_278 = sext i22 %tmp_245

]]></Node>
<StgValue><ssdm name="sext_ln72_278"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1693 %mul_ln72_215 = mul i24 %sext_ln72, i24 16775938

]]></Node>
<StgValue><ssdm name="mul_ln72_215"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1694 %add_ln72_241 = add i24 %sext_ln72_278, i24 %mul_ln72_215

]]></Node>
<StgValue><ssdm name="add_ln72_241"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1697 %mul_ln72_216 = mul i24 %sext_ln72_180, i24 16776034

]]></Node>
<StgValue><ssdm name="mul_ln72_216"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1701 %mul_ln72_217 = mul i24 %sext_ln72_3, i24 16776714

]]></Node>
<StgValue><ssdm name="mul_ln72_217"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:1738 %shl_ln72_306 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_2_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_306"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="20" op_0_bw="19">
<![CDATA[
entry:1739 %sext_ln72_283 = sext i19 %shl_ln72_306

]]></Node>
<StgValue><ssdm name="sext_ln72_283"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:1740 %shl_ln72_307 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_2_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_307"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="20" op_0_bw="17">
<![CDATA[
entry:1741 %sext_ln72_284 = sext i17 %shl_ln72_307

]]></Node>
<StgValue><ssdm name="sext_ln72_284"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:1742 %sub_ln72_55 = sub i20 %sext_ln72_284, i20 %sext_ln72_283

]]></Node>
<StgValue><ssdm name="sub_ln72_55"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1743 %trunc_ln72_10 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %sub_ln72_55, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln72_10"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
entry:1745 %tmp_254 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln72_10, i8 0

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="22" op_0_bw="20">
<![CDATA[
entry:1746 %sext_ln72_307 = sext i20 %tmp_254

]]></Node>
<StgValue><ssdm name="sext_ln72_307"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1747 %mul_ln72_222 = mul i22 %sext_ln72_286, i22 4194260

]]></Node>
<StgValue><ssdm name="mul_ln72_222"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1748 %add_ln72_250 = add i22 %sext_ln72_307, i22 %mul_ln72_222

]]></Node>
<StgValue><ssdm name="add_ln72_250"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1833 %add_ln72_262 = add i24 %shl_ln72_325, i24 %sext_ln72_305

]]></Node>
<StgValue><ssdm name="add_ln72_262"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1834 %tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_262, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1835 %shl_ln72_326 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_268, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_326"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1836 %mul_ln72_230 = mul i24 %sext_ln72_28, i24 16776245

]]></Node>
<StgValue><ssdm name="mul_ln72_230"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1837 %add_ln72_263 = add i24 %shl_ln72_326, i24 %mul_ln72_230

]]></Node>
<StgValue><ssdm name="add_ln72_263"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1838 %mul_ln72_231 = mul i24 %sext_ln72_226, i24 16776770

]]></Node>
<StgValue><ssdm name="mul_ln72_231"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1842 %mul_ln72_232 = mul i24 %sext_ln72_6, i24 421

]]></Node>
<StgValue><ssdm name="mul_ln72_232"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1884 %mul_ln72_241 = mul i24 %sext_ln72_134, i24 16777009

]]></Node>
<StgValue><ssdm name="mul_ln72_241"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1888 %mul_ln72_242 = mul i24 %sext_ln72_195, i24 2392

]]></Node>
<StgValue><ssdm name="mul_ln72_242"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1933 %mul_ln72_251 = mul i24 %sext_ln72_130, i24 16776983

]]></Node>
<StgValue><ssdm name="mul_ln72_251"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1939 %tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_251, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1945 %mul_ln72_252 = mul i24 %sext_ln72_6, i24 1151

]]></Node>
<StgValue><ssdm name="mul_ln72_252"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1949 %mul_ln72_253 = mul i24 %sext_ln72_195, i24 16776558

]]></Node>
<StgValue><ssdm name="mul_ln72_253"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1995 %add_ln72_295 = add i24 %shl_ln72_360, i24 %mul_ln72_263

]]></Node>
<StgValue><ssdm name="add_ln72_295"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1996 %mul_ln72_264 = mul i24 %sext_ln72_3, i24 16776667

]]></Node>
<StgValue><ssdm name="mul_ln72_264"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1997 %tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_295, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1998 %shl_ln72_361 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_301, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_361"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1999 %add_ln72_296 = add i24 %shl_ln72_361, i24 %mul_ln72_264

]]></Node>
<StgValue><ssdm name="add_ln72_296"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2002 %mul_ln72_265 = mul i24 %sext_ln72_134, i24 1882

]]></Node>
<StgValue><ssdm name="mul_ln72_265"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2004 %mul_ln72_266 = mul i24 %sext_ln72_7, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_266"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2067 %add_ln72_308 = add i23 %sext_ln72_322, i23 %sext_ln72_368

]]></Node>
<StgValue><ssdm name="add_ln72_308"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2068 %mul_ln72_274 = mul i24 %sext_ln72_215, i24 16770223

]]></Node>
<StgValue><ssdm name="mul_ln72_274"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2069 %tmp_314 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_308, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:2070 %tmp_315 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_314, i8 0

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="24" op_0_bw="23">
<![CDATA[
entry:2071 %sext_ln72_371 = sext i23 %tmp_315

]]></Node>
<StgValue><ssdm name="sext_ln72_371"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2072 %add_ln72_309 = add i24 %sext_ln72_371, i24 %mul_ln72_274

]]></Node>
<StgValue><ssdm name="add_ln72_309"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2073 %mul_ln72_275 = mul i23 %sext_ln72_227, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln72_275"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2078 %mul_ln72_276 = mul i24 %sext_ln72_3, i24 89

]]></Node>
<StgValue><ssdm name="mul_ln72_276"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2122 %mul_ln72_286 = mul i24 %sext_ln72, i24 287

]]></Node>
<StgValue><ssdm name="mul_ln72_286"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2124 %shl_ln72_387 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_326, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_387"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2125 %add_ln72_320 = add i24 %shl_ln72_387, i24 %mul_ln72_286

]]></Node>
<StgValue><ssdm name="add_ln72_320"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2139 %mul_ln72_288 = mul i22 %sext_ln72_36, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_288"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2190 %mul_ln72_295 = mul i22 %sext_ln72_179, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_295"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2192 %shl_ln72_401 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_338, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_401"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="24" op_0_bw="22">
<![CDATA[
entry:2193 %sext_ln72_337 = sext i22 %mul_ln72_295

]]></Node>
<StgValue><ssdm name="sext_ln72_337"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2194 %add_ln72_331 = add i24 %shl_ln72_401, i24 %sext_ln72_337

]]></Node>
<StgValue><ssdm name="add_ln72_331"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2247 %mul_ln72_299 = mul i24 %sext_ln72, i24 183

]]></Node>
<StgValue><ssdm name="mul_ln72_299"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2251 %mul_ln72_300 = mul i24 %sext_ln72_180, i24 16773461

]]></Node>
<StgValue><ssdm name="mul_ln72_300"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2293 %add_ln72_346 = add i24 %shl_ln72_423, i24 %mul_ln72_307

]]></Node>
<StgValue><ssdm name="add_ln72_346"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2294 %tmp_355 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_346, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2295 %shl_ln72_424 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_355, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_424"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2296 %mul_ln72_308 = mul i24 %sext_ln72_41, i24 16776892

]]></Node>
<StgValue><ssdm name="mul_ln72_308"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2297 %add_ln72_347 = add i24 %shl_ln72_424, i24 %mul_ln72_308

]]></Node>
<StgValue><ssdm name="add_ln72_347"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2300 %mul_ln72_309 = mul i24 %sext_ln72_195, i24 1967

]]></Node>
<StgValue><ssdm name="mul_ln72_309"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2302 %mul_ln72_310 = mul i24 %sext_ln72_7, i24 1000

]]></Node>
<StgValue><ssdm name="mul_ln72_310"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2343 %mul_ln72_316 = mul i24 %sext_ln72_132, i24 16776379

]]></Node>
<StgValue><ssdm name="mul_ln72_316"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2344 %tmp_365 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_316, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2346 %mul_ln72_317 = mul i24 %sext_ln72_35, i24 16776778

]]></Node>
<StgValue><ssdm name="mul_ln72_317"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2388 %mul_ln72_324 = mul i24 %sext_ln72_41, i24 1277

]]></Node>
<StgValue><ssdm name="mul_ln72_324"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2392 %mul_ln72_325 = mul i24 %sext_ln72_165, i24 519

]]></Node>
<StgValue><ssdm name="mul_ln72_325"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2429 %add_ln72_372 = add i24 %sext_ln72_362, i24 %mul_ln72_330

]]></Node>
<StgValue><ssdm name="add_ln72_372"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2430 %tmp_381 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_372, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2431 %shl_ln72_451 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_381, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_451"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2432 %mul_ln72_331 = mul i24 %sext_ln72_215, i24 16776044

]]></Node>
<StgValue><ssdm name="mul_ln72_331"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2433 %add_ln72_373 = add i24 %shl_ln72_451, i24 %mul_ln72_331

]]></Node>
<StgValue><ssdm name="add_ln72_373"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2436 %mul_ln72_332 = mul i24 %sext_ln72, i24 16776664

]]></Node>
<StgValue><ssdm name="mul_ln72_332"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2440 %mul_ln72_333 = mul i24 %sext_ln72_132, i24 16776288

]]></Node>
<StgValue><ssdm name="mul_ln72_333"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:2478 %tmp_391 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_2_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="24" op_0_bw="23">
<![CDATA[
entry:2479 %sext_ln72_363 = sext i23 %tmp_391

]]></Node>
<StgValue><ssdm name="sext_ln72_363"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2480 %sub_ln72_126 = sub i24 %sext_ln72_130, i24 %sext_ln72_363

]]></Node>
<StgValue><ssdm name="sub_ln72_126"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
entry:2481 %tmp_392 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_13, i8 0

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="24" op_0_bw="21">
<![CDATA[
entry:2482 %sext_ln72_364 = sext i21 %tmp_392

]]></Node>
<StgValue><ssdm name="sext_ln72_364"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2483 %add_ln72_383 = add i24 %sext_ln72_364, i24 %sub_ln72_126

]]></Node>
<StgValue><ssdm name="add_ln72_383"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2484 %tmp_393 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_383, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2486 %mul_ln72_342 = mul i24 %sext_ln72_134, i24 16776269

]]></Node>
<StgValue><ssdm name="mul_ln72_342"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2490 %mul_ln72_343 = mul i24 %sext_ln72_41, i24 11960

]]></Node>
<StgValue><ssdm name="mul_ln72_343"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2528 %mul_ln72_350 = mul i24 %sext_ln72_180, i24 688

]]></Node>
<StgValue><ssdm name="mul_ln72_350"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2529 %tmp_402 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_350, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2531 %mul_ln72_351 = mul i24 %sext_ln72_3, i24 16776847

]]></Node>
<StgValue><ssdm name="mul_ln72_351"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2533 %mul_ln72_352 = mul i24 %sext_ln72_7, i24 1174

]]></Node>
<StgValue><ssdm name="mul_ln72_352"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2587 %add_ln72_404 = add i23 %sext_ln72_417, i23 %mul_ln72_361

]]></Node>
<StgValue><ssdm name="add_ln72_404"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2588 %tmp_414 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_404, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:2589 %tmp_415 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_414, i8 0

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="24" op_0_bw="23">
<![CDATA[
entry:2590 %sext_ln72_449 = sext i23 %tmp_415

]]></Node>
<StgValue><ssdm name="sext_ln72_449"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2591 %mul_ln72_362 = mul i24 %sext_ln72_132, i24 16776614

]]></Node>
<StgValue><ssdm name="mul_ln72_362"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2592 %add_ln72_405 = add i24 %sext_ln72_449, i24 %mul_ln72_362

]]></Node>
<StgValue><ssdm name="add_ln72_405"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2595 %mul_ln72_363 = mul i24 %sext_ln72_41, i24 1861

]]></Node>
<StgValue><ssdm name="mul_ln72_363"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2599 %mul_ln72_364 = mul i24 %sext_ln72_195, i24 16776598

]]></Node>
<StgValue><ssdm name="mul_ln72_364"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2640 %mul_ln72_372 = mul i24 %sext_ln72_28, i24 16773492

]]></Node>
<StgValue><ssdm name="mul_ln72_372"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2641 %tmp_426 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_372, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2643 %mul_ln72_373 = mul i24 %sext_ln72_180, i24 16774920

]]></Node>
<StgValue><ssdm name="mul_ln72_373"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2673 %add_ln72_421 = add i22 %sext_ln72_450, i22 %mul_ln72_378

]]></Node>
<StgValue><ssdm name="add_ln72_421"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2674 %mul_ln72_379 = mul i22 %sext_ln72_23, i22 4194282

]]></Node>
<StgValue><ssdm name="mul_ln72_379"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2675 %tmp_432 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %add_ln72_421, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:2676 %tmp_433 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %tmp_432, i8 0

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="24" op_0_bw="22">
<![CDATA[
entry:2677 %sext_ln72_483 = sext i22 %tmp_433

]]></Node>
<StgValue><ssdm name="sext_ln72_483"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="24" op_0_bw="22">
<![CDATA[
entry:2678 %sext_ln72_373 = sext i22 %mul_ln72_379

]]></Node>
<StgValue><ssdm name="sext_ln72_373"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2679 %add_ln72_422 = add i24 %sext_ln72_483, i24 %sext_ln72_373

]]></Node>
<StgValue><ssdm name="add_ln72_422"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2680 %mul_ln72_380 = mul i22 %sext_ln72_30, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_380"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2761 %mul_ln72_386 = mul i22 %sext_ln72_179, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_386"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2763 %shl_ln72_514 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_446, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_514"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="24" op_0_bw="22">
<![CDATA[
entry:2764 %sext_ln72_394 = sext i22 %mul_ln72_386

]]></Node>
<StgValue><ssdm name="sext_ln72_394"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2765 %add_ln72_435 = add i24 %shl_ln72_514, i24 %sext_ln72_394

]]></Node>
<StgValue><ssdm name="add_ln72_435"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2820 %mul_ln72_391 = mul i24 %sext_ln72_215, i24 527

]]></Node>
<StgValue><ssdm name="mul_ln72_391"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2826 %mul_ln72_392 = mul i24 %sext_ln72_134, i24 16776425

]]></Node>
<StgValue><ssdm name="mul_ln72_392"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2848 %shl_ln72_532 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_460, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_532"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2849 %mul_ln72_397 = mul i24 %sext_ln72_215, i24 202

]]></Node>
<StgValue><ssdm name="mul_ln72_397"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2850 %add_ln72_449 = add i24 %shl_ln72_532, i24 %mul_ln72_397

]]></Node>
<StgValue><ssdm name="add_ln72_449"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2853 %mul_ln72_398 = mul i24 %sext_ln72_22, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_398"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2855 %mul_ln72_399 = mul i24 %sext_ln72_28, i24 110

]]></Node>
<StgValue><ssdm name="mul_ln72_399"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2896 %add_ln72_458 = add i24 %shl_ln72_542, i24 %mul_ln72_405

]]></Node>
<StgValue><ssdm name="add_ln72_458"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2897 %tmp_470 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_458, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2898 %shl_ln72_543 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_470, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_543"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2899 %mul_ln72_406 = mul i24 %sext_ln72_132, i24 789

]]></Node>
<StgValue><ssdm name="mul_ln72_406"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2900 %add_ln72_459 = add i24 %shl_ln72_543, i24 %mul_ln72_406

]]></Node>
<StgValue><ssdm name="add_ln72_459"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2903 %mul_ln72_407 = mul i24 %sext_ln72_180, i24 16776690

]]></Node>
<StgValue><ssdm name="mul_ln72_407"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2907 %mul_ln72_408 = mul i24 %sext_ln72_35, i24 662

]]></Node>
<StgValue><ssdm name="mul_ln72_408"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2959 %shl_ln72_558 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_1_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_558"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="23" op_0_bw="22">
<![CDATA[
entry:2960 %sext_ln72_411 = sext i22 %shl_ln72_558

]]></Node>
<StgValue><ssdm name="sext_ln72_411"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2961 %shl_ln72_559 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_1_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_559"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="23" op_0_bw="17">
<![CDATA[
entry:2962 %sext_ln72_412 = sext i17 %shl_ln72_559

]]></Node>
<StgValue><ssdm name="sext_ln72_412"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2963 %sub_ln72_94 = sub i23 %sext_ln72_412, i23 %sext_ln72_411

]]></Node>
<StgValue><ssdm name="sub_ln72_94"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2964 %trunc_ln72_16 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_94, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln72_16"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2965 %mul_ln72_416 = mul i23 %sext_ln72_129, i23 8388559

]]></Node>
<StgValue><ssdm name="mul_ln72_416"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:2966 %tmp_482 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_16, i8 0

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="24" op_0_bw="23">
<![CDATA[
entry:2967 %sext_ln72_413 = sext i23 %tmp_482

]]></Node>
<StgValue><ssdm name="sext_ln72_413"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="24" op_0_bw="23">
<![CDATA[
entry:2968 %sext_ln72_414 = sext i23 %mul_ln72_416

]]></Node>
<StgValue><ssdm name="sext_ln72_414"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2969 %add_ln72_471 = add i24 %sext_ln72_413, i24 %sext_ln72_414

]]></Node>
<StgValue><ssdm name="add_ln72_471"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3067 %mul_ln72_424 = mul i23 %sext_ln72_104, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln72_424"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3068 %trunc_ln72_18 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_424, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln72_18"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3071 %mul_ln72_425 = mul i24 %sext_ln72_180, i24 16774953

]]></Node>
<StgValue><ssdm name="mul_ln72_425"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3075 %mul_ln72_426 = mul i24 %sext_ln72_165, i24 16775208

]]></Node>
<StgValue><ssdm name="mul_ln72_426"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3126 %shl_ln72_589 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_510, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_589"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3127 %mul_ln72_438 = mul i24 %sext_ln72, i24 16773921

]]></Node>
<StgValue><ssdm name="mul_ln72_438"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3128 %add_ln72_498 = add i24 %shl_ln72_589, i24 %mul_ln72_438

]]></Node>
<StgValue><ssdm name="add_ln72_498"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3131 %mul_ln72_439 = mul i24 %sext_ln72_180, i24 16776336

]]></Node>
<StgValue><ssdm name="mul_ln72_439"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3135 %mul_ln72_440 = mul i24 %sext_ln72_226, i24 16777018

]]></Node>
<StgValue><ssdm name="mul_ln72_440"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3191 %add_ln72_510 = add i24 %shl_ln72_605, i24 %mul_ln72_448

]]></Node>
<StgValue><ssdm name="add_ln72_510"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3192 %mul_ln72_449 = mul i24 %sext_ln72_22, i24 534

]]></Node>
<StgValue><ssdm name="mul_ln72_449"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3193 %tmp_523 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_510, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3194 %shl_ln72_606 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_523, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_606"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3195 %add_ln72_511 = add i24 %shl_ln72_606, i24 %mul_ln72_449

]]></Node>
<StgValue><ssdm name="add_ln72_511"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3198 %mul_ln72_450 = mul i24 %sext_ln72_28, i24 2133

]]></Node>
<StgValue><ssdm name="mul_ln72_450"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3205 %mul_ln72_451 = mul i24 %sext_ln72_6, i24 840

]]></Node>
<StgValue><ssdm name="mul_ln72_451"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:3257 %shl_ln72_622 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_4_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_622"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="21" op_0_bw="20">
<![CDATA[
entry:3258 %sext_ln72_448 = sext i20 %shl_ln72_622

]]></Node>
<StgValue><ssdm name="sext_ln72_448"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3259 %add_ln72_566 = add i21 %sext_ln72_448, i21 %sext_ln72_152

]]></Node>
<StgValue><ssdm name="add_ln72_566"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3260 %trunc_ln72_19 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %add_ln72_566, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln72_19"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3261 %mul_ln72_456 = mul i22 %sext_ln72_131, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_456"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
entry:3262 %tmp_535 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln72_19, i8 0

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="22" op_0_bw="21">
<![CDATA[
entry:3263 %sext_ln72_488 = sext i21 %tmp_535

]]></Node>
<StgValue><ssdm name="sext_ln72_488"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3264 %add_ln72_523 = add i22 %sext_ln72_488, i22 %mul_ln72_456

]]></Node>
<StgValue><ssdm name="add_ln72_523"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3276 %mul_ln72_457 = mul i24 %sext_ln72_165, i24 16777121

]]></Node>
<StgValue><ssdm name="mul_ln72_457"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3344 %mul_ln72_462 = mul i24 %sext_ln72_28, i24 16771903

]]></Node>
<StgValue><ssdm name="mul_ln72_462"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3346 %tmp_549 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_462, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:3377 %shl_ln72_645 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_3_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_645"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="22" op_0_bw="21">
<![CDATA[
entry:3378 %sext_ln72_467 = sext i21 %shl_ln72_645

]]></Node>
<StgValue><ssdm name="sext_ln72_467"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:3379 %shl_ln72_646 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_3_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_646"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="22" op_0_bw="18">
<![CDATA[
entry:3380 %sext_ln72_468 = sext i18 %shl_ln72_646

]]></Node>
<StgValue><ssdm name="sext_ln72_468"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3381 %sub_ln72_114 = sub i22 %sext_ln72_468, i22 %sext_ln72_467

]]></Node>
<StgValue><ssdm name="sub_ln72_114"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3383 %shl_ln72_647 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_555, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_647"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="24" op_0_bw="22">
<![CDATA[
entry:3384 %sext_ln72_469 = sext i22 %sub_ln72_114

]]></Node>
<StgValue><ssdm name="sext_ln72_469"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3385 %add_ln72_542 = add i24 %shl_ln72_647, i24 %sext_ln72_469

]]></Node>
<StgValue><ssdm name="add_ln72_542"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3386 %mul_ln72_469 = mul i22 %sext_ln72_23, i22 26

]]></Node>
<StgValue><ssdm name="mul_ln72_469"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3387 %tmp_556 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_542, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3388 %shl_ln72_648 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_556, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_648"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="24" op_0_bw="22">
<![CDATA[
entry:3389 %sext_ln72_470 = sext i22 %mul_ln72_469

]]></Node>
<StgValue><ssdm name="sext_ln72_470"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3390 %add_ln72_543 = add i24 %shl_ln72_648, i24 %sext_ln72_470

]]></Node>
<StgValue><ssdm name="add_ln72_543"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3410 %mul_ln72_470 = mul i22 %sext_ln72_36, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_470"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3447 %mul_ln72_473 = mul i24 %sext_ln72_22, i24 16776874

]]></Node>
<StgValue><ssdm name="mul_ln72_473"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3450 %tmp_567 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_473, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3456 %mul_ln72_474 = mul i24 %sext_ln72_6, i24 16776166

]]></Node>
<StgValue><ssdm name="mul_ln72_474"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="16">
<![CDATA[
entry:164 %sext_ln72_1 = sext i16 %input_5_read

]]></Node>
<StgValue><ssdm name="sext_ln72_1"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:173 %add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="16">
<![CDATA[
entry:175 %sext_ln72_5 = sext i16 %input_12_read

]]></Node>
<StgValue><ssdm name="sext_ln72_5"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:177 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:178 %shl_ln72_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_3"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:179 %mul_ln72_2 = mul i24 %sext_ln72_6, i24 16775305

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:180 %add_ln72_1 = add i24 %shl_ln72_3, i24 %mul_ln72_2

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="20" op_0_bw="16">
<![CDATA[
entry:184 %sext_ln72_9 = sext i16 %input_17_read

]]></Node>
<StgValue><ssdm name="sext_ln72_9"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="22" op_0_bw="16">
<![CDATA[
entry:185 %sext_ln72_10 = sext i16 %input_17_read

]]></Node>
<StgValue><ssdm name="sext_ln72_10"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:186 %mul_ln72_3 = mul i24 %sext_ln72_7, i24 227

]]></Node>
<StgValue><ssdm name="mul_ln72_3"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="16">
<![CDATA[
entry:191 %sext_ln72_11 = sext i16 %input_18_read

]]></Node>
<StgValue><ssdm name="sext_ln72_11"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="21" op_0_bw="16">
<![CDATA[
entry:192 %sext_ln72_12 = sext i16 %input_18_read

]]></Node>
<StgValue><ssdm name="sext_ln72_12"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="16">
<![CDATA[
entry:206 %sext_ln72_18 = sext i16 %input_39_read

]]></Node>
<StgValue><ssdm name="sext_ln72_18"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:256 %shl_ln72_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_11_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_21"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="23" op_0_bw="22">
<![CDATA[
entry:257 %sext_ln72_37 = sext i22 %shl_ln72_21

]]></Node>
<StgValue><ssdm name="sext_ln72_37"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:258 %shl_ln72_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_11_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_22"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="19">
<![CDATA[
entry:260 %sext_ln72_39 = sext i19 %shl_ln72_22

]]></Node>
<StgValue><ssdm name="sext_ln72_39"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:261 %sub_ln72_10 = sub i23 %sext_ln72_39, i23 %sext_ln72_37

]]></Node>
<StgValue><ssdm name="sub_ln72_10"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:263 %shl_ln72_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_23"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="23">
<![CDATA[
entry:264 %sext_ln72_40 = sext i23 %sub_ln72_10

]]></Node>
<StgValue><ssdm name="sext_ln72_40"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:265 %add_ln72_8 = add i24 %shl_ln72_23, i24 %sext_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_8"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:269 %mul_ln72_7 = mul i21 %sext_ln72_42, i21 11

]]></Node>
<StgValue><ssdm name="mul_ln72_7"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:270 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:271 %shl_ln72_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_24"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="21">
<![CDATA[
entry:272 %sext_ln72_43 = sext i21 %mul_ln72_7

]]></Node>
<StgValue><ssdm name="sext_ln72_43"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:273 %add_ln72_9 = add i24 %shl_ln72_24, i24 %sext_ln72_43

]]></Node>
<StgValue><ssdm name="add_ln72_9"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="16">
<![CDATA[
entry:285 %sext_ln72_46 = sext i16 %input_21_read

]]></Node>
<StgValue><ssdm name="sext_ln72_46"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="22" op_0_bw="16">
<![CDATA[
entry:287 %sext_ln72_48 = sext i16 %input_21_read

]]></Node>
<StgValue><ssdm name="sext_ln72_48"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="23" op_0_bw="16">
<![CDATA[
entry:288 %sext_ln72_49 = sext i16 %input_21_read

]]></Node>
<StgValue><ssdm name="sext_ln72_49"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:289 %mul_ln72_8 = mul i23 %sext_ln72_49, i23 8388561

]]></Node>
<StgValue><ssdm name="mul_ln72_8"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="22" op_0_bw="16">
<![CDATA[
entry:296 %sext_ln72_52 = sext i16 %input_22_read

]]></Node>
<StgValue><ssdm name="sext_ln72_52"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:421 %mul_ln72_13 = mul i24 %sext_ln72, i24 873

]]></Node>
<StgValue><ssdm name="mul_ln72_13"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:423 %mul_ln72_14 = mul i22 %sext_ln72_10, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_14"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="23" op_0_bw="16">
<![CDATA[
entry:430 %sext_ln72_115 = sext i16 %input_20_read

]]></Node>
<StgValue><ssdm name="sext_ln72_115"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="19" op_0_bw="16">
<![CDATA[
entry:490 %sext_ln72_133 = sext i16 %input_13_read

]]></Node>
<StgValue><ssdm name="sext_ln72_133"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:495 %add_ln72_31 = add i24 %shl_ln72_53, i24 %mul_ln72_22

]]></Node>
<StgValue><ssdm name="add_ln72_31"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:496 %mul_ln72_23 = mul i24 %sext_ln72_41, i24 7391

]]></Node>
<StgValue><ssdm name="mul_ln72_23"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:497 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:498 %shl_ln72_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_54"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:499 %add_ln72_32 = add i24 %shl_ln72_54, i24 %mul_ln72_23

]]></Node>
<StgValue><ssdm name="add_ln72_32"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:507 %mul_ln72_24 = mul i23 %sext_ln72_13, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_24"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:512 %mul_ln72_25 = mul i22 %sext_ln72_48, i22 4194281

]]></Node>
<StgValue><ssdm name="mul_ln72_25"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="22" op_0_bw="16">
<![CDATA[
entry:520 %sext_ln72_141 = sext i16 %input_25_read

]]></Node>
<StgValue><ssdm name="sext_ln72_141"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:559 %mul_ln72_33 = mul i24 %sext_ln72_35, i24 106

]]></Node>
<StgValue><ssdm name="mul_ln72_33"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:561 %shl_ln72_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_67"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:562 %add_ln72_43 = add i24 %shl_ln72_67, i24 %mul_ln72_33

]]></Node>
<StgValue><ssdm name="add_ln72_43"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:563 %mul_ln72_34 = mul i24 %sext_ln72_134, i24 7611

]]></Node>
<StgValue><ssdm name="mul_ln72_34"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:569 %mul_ln72_35 = mul i24 %sext_ln72_41, i24 12796

]]></Node>
<StgValue><ssdm name="mul_ln72_35"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="16">
<![CDATA[
entry:572 %sext_ln72_143 = sext i16 %input_24_read

]]></Node>
<StgValue><ssdm name="sext_ln72_143"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:627 %add_ln72_53 = add i24 %shl_ln72_80, i24 %mul_ln72_42

]]></Node>
<StgValue><ssdm name="add_ln72_53"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:628 %mul_ln72_43 = mul i24 %sext_ln72_132, i24 1066

]]></Node>
<StgValue><ssdm name="mul_ln72_43"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:629 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_53, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:630 %shl_ln72_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_81"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:631 %add_ln72_54 = add i24 %shl_ln72_81, i24 %mul_ln72_43

]]></Node>
<StgValue><ssdm name="add_ln72_54"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:641 %mul_ln72_44 = mul i24 %sext_ln72_41, i24 1191

]]></Node>
<StgValue><ssdm name="mul_ln72_44"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:643 %mul_ln72_45 = mul i24 %sext_ln72_7, i24 460

]]></Node>
<StgValue><ssdm name="mul_ln72_45"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:699 %add_ln72_66 = add i24 %shl_ln72_94, i24 %mul_ln72_54

]]></Node>
<StgValue><ssdm name="add_ln72_66"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:703 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_66, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:704 %shl_ln72_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_95"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:705 %mul_ln72_55 = mul i24 %sext_ln72_165, i24 9190

]]></Node>
<StgValue><ssdm name="mul_ln72_55"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:706 %add_ln72_67 = add i24 %shl_ln72_95, i24 %mul_ln72_55

]]></Node>
<StgValue><ssdm name="add_ln72_67"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:707 %mul_ln72_56 = mul i24 %sext_ln72_7, i24 3096

]]></Node>
<StgValue><ssdm name="mul_ln72_56"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="23" op_0_bw="16">
<![CDATA[
entry:714 %sext_ln72_169 = sext i16 %input_19_read

]]></Node>
<StgValue><ssdm name="sext_ln72_169"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:717 %mul_ln72_57 = mul i24 %sext_ln72_168, i24 5506

]]></Node>
<StgValue><ssdm name="mul_ln72_57"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="21" op_0_bw="16">
<![CDATA[
entry:779 %sext_ln72_178 = sext i16 %input_8_read

]]></Node>
<StgValue><ssdm name="sext_ln72_178"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:785 %add_ln72_80 = add i24 %shl_ln72_110, i24 %mul_ln72_68

]]></Node>
<StgValue><ssdm name="add_ln72_80"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:786 %mul_ln72_69 = mul i24 %sext_ln72_6, i24 95

]]></Node>
<StgValue><ssdm name="mul_ln72_69"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:787 %tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_80, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:788 %shl_ln72_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_111"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:789 %add_ln72_81 = add i24 %shl_ln72_111, i24 %mul_ln72_69

]]></Node>
<StgValue><ssdm name="add_ln72_81"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:792 %mul_ln72_70 = mul i24 %sext_ln72_114, i24 348

]]></Node>
<StgValue><ssdm name="mul_ln72_70"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:796 %mul_ln72_71 = mul i24 %sext_ln72_143, i24 16776522

]]></Node>
<StgValue><ssdm name="mul_ln72_71"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:837 %shl_ln72_123 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_123"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:838 %mul_ln72_79 = mul i24 %sext_ln72_28, i24 317

]]></Node>
<StgValue><ssdm name="mul_ln72_79"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:839 %add_ln72_91 = add i24 %shl_ln72_123, i24 %mul_ln72_79

]]></Node>
<StgValue><ssdm name="add_ln72_91"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:842 %mul_ln72_80 = mul i24 %sext_ln72_35, i24 198

]]></Node>
<StgValue><ssdm name="mul_ln72_80"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:844 %mul_ln72_81 = mul i24 %sext_ln72_168, i24 658

]]></Node>
<StgValue><ssdm name="mul_ln72_81"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:895 %mul_ln72_88 = mul i24 %sext_ln72_11, i24 2114

]]></Node>
<StgValue><ssdm name="mul_ln72_88"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:896 %tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_88, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:898 %mul_ln72_89 = mul i24 %sext_ln72_168, i24 5723

]]></Node>
<StgValue><ssdm name="mul_ln72_89"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:932 %add_ln72_106 = add i24 %shl_ln72_140, i24 %mul_ln72_95

]]></Node>
<StgValue><ssdm name="add_ln72_106"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:933 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_106, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:934 %shl_ln72_141 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_141"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:935 %mul_ln72_96 = mul i24 %sext_ln72_180, i24 1183

]]></Node>
<StgValue><ssdm name="mul_ln72_96"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:936 %add_ln72_107 = add i24 %shl_ln72_141, i24 %mul_ln72_96

]]></Node>
<StgValue><ssdm name="add_ln72_107"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:939 %mul_ln72_97 = mul i24 %sext_ln72_41, i24 2060

]]></Node>
<StgValue><ssdm name="mul_ln72_97"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:944 %mul_ln72_98 = mul i24 %sext_ln72_195, i24 2690

]]></Node>
<StgValue><ssdm name="mul_ln72_98"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:983 %add_ln72_115 = add i24 %shl_ln72_151, i24 %mul_ln72_102

]]></Node>
<StgValue><ssdm name="add_ln72_115"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:984 %tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_115, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:985 %shl_ln72_152 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_152"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:986 %mul_ln72_103 = mul i24 %sext_ln72_35, i24 16776890

]]></Node>
<StgValue><ssdm name="mul_ln72_103"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:987 %add_ln72_116 = add i24 %shl_ln72_152, i24 %mul_ln72_103

]]></Node>
<StgValue><ssdm name="add_ln72_116"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:988 %mul_ln72_104 = mul i24 %sext_ln72_165, i24 206

]]></Node>
<StgValue><ssdm name="mul_ln72_104"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:992 %mul_ln72_105 = mul i24 %sext_ln72_114, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_105"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1070 %add_ln72_131 = add i24 %shl_ln72_174, i24 %mul_ln72_115

]]></Node>
<StgValue><ssdm name="add_ln72_131"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1071 %tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_131, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1072 %shl_ln72_175 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_133, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_175"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1073 %mul_ln72_116 = mul i24 %sext_ln72_69, i24 16775483

]]></Node>
<StgValue><ssdm name="mul_ln72_116"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1074 %add_ln72_132 = add i24 %shl_ln72_175, i24 %mul_ln72_116

]]></Node>
<StgValue><ssdm name="add_ln72_132"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1077 %mul_ln72_117 = mul i24 %sext_ln72_177, i24 727

]]></Node>
<StgValue><ssdm name="mul_ln72_117"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1081 %mul_ln72_118 = mul i24 %sext_ln72_18, i24 16776939

]]></Node>
<StgValue><ssdm name="mul_ln72_118"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1098 %mul_ln72_122 = mul i24 %sext_ln72_6, i24 16776988

]]></Node>
<StgValue><ssdm name="mul_ln72_122"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1100 %shl_ln72_180 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_138, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_180"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1101 %add_ln72_137 = add i24 %shl_ln72_180, i24 %mul_ln72_122

]]></Node>
<StgValue><ssdm name="add_ln72_137"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1104 %mul_ln72_123 = mul i24 %sext_ln72_134, i24 16775537

]]></Node>
<StgValue><ssdm name="mul_ln72_123"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1106 %mul_ln72_124 = mul i24 %sext_ln72_7, i24 16777127

]]></Node>
<StgValue><ssdm name="mul_ln72_124"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1142 %shl_ln72_189 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_146, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_189"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1143 %mul_ln72_129 = mul i24 %sext_ln72, i24 16775409

]]></Node>
<StgValue><ssdm name="mul_ln72_129"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1144 %add_ln72_145 = add i24 %shl_ln72_189, i24 %mul_ln72_129

]]></Node>
<StgValue><ssdm name="add_ln72_145"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1147 %mul_ln72_130 = mul i24 %sext_ln72_35, i24 16776605

]]></Node>
<StgValue><ssdm name="mul_ln72_130"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1149 %mul_ln72_131 = mul i24 %sext_ln72_46, i24 115

]]></Node>
<StgValue><ssdm name="mul_ln72_131"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1192 %add_ln72_153 = add i24 %shl_ln72_199, i24 %mul_ln72_137

]]></Node>
<StgValue><ssdm name="add_ln72_153"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1193 %mul_ln72_138 = mul i24 %sext_ln72_168, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln72_138"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1194 %tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_153, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1195 %shl_ln72_200 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_155, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_200"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1196 %add_ln72_154 = add i24 %shl_ln72_200, i24 %mul_ln72_138

]]></Node>
<StgValue><ssdm name="add_ln72_154"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:1197 %shl_ln72_201 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_21_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_201"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="22" op_0_bw="21">
<![CDATA[
entry:1198 %sext_ln72_217 = sext i21 %shl_ln72_201

]]></Node>
<StgValue><ssdm name="sext_ln72_217"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1199 %sub_ln72_38 = sub i22 0, i22 %sext_ln72_217

]]></Node>
<StgValue><ssdm name="sub_ln72_38"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1205 %mul_ln72_139 = mul i24 %sext_ln72_122, i24 16777116

]]></Node>
<StgValue><ssdm name="mul_ln72_139"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1211 %mul_ln72_140 = mul i24 %sext_ln72_177, i24 16776154

]]></Node>
<StgValue><ssdm name="mul_ln72_140"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1240 %add_ln72_162 = add i24 %sext_ln72_219, i24 %mul_ln72_146

]]></Node>
<StgValue><ssdm name="add_ln72_162"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1241 %mul_ln72_147 = mul i24 %sext_ln72_28, i24 16777108

]]></Node>
<StgValue><ssdm name="mul_ln72_147"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1242 %tmp_164 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_162, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1243 %shl_ln72_209 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_164, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_209"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1244 %add_ln72_163 = add i24 %shl_ln72_209, i24 %mul_ln72_147

]]></Node>
<StgValue><ssdm name="add_ln72_163"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1247 %mul_ln72_148 = mul i24 %sext_ln72_132, i24 16774255

]]></Node>
<StgValue><ssdm name="mul_ln72_148"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1261 %mul_ln72_149 = mul i24 %sext_ln72_6, i24 780

]]></Node>
<StgValue><ssdm name="mul_ln72_149"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1300 %add_ln72_173 = add i24 %shl_ln72_222, i24 %mul_ln72_156

]]></Node>
<StgValue><ssdm name="add_ln72_173"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="20" op_0_bw="16">
<![CDATA[
entry:1304 %sext_ln72_228 = sext i16 %input_9_read

]]></Node>
<StgValue><ssdm name="sext_ln72_228"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1305 %tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_173, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1306 %shl_ln72_223 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_175, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_223"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1307 %mul_ln72_157 = mul i24 %sext_ln72_226, i24 187

]]></Node>
<StgValue><ssdm name="mul_ln72_157"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1308 %add_ln72_174 = add i24 %shl_ln72_223, i24 %mul_ln72_157

]]></Node>
<StgValue><ssdm name="add_ln72_174"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1311 %mul_ln72_158 = mul i24 %sext_ln72_35, i24 16776794

]]></Node>
<StgValue><ssdm name="mul_ln72_158"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1315 %mul_ln72_159 = mul i24 %sext_ln72_165, i24 744

]]></Node>
<StgValue><ssdm name="mul_ln72_159"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1366 %add_ln72_184 = add i24 %shl_ln72_235, i24 %sext_ln72_236

]]></Node>
<StgValue><ssdm name="add_ln72_184"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1367 %mul_ln72_167 = mul i24 %sext_ln72_7, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_167"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1368 %tmp_186 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_184, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1369 %shl_ln72_236 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_186, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_236"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1370 %add_ln72_185 = add i24 %shl_ln72_236, i24 %mul_ln72_167

]]></Node>
<StgValue><ssdm name="add_ln72_185"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1436 %mul_ln72_175 = mul i24 %sext_ln72_132, i24 415

]]></Node>
<StgValue><ssdm name="mul_ln72_175"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1480 %add_ln72_203 = add i24 %shl_ln72_258, i24 %sext_ln72_253

]]></Node>
<StgValue><ssdm name="add_ln72_203"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1481 %tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_203, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1482 %shl_ln72_259 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_206, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_259"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1483 %mul_ln72_181 = mul i24 %sext_ln72_132, i24 378

]]></Node>
<StgValue><ssdm name="mul_ln72_181"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1484 %add_ln72_204 = add i24 %shl_ln72_259, i24 %mul_ln72_181

]]></Node>
<StgValue><ssdm name="add_ln72_204"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1487 %mul_ln72_182 = mul i24 %sext_ln72_180, i24 16775905

]]></Node>
<StgValue><ssdm name="mul_ln72_182"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1520 %add_ln72_210 = add i24 %shl_ln72_266, i24 %mul_ln72_186

]]></Node>
<StgValue><ssdm name="add_ln72_210"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1521 %tmp_213 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_210, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1522 %shl_ln72_267 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_213, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_267"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1523 %mul_ln72_187 = mul i24 %sext_ln72_3, i24 310

]]></Node>
<StgValue><ssdm name="mul_ln72_187"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1524 %add_ln72_211 = add i24 %shl_ln72_267, i24 %mul_ln72_187

]]></Node>
<StgValue><ssdm name="add_ln72_211"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1527 %mul_ln72_188 = mul i24 %sext_ln72_41, i24 1265

]]></Node>
<StgValue><ssdm name="mul_ln72_188"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1529 %mul_ln72_189 = mul i23 %sext_ln72_169, i23 8388569

]]></Node>
<StgValue><ssdm name="mul_ln72_189"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1568 %add_ln72_219 = add i23 %sext_ln72_261, i23 %mul_ln72_195

]]></Node>
<StgValue><ssdm name="add_ln72_219"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1569 %shl_ln72_276 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_3_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_276"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="23" op_0_bw="22">
<![CDATA[
entry:1570 %sext_ln72_262 = sext i22 %shl_ln72_276

]]></Node>
<StgValue><ssdm name="sext_ln72_262"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:1571 %shl_ln72_277 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_3_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_277"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="23" op_0_bw="19">
<![CDATA[
entry:1572 %sext_ln72_263 = sext i19 %shl_ln72_277

]]></Node>
<StgValue><ssdm name="sext_ln72_263"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1573 %sub_ln72_52 = sub i23 %sext_ln72_263, i23 %sext_ln72_262

]]></Node>
<StgValue><ssdm name="sub_ln72_52"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1574 %tmp_222 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_219, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:1575 %tmp_223 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_222, i8 0

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="24" op_0_bw="23">
<![CDATA[
entry:1576 %sext_ln72_264 = sext i23 %tmp_223

]]></Node>
<StgValue><ssdm name="sext_ln72_264"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="24" op_0_bw="23">
<![CDATA[
entry:1577 %sext_ln72_265 = sext i23 %sub_ln72_52

]]></Node>
<StgValue><ssdm name="sext_ln72_265"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1578 %add_ln72_220 = add i24 %sext_ln72_264, i24 %sext_ln72_265

]]></Node>
<StgValue><ssdm name="add_ln72_220"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1579 %mul_ln72_196 = mul i23 %sext_ln72_29, i23 8388554

]]></Node>
<StgValue><ssdm name="mul_ln72_196"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1580 %tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_220, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1588 %mul_ln72_197 = mul i22 %sext_ln72_141, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_197"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1609 %mul_ln72_201 = mul i22 %sext_ln72_1, i22 29

]]></Node>
<StgValue><ssdm name="mul_ln72_201"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1640 %add_ln72_230 = add i24 %shl_ln72_285, i24 %mul_ln72_204

]]></Node>
<StgValue><ssdm name="add_ln72_230"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1641 %tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_230, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1642 %shl_ln72_286 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_235, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_286"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1643 %mul_ln72_205 = mul i24 %sext_ln72_6, i24 1512

]]></Node>
<StgValue><ssdm name="mul_ln72_205"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1644 %add_ln72_231 = add i24 %shl_ln72_286, i24 %mul_ln72_205

]]></Node>
<StgValue><ssdm name="add_ln72_231"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1647 %mul_ln72_206 = mul i24 %sext_ln72_165, i24 11718

]]></Node>
<StgValue><ssdm name="mul_ln72_206"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1654 %mul_ln72_207 = mul i22 %sext_ln72_52, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_207"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1694 %add_ln72_241 = add i24 %sext_ln72_278, i24 %mul_ln72_215

]]></Node>
<StgValue><ssdm name="add_ln72_241"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1695 %tmp_246 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_241, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1696 %shl_ln72_296 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_246, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_296"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1697 %mul_ln72_216 = mul i24 %sext_ln72_180, i24 16776034

]]></Node>
<StgValue><ssdm name="mul_ln72_216"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1698 %add_ln72_242 = add i24 %shl_ln72_296, i24 %mul_ln72_216

]]></Node>
<StgValue><ssdm name="add_ln72_242"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1701 %mul_ln72_217 = mul i24 %sext_ln72_3, i24 16776714

]]></Node>
<StgValue><ssdm name="mul_ln72_217"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1705 %mul_ln72_218 = mul i24 %sext_ln72_114, i24 312

]]></Node>
<StgValue><ssdm name="mul_ln72_218"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1748 %add_ln72_250 = add i22 %sext_ln72_307, i22 %mul_ln72_222

]]></Node>
<StgValue><ssdm name="add_ln72_250"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:1749 %shl_ln72_308 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_13_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_308"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="21" op_0_bw="20">
<![CDATA[
entry:1750 %sext_ln72_287 = sext i20 %shl_ln72_308

]]></Node>
<StgValue><ssdm name="sext_ln72_287"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:1751 %shl_ln72_309 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_13_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_309"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="21" op_0_bw="17">
<![CDATA[
entry:1752 %sext_ln72_288 = sext i17 %shl_ln72_309

]]></Node>
<StgValue><ssdm name="sext_ln72_288"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1753 %add_ln72_559 = add i21 %sext_ln72_287, i21 %sext_ln72_288

]]></Node>
<StgValue><ssdm name="add_ln72_559"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1754 %tmp_255 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %add_ln72_250, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:1755 %tmp_256 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %tmp_255, i8 0

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="24" op_0_bw="22">
<![CDATA[
entry:1756 %sext_ln72_321 = sext i22 %tmp_256

]]></Node>
<StgValue><ssdm name="sext_ln72_321"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="24" op_0_bw="21">
<![CDATA[
entry:1757 %sext_ln72_289 = sext i21 %add_ln72_559

]]></Node>
<StgValue><ssdm name="sext_ln72_289"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1758 %add_ln72_251 = add i24 %sext_ln72_321, i24 %sext_ln72_289

]]></Node>
<StgValue><ssdm name="add_ln72_251"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:1759 %shl_ln72_310 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_17_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_310"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="20" op_0_bw="19">
<![CDATA[
entry:1760 %sext_ln72_290 = sext i19 %shl_ln72_310

]]></Node>
<StgValue><ssdm name="sext_ln72_290"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:1761 %sub_ln72_56 = sub i20 0, i20 %sext_ln72_290

]]></Node>
<StgValue><ssdm name="sub_ln72_56"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:1762 %shl_ln72_311 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_17_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_311"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="20" op_0_bw="17">
<![CDATA[
entry:1763 %sext_ln72_291 = sext i17 %shl_ln72_311

]]></Node>
<StgValue><ssdm name="sext_ln72_291"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:1764 %sub_ln72_57 = sub i20 %sub_ln72_56, i20 %sext_ln72_291

]]></Node>
<StgValue><ssdm name="sub_ln72_57"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1765 %tmp_257 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_251, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1766 %shl_ln72_312 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_257, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_312"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="24" op_0_bw="20">
<![CDATA[
entry:1767 %sext_ln72_292 = sext i20 %sub_ln72_57

]]></Node>
<StgValue><ssdm name="sext_ln72_292"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1768 %add_ln72_252 = add i24 %shl_ln72_312, i24 %sext_ln72_292

]]></Node>
<StgValue><ssdm name="add_ln72_252"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1773 %tmp_258 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_252, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1777 %mul_ln72_223 = mul i23 %sext_ln72_115, i23 8388558

]]></Node>
<StgValue><ssdm name="mul_ln72_223"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1837 %add_ln72_263 = add i24 %shl_ln72_326, i24 %mul_ln72_230

]]></Node>
<StgValue><ssdm name="add_ln72_263"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1838 %mul_ln72_231 = mul i24 %sext_ln72_226, i24 16776770

]]></Node>
<StgValue><ssdm name="mul_ln72_231"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1839 %tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_263, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1840 %shl_ln72_327 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_269, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_327"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1841 %add_ln72_264 = add i24 %shl_ln72_327, i24 %mul_ln72_231

]]></Node>
<StgValue><ssdm name="add_ln72_264"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1842 %mul_ln72_232 = mul i24 %sext_ln72_6, i24 421

]]></Node>
<StgValue><ssdm name="mul_ln72_232"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1848 %mul_ln72_233 = mul i24 %sext_ln72_134, i24 16776168

]]></Node>
<StgValue><ssdm name="mul_ln72_233"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1883 %shl_ln72_336 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_278, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_336"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1884 %mul_ln72_241 = mul i24 %sext_ln72_134, i24 16777009

]]></Node>
<StgValue><ssdm name="mul_ln72_241"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1885 %add_ln72_273 = add i24 %shl_ln72_336, i24 %mul_ln72_241

]]></Node>
<StgValue><ssdm name="add_ln72_273"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1888 %mul_ln72_242 = mul i24 %sext_ln72_195, i24 2392

]]></Node>
<StgValue><ssdm name="mul_ln72_242"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1890 %mul_ln72_243 = mul i24 %sext_ln72_114, i24 16777146

]]></Node>
<StgValue><ssdm name="mul_ln72_243"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:1934 %shl_ln72_347 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_9_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_347"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="21" op_0_bw="20">
<![CDATA[
entry:1935 %sext_ln72_309 = sext i20 %shl_ln72_347

]]></Node>
<StgValue><ssdm name="sext_ln72_309"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1936 %shl_ln72_348 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_9_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_348"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="21" op_0_bw="18">
<![CDATA[
entry:1937 %sext_ln72_310 = sext i18 %shl_ln72_348

]]></Node>
<StgValue><ssdm name="sext_ln72_310"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1938 %sub_ln72_63 = sub i21 %sext_ln72_310, i21 %sext_ln72_309

]]></Node>
<StgValue><ssdm name="sub_ln72_63"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1940 %shl_ln72_349 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_289, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_349"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="24" op_0_bw="21">
<![CDATA[
entry:1941 %sext_ln72_311 = sext i21 %sub_ln72_63

]]></Node>
<StgValue><ssdm name="sext_ln72_311"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1942 %add_ln72_284 = add i24 %shl_ln72_349, i24 %sext_ln72_311

]]></Node>
<StgValue><ssdm name="add_ln72_284"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1943 %tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_284, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1944 %shl_ln72_350 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_290, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_350"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1945 %mul_ln72_252 = mul i24 %sext_ln72_6, i24 1151

]]></Node>
<StgValue><ssdm name="mul_ln72_252"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1946 %add_ln72_285 = add i24 %shl_ln72_350, i24 %mul_ln72_252

]]></Node>
<StgValue><ssdm name="add_ln72_285"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1949 %mul_ln72_253 = mul i24 %sext_ln72_195, i24 16776558

]]></Node>
<StgValue><ssdm name="mul_ln72_253"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1951 %mul_ln72_254 = mul i21 %sext_ln72_12, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_254"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1999 %add_ln72_296 = add i24 %shl_ln72_361, i24 %mul_ln72_264

]]></Node>
<StgValue><ssdm name="add_ln72_296"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2000 %tmp_302 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_296, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2001 %shl_ln72_362 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_302, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_362"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2002 %mul_ln72_265 = mul i24 %sext_ln72_134, i24 1882

]]></Node>
<StgValue><ssdm name="mul_ln72_265"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2003 %add_ln72_297 = add i24 %shl_ln72_362, i24 %mul_ln72_265

]]></Node>
<StgValue><ssdm name="add_ln72_297"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2004 %mul_ln72_266 = mul i24 %sext_ln72_7, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_266"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2010 %mul_ln72_267 = mul i24 %sext_ln72_11, i24 16776870

]]></Node>
<StgValue><ssdm name="mul_ln72_267"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2072 %add_ln72_309 = add i24 %sext_ln72_371, i24 %mul_ln72_274

]]></Node>
<StgValue><ssdm name="add_ln72_309"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2073 %mul_ln72_275 = mul i23 %sext_ln72_227, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln72_275"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2074 %tmp_316 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_309, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2075 %shl_ln72_377 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_316, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_377"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="24" op_0_bw="23">
<![CDATA[
entry:2076 %sext_ln72_323 = sext i23 %mul_ln72_275

]]></Node>
<StgValue><ssdm name="sext_ln72_323"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2077 %add_ln72_310 = add i24 %shl_ln72_377, i24 %sext_ln72_323

]]></Node>
<StgValue><ssdm name="add_ln72_310"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2078 %mul_ln72_276 = mul i24 %sext_ln72_3, i24 89

]]></Node>
<StgValue><ssdm name="mul_ln72_276"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2084 %mul_ln72_277 = mul i24 %sext_ln72_41, i24 16774859

]]></Node>
<StgValue><ssdm name="mul_ln72_277"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2125 %add_ln72_320 = add i24 %shl_ln72_387, i24 %mul_ln72_286

]]></Node>
<StgValue><ssdm name="add_ln72_320"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:2126 %shl_ln72_388 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_9_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_388"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="23" op_0_bw="19">
<![CDATA[
entry:2127 %sext_ln72_325 = sext i19 %shl_ln72_388

]]></Node>
<StgValue><ssdm name="sext_ln72_325"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="20" op_0_bw="19">
<![CDATA[
entry:2128 %sext_ln72_326 = sext i19 %shl_ln72_388

]]></Node>
<StgValue><ssdm name="sext_ln72_326"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:2129 %sub_ln72_68 = sub i20 %sext_ln72_326, i20 %sext_ln72_228

]]></Node>
<StgValue><ssdm name="sub_ln72_68"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2130 %tmp_327 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_320, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2131 %shl_ln72_389 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_327, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_389"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="24" op_0_bw="20">
<![CDATA[
entry:2132 %sext_ln72_327 = sext i20 %sub_ln72_68

]]></Node>
<StgValue><ssdm name="sext_ln72_327"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2133 %add_ln72_321 = add i24 %shl_ln72_389, i24 %sext_ln72_327

]]></Node>
<StgValue><ssdm name="add_ln72_321"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2134 %mul_ln72_287 = mul i23 %sext_ln72_4, i23 8388571

]]></Node>
<StgValue><ssdm name="mul_ln72_287"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2135 %tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_321, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2139 %mul_ln72_288 = mul i22 %sext_ln72_36, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_288"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2146 %mul_ln72_289 = mul i24 %sext_ln72_41, i24 16776744

]]></Node>
<StgValue><ssdm name="mul_ln72_289"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2194 %add_ln72_331 = add i24 %shl_ln72_401, i24 %sext_ln72_337

]]></Node>
<StgValue><ssdm name="add_ln72_331"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2200 %tmp_339 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_331, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2246 %shl_ln72_413 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_346, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_413"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2247 %mul_ln72_299 = mul i24 %sext_ln72, i24 183

]]></Node>
<StgValue><ssdm name="mul_ln72_299"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2248 %add_ln72_338 = add i24 %shl_ln72_413, i24 %mul_ln72_299

]]></Node>
<StgValue><ssdm name="add_ln72_338"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2251 %mul_ln72_300 = mul i24 %sext_ln72_180, i24 16773461

]]></Node>
<StgValue><ssdm name="mul_ln72_300"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2255 %mul_ln72_301 = mul i24 %sext_ln72_11, i24 16776860

]]></Node>
<StgValue><ssdm name="mul_ln72_301"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2297 %add_ln72_347 = add i24 %shl_ln72_424, i24 %mul_ln72_308

]]></Node>
<StgValue><ssdm name="add_ln72_347"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2298 %tmp_356 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_347, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2299 %shl_ln72_425 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_356, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_425"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2300 %mul_ln72_309 = mul i24 %sext_ln72_195, i24 1967

]]></Node>
<StgValue><ssdm name="mul_ln72_309"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2301 %add_ln72_348 = add i24 %shl_ln72_425, i24 %mul_ln72_309

]]></Node>
<StgValue><ssdm name="add_ln72_348"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2302 %mul_ln72_310 = mul i24 %sext_ln72_7, i24 1000

]]></Node>
<StgValue><ssdm name="mul_ln72_310"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2308 %mul_ln72_311 = mul i24 %sext_ln72_11, i24 173

]]></Node>
<StgValue><ssdm name="mul_ln72_311"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2346 %mul_ln72_317 = mul i24 %sext_ln72_35, i24 16776778

]]></Node>
<StgValue><ssdm name="mul_ln72_317"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2350 %mul_ln72_318 = mul i24 %sext_ln72_6, i24 737

]]></Node>
<StgValue><ssdm name="mul_ln72_318"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:2386 %shl_ln72_443 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_373, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_443"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="24" op_0_bw="16">
<![CDATA[
entry:2387 %sext_ln72_359 = sext i16 %shl_ln72_443

]]></Node>
<StgValue><ssdm name="sext_ln72_359"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2388 %mul_ln72_324 = mul i24 %sext_ln72_41, i24 1277

]]></Node>
<StgValue><ssdm name="mul_ln72_324"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2389 %add_ln72_365 = add i24 %sext_ln72_359, i24 %mul_ln72_324

]]></Node>
<StgValue><ssdm name="add_ln72_365"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2392 %mul_ln72_325 = mul i24 %sext_ln72_165, i24 519

]]></Node>
<StgValue><ssdm name="mul_ln72_325"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2396 %mul_ln72_326 = mul i24 %sext_ln72_195, i24 2356

]]></Node>
<StgValue><ssdm name="mul_ln72_326"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2433 %add_ln72_373 = add i24 %shl_ln72_451, i24 %mul_ln72_331

]]></Node>
<StgValue><ssdm name="add_ln72_373"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2434 %tmp_382 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_373, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2435 %shl_ln72_452 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_382, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_452"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2436 %mul_ln72_332 = mul i24 %sext_ln72, i24 16776664

]]></Node>
<StgValue><ssdm name="mul_ln72_332"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2437 %add_ln72_374 = add i24 %shl_ln72_452, i24 %mul_ln72_332

]]></Node>
<StgValue><ssdm name="add_ln72_374"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2440 %mul_ln72_333 = mul i24 %sext_ln72_132, i24 16776288

]]></Node>
<StgValue><ssdm name="mul_ln72_333"/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2444 %mul_ln72_334 = mul i24 %sext_ln72_226, i24 16777042

]]></Node>
<StgValue><ssdm name="mul_ln72_334"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2485 %shl_ln72_461 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_393, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_461"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2486 %mul_ln72_342 = mul i24 %sext_ln72_134, i24 16776269

]]></Node>
<StgValue><ssdm name="mul_ln72_342"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2487 %add_ln72_384 = add i24 %shl_ln72_461, i24 %mul_ln72_342

]]></Node>
<StgValue><ssdm name="add_ln72_384"/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2490 %mul_ln72_343 = mul i24 %sext_ln72_41, i24 11960

]]></Node>
<StgValue><ssdm name="mul_ln72_343"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2492 %mul_ln72_344 = mul i24 %sext_ln72_168, i24 2337

]]></Node>
<StgValue><ssdm name="mul_ln72_344"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2530 %shl_ln72_470 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_402, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_470"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2531 %mul_ln72_351 = mul i24 %sext_ln72_3, i24 16776847

]]></Node>
<StgValue><ssdm name="mul_ln72_351"/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2532 %add_ln72_393 = add i24 %shl_ln72_470, i24 %mul_ln72_351

]]></Node>
<StgValue><ssdm name="add_ln72_393"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2533 %mul_ln72_352 = mul i24 %sext_ln72_7, i24 1174

]]></Node>
<StgValue><ssdm name="mul_ln72_352"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2537 %mul_ln72_353 = mul i24 %sext_ln72_46, i24 16777146

]]></Node>
<StgValue><ssdm name="mul_ln72_353"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2592 %add_ln72_405 = add i24 %sext_ln72_449, i24 %mul_ln72_362

]]></Node>
<StgValue><ssdm name="add_ln72_405"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2593 %tmp_416 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_405, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2594 %shl_ln72_481 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_416, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_481"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2595 %mul_ln72_363 = mul i24 %sext_ln72_41, i24 1861

]]></Node>
<StgValue><ssdm name="mul_ln72_363"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2596 %add_ln72_406 = add i24 %shl_ln72_481, i24 %mul_ln72_363

]]></Node>
<StgValue><ssdm name="add_ln72_406"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2599 %mul_ln72_364 = mul i24 %sext_ln72_195, i24 16776598

]]></Node>
<StgValue><ssdm name="mul_ln72_364"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2603 %mul_ln72_365 = mul i24 %sext_ln72_11, i24 16774711

]]></Node>
<StgValue><ssdm name="mul_ln72_365"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2643 %mul_ln72_373 = mul i24 %sext_ln72_180, i24 16774920

]]></Node>
<StgValue><ssdm name="mul_ln72_373"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2679 %add_ln72_422 = add i24 %sext_ln72_483, i24 %sext_ln72_373

]]></Node>
<StgValue><ssdm name="add_ln72_422"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2680 %mul_ln72_380 = mul i22 %sext_ln72_30, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_380"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2681 %tmp_434 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_422, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2682 %shl_ln72_496 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_434, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_496"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="24" op_0_bw="22">
<![CDATA[
entry:2683 %sext_ln72_374 = sext i22 %mul_ln72_380

]]></Node>
<StgValue><ssdm name="sext_ln72_374"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2684 %add_ln72_423 = add i24 %shl_ln72_496, i24 %sext_ln72_374

]]></Node>
<StgValue><ssdm name="add_ln72_423"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2685 %shl_ln72_497 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_9_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_497"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="23" op_0_bw="22">
<![CDATA[
entry:2686 %sext_ln72_375 = sext i22 %shl_ln72_497

]]></Node>
<StgValue><ssdm name="sext_ln72_375"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2687 %sub_ln72_80 = sub i23 %sext_ln72_325, i23 %sext_ln72_375

]]></Node>
<StgValue><ssdm name="sub_ln72_80"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2697 %mul_ln72_381 = mul i23 %sext_ln72_5, i23 52

]]></Node>
<StgValue><ssdm name="mul_ln72_381"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2765 %add_ln72_435 = add i24 %shl_ln72_514, i24 %sext_ln72_394

]]></Node>
<StgValue><ssdm name="add_ln72_435"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:2766 %shl_ln72_515 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_13_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_515"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="19" op_0_bw="18">
<![CDATA[
entry:2767 %sext_ln72_395 = sext i18 %shl_ln72_515

]]></Node>
<StgValue><ssdm name="sext_ln72_395"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:2768 %add_ln72_563 = add i19 %sext_ln72_395, i19 %sext_ln72_133

]]></Node>
<StgValue><ssdm name="add_ln72_563"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2769 %tmp_447 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_435, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2770 %shl_ln72_516 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_447, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_516"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="24" op_0_bw="19">
<![CDATA[
entry:2771 %sext_ln72_396 = sext i19 %add_ln72_563

]]></Node>
<StgValue><ssdm name="sext_ln72_396"/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2772 %add_ln72_436 = add i24 %shl_ln72_516, i24 %sext_ln72_396

]]></Node>
<StgValue><ssdm name="add_ln72_436"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2773 %tmp_448 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_436, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:2815 %shl_ln72_525 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_0_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_525"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="24" op_0_bw="23">
<![CDATA[
entry:2816 %sext_ln72_404 = sext i23 %shl_ln72_525

]]></Node>
<StgValue><ssdm name="sext_ln72_404"/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:2817 %shl_ln72_526 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_0_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_526"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="24" op_0_bw="21">
<![CDATA[
entry:2818 %sext_ln72_405 = sext i21 %shl_ln72_526

]]></Node>
<StgValue><ssdm name="sext_ln72_405"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2819 %sub_ln72_89 = sub i24 %sext_ln72_404, i24 %sext_ln72_405

]]></Node>
<StgValue><ssdm name="sub_ln72_89"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2820 %mul_ln72_391 = mul i24 %sext_ln72_215, i24 527

]]></Node>
<StgValue><ssdm name="mul_ln72_391"/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2821 %tmp_455 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %sub_ln72_89, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2822 %shl_ln72_527 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_455, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_527"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2823 %add_ln72_444 = add i24 %shl_ln72_527, i24 %mul_ln72_391

]]></Node>
<StgValue><ssdm name="add_ln72_444"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2826 %mul_ln72_392 = mul i24 %sext_ln72_134, i24 16776425

]]></Node>
<StgValue><ssdm name="mul_ln72_392"/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2828 %mul_ln72_393 = mul i24 %sext_ln72_11, i24 16776479

]]></Node>
<StgValue><ssdm name="mul_ln72_393"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2850 %add_ln72_449 = add i24 %shl_ln72_532, i24 %mul_ln72_397

]]></Node>
<StgValue><ssdm name="add_ln72_449"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2851 %tmp_461 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_449, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2852 %shl_ln72_533 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_461, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_533"/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2853 %mul_ln72_398 = mul i24 %sext_ln72_22, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_398"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2854 %add_ln72_450 = add i24 %shl_ln72_533, i24 %mul_ln72_398

]]></Node>
<StgValue><ssdm name="add_ln72_450"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2855 %mul_ln72_399 = mul i24 %sext_ln72_28, i24 110

]]></Node>
<StgValue><ssdm name="mul_ln72_399"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2900 %add_ln72_459 = add i24 %shl_ln72_543, i24 %mul_ln72_406

]]></Node>
<StgValue><ssdm name="add_ln72_459"/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2901 %tmp_471 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_459, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2902 %shl_ln72_544 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_471, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_544"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2903 %mul_ln72_407 = mul i24 %sext_ln72_180, i24 16776690

]]></Node>
<StgValue><ssdm name="mul_ln72_407"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2904 %add_ln72_460 = add i24 %shl_ln72_544, i24 %mul_ln72_407

]]></Node>
<StgValue><ssdm name="add_ln72_460"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2907 %mul_ln72_408 = mul i24 %sext_ln72_35, i24 662

]]></Node>
<StgValue><ssdm name="mul_ln72_408"/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2909 %mul_ln72_409 = mul i24 %sext_ln72_41, i24 730

]]></Node>
<StgValue><ssdm name="mul_ln72_409"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2969 %add_ln72_471 = add i24 %sext_ln72_413, i24 %sext_ln72_414

]]></Node>
<StgValue><ssdm name="add_ln72_471"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:2970 %tmp_483 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_8_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="21" op_0_bw="20">
<![CDATA[
entry:2971 %sext_ln72_415 = sext i20 %tmp_483

]]></Node>
<StgValue><ssdm name="sext_ln72_415"/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2972 %sub_ln72_127 = sub i21 %sext_ln72_178, i21 %sext_ln72_415

]]></Node>
<StgValue><ssdm name="sub_ln72_127"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2973 %tmp_484 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_471, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2974 %shl_ln72_560 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_484, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_560"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="24" op_0_bw="21">
<![CDATA[
entry:2975 %sext_ln72_416 = sext i21 %sub_ln72_127

]]></Node>
<StgValue><ssdm name="sext_ln72_416"/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2976 %add_ln72_472 = add i24 %shl_ln72_560, i24 %sext_ln72_416

]]></Node>
<StgValue><ssdm name="add_ln72_472"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2978 %tmp_485 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_472, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:3069 %tmp_498 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_18, i8 0

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="24" op_0_bw="23">
<![CDATA[
entry:3070 %sext_ln72_438 = sext i23 %tmp_498

]]></Node>
<StgValue><ssdm name="sext_ln72_438"/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3071 %mul_ln72_425 = mul i24 %sext_ln72_180, i24 16774953

]]></Node>
<StgValue><ssdm name="mul_ln72_425"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3072 %add_ln72_486 = add i24 %sext_ln72_438, i24 %mul_ln72_425

]]></Node>
<StgValue><ssdm name="add_ln72_486"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3075 %mul_ln72_426 = mul i24 %sext_ln72_165, i24 16775208

]]></Node>
<StgValue><ssdm name="mul_ln72_426"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3079 %mul_ln72_427 = mul i24 %sext_ln72_195, i24 1106

]]></Node>
<StgValue><ssdm name="mul_ln72_427"/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3128 %add_ln72_498 = add i24 %shl_ln72_589, i24 %mul_ln72_438

]]></Node>
<StgValue><ssdm name="add_ln72_498"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3129 %tmp_511 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_498, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3130 %shl_ln72_590 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_511, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_590"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3131 %mul_ln72_439 = mul i24 %sext_ln72_180, i24 16776336

]]></Node>
<StgValue><ssdm name="mul_ln72_439"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3132 %add_ln72_499 = add i24 %shl_ln72_590, i24 %mul_ln72_439

]]></Node>
<StgValue><ssdm name="add_ln72_499"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3135 %mul_ln72_440 = mul i24 %sext_ln72_226, i24 16777018

]]></Node>
<StgValue><ssdm name="mul_ln72_440"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3139 %mul_ln72_441 = mul i24 %sext_ln72_6, i24 1861

]]></Node>
<StgValue><ssdm name="mul_ln72_441"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3195 %add_ln72_511 = add i24 %shl_ln72_606, i24 %mul_ln72_449

]]></Node>
<StgValue><ssdm name="add_ln72_511"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3196 %tmp_524 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_511, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3197 %shl_ln72_607 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_524, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_607"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3198 %mul_ln72_450 = mul i24 %sext_ln72_28, i24 2133

]]></Node>
<StgValue><ssdm name="mul_ln72_450"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3199 %add_ln72_512 = add i24 %shl_ln72_607, i24 %mul_ln72_450

]]></Node>
<StgValue><ssdm name="add_ln72_512"/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3205 %mul_ln72_451 = mul i24 %sext_ln72_6, i24 840

]]></Node>
<StgValue><ssdm name="mul_ln72_451"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3264 %add_ln72_523 = add i22 %sext_ln72_488, i22 %mul_ln72_456

]]></Node>
<StgValue><ssdm name="add_ln72_523"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:3265 %shl_ln72_623 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_8_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_623"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="23" op_0_bw="22">
<![CDATA[
entry:3266 %sext_ln72_451 = sext i22 %shl_ln72_623

]]></Node>
<StgValue><ssdm name="sext_ln72_451"/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3267 %sub_ln72_104 = sub i23 0, i23 %sext_ln72_451

]]></Node>
<StgValue><ssdm name="sub_ln72_104"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:3268 %shl_ln72_624 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_8_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_624"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="23" op_0_bw="19">
<![CDATA[
entry:3269 %sext_ln72_452 = sext i19 %shl_ln72_624

]]></Node>
<StgValue><ssdm name="sext_ln72_452"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3270 %sub_ln72_105 = sub i23 %sub_ln72_104, i23 %sext_ln72_452

]]></Node>
<StgValue><ssdm name="sub_ln72_105"/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3271 %tmp_536 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %add_ln72_523, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:3272 %tmp_537 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %tmp_536, i8 0

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="24" op_0_bw="22">
<![CDATA[
entry:3273 %sext_ln72_489 = sext i22 %tmp_537

]]></Node>
<StgValue><ssdm name="sext_ln72_489"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="24" op_0_bw="23">
<![CDATA[
entry:3274 %sext_ln72_453 = sext i23 %sub_ln72_105

]]></Node>
<StgValue><ssdm name="sext_ln72_453"/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3275 %add_ln72_524 = add i24 %sext_ln72_489, i24 %sext_ln72_453

]]></Node>
<StgValue><ssdm name="add_ln72_524"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3276 %mul_ln72_457 = mul i24 %sext_ln72_165, i24 16777121

]]></Node>
<StgValue><ssdm name="mul_ln72_457"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3277 %tmp_538 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_524, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3280 %mul_ln72_458 = mul i24 %sext_ln72_7, i24 16777133

]]></Node>
<StgValue><ssdm name="mul_ln72_458"/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3345 %sub_ln72_113 = sub i20 %sub_ln72_56, i20 %sext_ln72_9

]]></Node>
<StgValue><ssdm name="sub_ln72_113"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3347 %shl_ln72_639 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_549, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_639"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="24" op_0_bw="20">
<![CDATA[
entry:3348 %sext_ln72_466 = sext i20 %sub_ln72_113

]]></Node>
<StgValue><ssdm name="sext_ln72_466"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3349 %add_ln72_536 = add i24 %shl_ln72_639, i24 %sext_ln72_466

]]></Node>
<StgValue><ssdm name="add_ln72_536"/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3350 %tmp_550 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_536, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3352 %mul_ln72_463 = mul i24 %sext_ln72_11, i24 16776966

]]></Node>
<StgValue><ssdm name="mul_ln72_463"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3390 %add_ln72_543 = add i24 %shl_ln72_648, i24 %sext_ln72_470

]]></Node>
<StgValue><ssdm name="add_ln72_543"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:3391 %shl_ln72_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_5_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_14"/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3392 %tmp_557 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_543, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3393 %shl_ln72_649 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_557, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_649"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="24" op_0_bw="18">
<![CDATA[
entry:3394 %sext_ln72_471 = sext i18 %shl_ln72_14

]]></Node>
<StgValue><ssdm name="sext_ln72_471"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3395 %add_ln72_544 = add i24 %shl_ln72_649, i24 %sext_ln72_471

]]></Node>
<StgValue><ssdm name="add_ln72_544"/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:3396 %shl_ln72_650 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_7_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_650"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="20" op_0_bw="19">
<![CDATA[
entry:3397 %sext_ln72_472 = sext i19 %shl_ln72_650

]]></Node>
<StgValue><ssdm name="sext_ln72_472"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3398 %sub_ln72_115 = sub i20 0, i20 %sext_ln72_472

]]></Node>
<StgValue><ssdm name="sub_ln72_115"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3399 %tmp_558 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_544, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3410 %mul_ln72_470 = mul i22 %sext_ln72_36, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_470"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3415 %mul_ln72_471 = mul i23 %sext_ln72_169, i23 8388565

]]></Node>
<StgValue><ssdm name="mul_ln72_471"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3448 %sub_ln72_117 = sub i21 0, i21 %sext_ln72_415

]]></Node>
<StgValue><ssdm name="sub_ln72_117"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3449 %sub_ln72_118 = sub i21 %sub_ln72_117, i21 %sext_ln72_178

]]></Node>
<StgValue><ssdm name="sub_ln72_118"/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3451 %shl_ln72_660 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_567, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_660"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="24" op_0_bw="21">
<![CDATA[
entry:3452 %sext_ln72_484 = sext i21 %sub_ln72_118

]]></Node>
<StgValue><ssdm name="sext_ln72_484"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3453 %add_ln72_553 = add i24 %shl_ln72_660, i24 %sext_ln72_484

]]></Node>
<StgValue><ssdm name="add_ln72_553"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3454 %tmp_568 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_553, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3456 %mul_ln72_474 = mul i24 %sext_ln72_6, i24 16776166

]]></Node>
<StgValue><ssdm name="mul_ln72_474"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3460 %mul_ln72_475 = mul i24 %sext_ln72_134, i24 16777051

]]></Node>
<StgValue><ssdm name="mul_ln72_475"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1242" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:180 %add_ln72_1 = add i24 %shl_ln72_3, i24 %mul_ln72_2

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="21" op_0_bw="16">
<![CDATA[
entry:183 %sext_ln72_8 = sext i16 %input_17_read

]]></Node>
<StgValue><ssdm name="sext_ln72_8"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:186 %mul_ln72_3 = mul i24 %sext_ln72_7, i24 227

]]></Node>
<StgValue><ssdm name="mul_ln72_3"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:187 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:188 %shl_ln72_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_6"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:189 %add_ln72_2 = add i24 %shl_ln72_6, i24 %mul_ln72_3

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="16">
<![CDATA[
entry:194 %sext_ln72_14 = sext i16 %input_18_read

]]></Node>
<StgValue><ssdm name="sext_ln72_14"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="20" op_0_bw="19">
<![CDATA[
entry:259 %sext_ln72_38 = sext i19 %shl_ln72_22

]]></Node>
<StgValue><ssdm name="sext_ln72_38"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:273 %add_ln72_9 = add i24 %shl_ln72_24, i24 %sext_ln72_43

]]></Node>
<StgValue><ssdm name="add_ln72_9"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="16">
<![CDATA[
entry:275 %sext_ln72_44 = sext i16 %input_16_read

]]></Node>
<StgValue><ssdm name="sext_ln72_44"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:276 %sub_ln72 = sub i17 0, i17 %sext_ln72_44

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:277 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:278 %shl_ln72_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_25"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="17">
<![CDATA[
entry:279 %sext_ln72_45 = sext i17 %sub_ln72

]]></Node>
<StgValue><ssdm name="sext_ln72_45"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:280 %add_ln72_10 = add i24 %shl_ln72_25, i24 %sext_ln72_45

]]></Node>
<StgValue><ssdm name="add_ln72_10"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:281 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1258" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:289 %mul_ln72_8 = mul i23 %sext_ln72_49, i23 8388561

]]></Node>
<StgValue><ssdm name="mul_ln72_8"/></StgValue>
</operation>

<operation id="1259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="23" op_0_bw="16">
<![CDATA[
entry:295 %sext_ln72_51 = sext i16 %input_22_read

]]></Node>
<StgValue><ssdm name="sext_ln72_51"/></StgValue>
</operation>

<operation id="1260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="16">
<![CDATA[
entry:297 %sext_ln72_53 = sext i16 %input_22_read

]]></Node>
<StgValue><ssdm name="sext_ln72_53"/></StgValue>
</operation>

<operation id="1261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="16">
<![CDATA[
entry:311 %sext_ln72_59 = sext i16 %input_23_read

]]></Node>
<StgValue><ssdm name="sext_ln72_59"/></StgValue>
</operation>

<operation id="1262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="21" op_0_bw="16">
<![CDATA[
entry:313 %sext_ln72_61 = sext i16 %input_23_read

]]></Node>
<StgValue><ssdm name="sext_ln72_61"/></StgValue>
</operation>

<operation id="1263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="22" op_0_bw="16">
<![CDATA[
entry:315 %sext_ln72_63 = sext i16 %input_23_read

]]></Node>
<StgValue><ssdm name="sext_ln72_63"/></StgValue>
</operation>

<operation id="1264" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:316 %mul_ln72_9 = mul i22 %sext_ln72_63, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_9"/></StgValue>
</operation>

<operation id="1265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="23" op_0_bw="16">
<![CDATA[
entry:332 %sext_ln72_70 = sext i16 %input_28_read

]]></Node>
<StgValue><ssdm name="sext_ln72_70"/></StgValue>
</operation>

<operation id="1266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="16">
<![CDATA[
entry:342 %sext_ln72_75 = sext i16 %input_30_read

]]></Node>
<StgValue><ssdm name="sext_ln72_75"/></StgValue>
</operation>

<operation id="1267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
entry:419 %tmp_22 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln72_s, i8 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="19">
<![CDATA[
entry:420 %sext_ln72_112 = sext i19 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln72_112"/></StgValue>
</operation>

<operation id="1269" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:421 %mul_ln72_13 = mul i24 %sext_ln72, i24 873

]]></Node>
<StgValue><ssdm name="mul_ln72_13"/></StgValue>
</operation>

<operation id="1270" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:422 %add_ln72_22 = add i24 %sext_ln72_112, i24 %mul_ln72_13

]]></Node>
<StgValue><ssdm name="add_ln72_22"/></StgValue>
</operation>

<operation id="1271" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:423 %mul_ln72_14 = mul i22 %sext_ln72_10, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_14"/></StgValue>
</operation>

<operation id="1272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="21" op_0_bw="16">
<![CDATA[
entry:444 %sext_ln72_123 = sext i16 %input_27_read

]]></Node>
<StgValue><ssdm name="sext_ln72_123"/></StgValue>
</operation>

<operation id="1273" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:445 %mul_ln72_15 = mul i21 %sext_ln72_123, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_15"/></StgValue>
</operation>

<operation id="1274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="16">
<![CDATA[
entry:451 %sext_ln72_125 = sext i16 %input_35_read

]]></Node>
<StgValue><ssdm name="sext_ln72_125"/></StgValue>
</operation>

<operation id="1275" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:499 %add_ln72_32 = add i24 %shl_ln72_54, i24 %mul_ln72_23

]]></Node>
<StgValue><ssdm name="add_ln72_32"/></StgValue>
</operation>

<operation id="1276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:500 %shl_ln72_55 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_17_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_55"/></StgValue>
</operation>

<operation id="1277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="21" op_0_bw="20">
<![CDATA[
entry:501 %sext_ln72_135 = sext i20 %shl_ln72_55

]]></Node>
<StgValue><ssdm name="sext_ln72_135"/></StgValue>
</operation>

<operation id="1278" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:502 %sub_ln72_18 = sub i21 0, i21 %sext_ln72_135

]]></Node>
<StgValue><ssdm name="sub_ln72_18"/></StgValue>
</operation>

<operation id="1279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:503 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:504 %shl_ln72_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_56"/></StgValue>
</operation>

<operation id="1281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="21">
<![CDATA[
entry:505 %sext_ln72_136 = sext i21 %sub_ln72_18

]]></Node>
<StgValue><ssdm name="sext_ln72_136"/></StgValue>
</operation>

<operation id="1282" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:506 %add_ln72_33 = add i24 %shl_ln72_56, i24 %sext_ln72_136

]]></Node>
<StgValue><ssdm name="add_ln72_33"/></StgValue>
</operation>

<operation id="1283" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:507 %mul_ln72_24 = mul i23 %sext_ln72_13, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_24"/></StgValue>
</operation>

<operation id="1284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:508 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:509 %shl_ln72_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_57"/></StgValue>
</operation>

<operation id="1286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="23">
<![CDATA[
entry:510 %sext_ln72_137 = sext i23 %mul_ln72_24

]]></Node>
<StgValue><ssdm name="sext_ln72_137"/></StgValue>
</operation>

<operation id="1287" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:511 %add_ln72_34 = add i24 %shl_ln72_57, i24 %sext_ln72_137

]]></Node>
<StgValue><ssdm name="add_ln72_34"/></StgValue>
</operation>

<operation id="1288" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:512 %mul_ln72_25 = mul i22 %sext_ln72_48, i22 4194281

]]></Node>
<StgValue><ssdm name="mul_ln72_25"/></StgValue>
</operation>

<operation id="1289" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:523 %mul_ln72_26 = mul i24 %sext_ln72_139, i24 16776608

]]></Node>
<StgValue><ssdm name="mul_ln72_26"/></StgValue>
</operation>

<operation id="1290" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:562 %add_ln72_43 = add i24 %shl_ln72_67, i24 %mul_ln72_33

]]></Node>
<StgValue><ssdm name="add_ln72_43"/></StgValue>
</operation>

<operation id="1291" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:563 %mul_ln72_34 = mul i24 %sext_ln72_134, i24 7611

]]></Node>
<StgValue><ssdm name="mul_ln72_34"/></StgValue>
</operation>

<operation id="1292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:564 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_43, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:565 %shl_ln72_68 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_68"/></StgValue>
</operation>

<operation id="1294" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:566 %add_ln72_44 = add i24 %shl_ln72_68, i24 %mul_ln72_34

]]></Node>
<StgValue><ssdm name="add_ln72_44"/></StgValue>
</operation>

<operation id="1295" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:569 %mul_ln72_35 = mul i24 %sext_ln72_41, i24 12796

]]></Node>
<StgValue><ssdm name="mul_ln72_35"/></StgValue>
</operation>

<operation id="1296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="22" op_0_bw="16">
<![CDATA[
entry:574 %sext_ln72_145 = sext i16 %input_24_read

]]></Node>
<StgValue><ssdm name="sext_ln72_145"/></StgValue>
</operation>

<operation id="1297" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:578 %mul_ln72_36 = mul i24 %sext_ln72_143, i24 16776925

]]></Node>
<StgValue><ssdm name="mul_ln72_36"/></StgValue>
</operation>

<operation id="1298" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:631 %add_ln72_54 = add i24 %shl_ln72_81, i24 %mul_ln72_43

]]></Node>
<StgValue><ssdm name="add_ln72_54"/></StgValue>
</operation>

<operation id="1299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:632 %shl_ln72_82 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_11_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_82"/></StgValue>
</operation>

<operation id="1300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="17">
<![CDATA[
entry:633 %sext_ln72_155 = sext i17 %shl_ln72_82

]]></Node>
<StgValue><ssdm name="sext_ln72_155"/></StgValue>
</operation>

<operation id="1301" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:634 %sub_ln72_24 = sub i20 %sext_ln72_38, i20 %sext_ln72_155

]]></Node>
<StgValue><ssdm name="sub_ln72_24"/></StgValue>
</operation>

<operation id="1302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:635 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:636 %shl_ln72_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_83"/></StgValue>
</operation>

<operation id="1304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="24" op_0_bw="20">
<![CDATA[
entry:637 %sext_ln72_156 = sext i20 %sub_ln72_24

]]></Node>
<StgValue><ssdm name="sext_ln72_156"/></StgValue>
</operation>

<operation id="1305" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:638 %add_ln72_55 = add i24 %shl_ln72_83, i24 %sext_ln72_156

]]></Node>
<StgValue><ssdm name="add_ln72_55"/></StgValue>
</operation>

<operation id="1306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:639 %tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_55, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:640 %shl_ln72_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_84"/></StgValue>
</operation>

<operation id="1308" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:641 %mul_ln72_44 = mul i24 %sext_ln72_41, i24 1191

]]></Node>
<StgValue><ssdm name="mul_ln72_44"/></StgValue>
</operation>

<operation id="1309" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:642 %add_ln72_56 = add i24 %shl_ln72_84, i24 %mul_ln72_44

]]></Node>
<StgValue><ssdm name="add_ln72_56"/></StgValue>
</operation>

<operation id="1310" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:643 %mul_ln72_45 = mul i24 %sext_ln72_7, i24 460

]]></Node>
<StgValue><ssdm name="mul_ln72_45"/></StgValue>
</operation>

<operation id="1311" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:647 %mul_ln72_46 = mul i23 %sext_ln72_49, i23 37

]]></Node>
<StgValue><ssdm name="mul_ln72_46"/></StgValue>
</operation>

<operation id="1312" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:706 %add_ln72_67 = add i24 %shl_ln72_95, i24 %mul_ln72_55

]]></Node>
<StgValue><ssdm name="add_ln72_67"/></StgValue>
</operation>

<operation id="1313" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:707 %mul_ln72_56 = mul i24 %sext_ln72_7, i24 3096

]]></Node>
<StgValue><ssdm name="mul_ln72_56"/></StgValue>
</operation>

<operation id="1314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:708 %tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_67, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:709 %shl_ln72_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_96"/></StgValue>
</operation>

<operation id="1316" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:710 %add_ln72_68 = add i24 %shl_ln72_96, i24 %mul_ln72_56

]]></Node>
<StgValue><ssdm name="add_ln72_68"/></StgValue>
</operation>

<operation id="1317" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:717 %mul_ln72_57 = mul i24 %sext_ln72_168, i24 5506

]]></Node>
<StgValue><ssdm name="mul_ln72_57"/></StgValue>
</operation>

<operation id="1318" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:719 %mul_ln72_58 = mul i24 %sext_ln72_46, i24 16777071

]]></Node>
<StgValue><ssdm name="mul_ln72_58"/></StgValue>
</operation>

<operation id="1319" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:789 %add_ln72_81 = add i24 %shl_ln72_111, i24 %mul_ln72_69

]]></Node>
<StgValue><ssdm name="add_ln72_81"/></StgValue>
</operation>

<operation id="1320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:790 %tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_81, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:791 %shl_ln72_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_112"/></StgValue>
</operation>

<operation id="1322" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:792 %mul_ln72_70 = mul i24 %sext_ln72_114, i24 348

]]></Node>
<StgValue><ssdm name="mul_ln72_70"/></StgValue>
</operation>

<operation id="1323" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:793 %add_ln72_82 = add i24 %shl_ln72_112, i24 %mul_ln72_70

]]></Node>
<StgValue><ssdm name="add_ln72_82"/></StgValue>
</operation>

<operation id="1324" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:796 %mul_ln72_71 = mul i24 %sext_ln72_143, i24 16776522

]]></Node>
<StgValue><ssdm name="mul_ln72_71"/></StgValue>
</operation>

<operation id="1325" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:839 %add_ln72_91 = add i24 %shl_ln72_123, i24 %mul_ln72_79

]]></Node>
<StgValue><ssdm name="add_ln72_91"/></StgValue>
</operation>

<operation id="1326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:840 %tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_91, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:841 %shl_ln72_124 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_124"/></StgValue>
</operation>

<operation id="1328" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:842 %mul_ln72_80 = mul i24 %sext_ln72_35, i24 198

]]></Node>
<StgValue><ssdm name="mul_ln72_80"/></StgValue>
</operation>

<operation id="1329" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:843 %add_ln72_92 = add i24 %shl_ln72_124, i24 %mul_ln72_80

]]></Node>
<StgValue><ssdm name="add_ln72_92"/></StgValue>
</operation>

<operation id="1330" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:844 %mul_ln72_81 = mul i24 %sext_ln72_168, i24 658

]]></Node>
<StgValue><ssdm name="mul_ln72_81"/></StgValue>
</operation>

<operation id="1331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="24" op_0_bw="16">
<![CDATA[
entry:882 %sext_ln72_188 = sext i16 %input_40_read

]]></Node>
<StgValue><ssdm name="sext_ln72_188"/></StgValue>
</operation>

<operation id="1332" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:898 %mul_ln72_89 = mul i24 %sext_ln72_168, i24 5723

]]></Node>
<StgValue><ssdm name="mul_ln72_89"/></StgValue>
</operation>

<operation id="1333" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:902 %mul_ln72_90 = mul i24 %sext_ln72_59, i24 156

]]></Node>
<StgValue><ssdm name="mul_ln72_90"/></StgValue>
</operation>

<operation id="1334" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:936 %add_ln72_107 = add i24 %shl_ln72_141, i24 %mul_ln72_96

]]></Node>
<StgValue><ssdm name="add_ln72_107"/></StgValue>
</operation>

<operation id="1335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:937 %tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_107, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:938 %shl_ln72_142 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_142"/></StgValue>
</operation>

<operation id="1337" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:939 %mul_ln72_97 = mul i24 %sext_ln72_41, i24 2060

]]></Node>
<StgValue><ssdm name="mul_ln72_97"/></StgValue>
</operation>

<operation id="1338" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:940 %add_ln72_108 = add i24 %shl_ln72_142, i24 %mul_ln72_97

]]></Node>
<StgValue><ssdm name="add_ln72_108"/></StgValue>
</operation>

<operation id="1339" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:944 %mul_ln72_98 = mul i24 %sext_ln72_195, i24 2690

]]></Node>
<StgValue><ssdm name="mul_ln72_98"/></StgValue>
</operation>

<operation id="1340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:948 %shl_ln72_145 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_21_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_145"/></StgValue>
</operation>

<operation id="1341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="22" op_0_bw="18">
<![CDATA[
entry:949 %sext_ln72_197 = sext i18 %shl_ln72_145

]]></Node>
<StgValue><ssdm name="sext_ln72_197"/></StgValue>
</operation>

<operation id="1342" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:987 %add_ln72_116 = add i24 %shl_ln72_152, i24 %mul_ln72_103

]]></Node>
<StgValue><ssdm name="add_ln72_116"/></StgValue>
</operation>

<operation id="1343" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:988 %mul_ln72_104 = mul i24 %sext_ln72_165, i24 206

]]></Node>
<StgValue><ssdm name="mul_ln72_104"/></StgValue>
</operation>

<operation id="1344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:989 %tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_116, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:990 %shl_ln72_153 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_153"/></StgValue>
</operation>

<operation id="1346" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:991 %add_ln72_117 = add i24 %shl_ln72_153, i24 %mul_ln72_104

]]></Node>
<StgValue><ssdm name="add_ln72_117"/></StgValue>
</operation>

<operation id="1347" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:992 %mul_ln72_105 = mul i24 %sext_ln72_114, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_105"/></StgValue>
</operation>

<operation id="1348" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1008 %mul_ln72_106 = mul i24 %sext_ln72_139, i24 284

]]></Node>
<StgValue><ssdm name="mul_ln72_106"/></StgValue>
</operation>

<operation id="1349" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1074 %add_ln72_132 = add i24 %shl_ln72_175, i24 %mul_ln72_116

]]></Node>
<StgValue><ssdm name="add_ln72_132"/></StgValue>
</operation>

<operation id="1350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1075 %tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_132, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1076 %shl_ln72_176 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_134, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_176"/></StgValue>
</operation>

<operation id="1352" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1077 %mul_ln72_117 = mul i24 %sext_ln72_177, i24 727

]]></Node>
<StgValue><ssdm name="mul_ln72_117"/></StgValue>
</operation>

<operation id="1353" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1078 %add_ln72_133 = add i24 %shl_ln72_176, i24 %mul_ln72_117

]]></Node>
<StgValue><ssdm name="add_ln72_133"/></StgValue>
</operation>

<operation id="1354" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1081 %mul_ln72_118 = mul i24 %sext_ln72_18, i24 16776939

]]></Node>
<StgValue><ssdm name="mul_ln72_118"/></StgValue>
</operation>

<operation id="1355" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1083 %mul_ln72_119 = mul i24 %sext_ln72_188, i24 69

]]></Node>
<StgValue><ssdm name="mul_ln72_119"/></StgValue>
</operation>

<operation id="1356" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1101 %add_ln72_137 = add i24 %shl_ln72_180, i24 %mul_ln72_122

]]></Node>
<StgValue><ssdm name="add_ln72_137"/></StgValue>
</operation>

<operation id="1357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1102 %tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_137, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1103 %shl_ln72_181 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_139, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_181"/></StgValue>
</operation>

<operation id="1359" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1104 %mul_ln72_123 = mul i24 %sext_ln72_134, i24 16775537

]]></Node>
<StgValue><ssdm name="mul_ln72_123"/></StgValue>
</operation>

<operation id="1360" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1105 %add_ln72_138 = add i24 %shl_ln72_181, i24 %mul_ln72_123

]]></Node>
<StgValue><ssdm name="add_ln72_138"/></StgValue>
</operation>

<operation id="1361" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1106 %mul_ln72_124 = mul i24 %sext_ln72_7, i24 16777127

]]></Node>
<StgValue><ssdm name="mul_ln72_124"/></StgValue>
</operation>

<operation id="1362" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1119 %mul_ln72_125 = mul i24 %sext_ln72_139, i24 16776789

]]></Node>
<StgValue><ssdm name="mul_ln72_125"/></StgValue>
</operation>

<operation id="1363" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1144 %add_ln72_145 = add i24 %shl_ln72_189, i24 %mul_ln72_129

]]></Node>
<StgValue><ssdm name="add_ln72_145"/></StgValue>
</operation>

<operation id="1364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1145 %tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_145, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1146 %shl_ln72_190 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_147, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_190"/></StgValue>
</operation>

<operation id="1366" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1147 %mul_ln72_130 = mul i24 %sext_ln72_35, i24 16776605

]]></Node>
<StgValue><ssdm name="mul_ln72_130"/></StgValue>
</operation>

<operation id="1367" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1148 %add_ln72_146 = add i24 %shl_ln72_190, i24 %mul_ln72_130

]]></Node>
<StgValue><ssdm name="add_ln72_146"/></StgValue>
</operation>

<operation id="1368" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1149 %mul_ln72_131 = mul i24 %sext_ln72_46, i24 115

]]></Node>
<StgValue><ssdm name="mul_ln72_131"/></StgValue>
</operation>

<operation id="1369" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1153 %mul_ln72_132 = mul i24 %sext_ln72_53, i24 363

]]></Node>
<StgValue><ssdm name="mul_ln72_132"/></StgValue>
</operation>

<operation id="1370" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1196 %add_ln72_154 = add i24 %shl_ln72_200, i24 %mul_ln72_138

]]></Node>
<StgValue><ssdm name="add_ln72_154"/></StgValue>
</operation>

<operation id="1371" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1200 %sub_ln72_39 = sub i22 %sub_ln72_38, i22 %sext_ln72_197

]]></Node>
<StgValue><ssdm name="sub_ln72_39"/></StgValue>
</operation>

<operation id="1372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1201 %tmp_156 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_154, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1202 %shl_ln72_202 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_156, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_202"/></StgValue>
</operation>

<operation id="1374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="24" op_0_bw="22">
<![CDATA[
entry:1203 %sext_ln72_218 = sext i22 %sub_ln72_39

]]></Node>
<StgValue><ssdm name="sext_ln72_218"/></StgValue>
</operation>

<operation id="1375" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1204 %add_ln72_155 = add i24 %shl_ln72_202, i24 %sext_ln72_218

]]></Node>
<StgValue><ssdm name="add_ln72_155"/></StgValue>
</operation>

<operation id="1376" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1205 %mul_ln72_139 = mul i24 %sext_ln72_122, i24 16777116

]]></Node>
<StgValue><ssdm name="mul_ln72_139"/></StgValue>
</operation>

<operation id="1377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1206 %tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_155, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1207 %shl_ln72_203 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_157, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_203"/></StgValue>
</operation>

<operation id="1379" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1208 %add_ln72_156 = add i24 %shl_ln72_203, i24 %mul_ln72_139

]]></Node>
<StgValue><ssdm name="add_ln72_156"/></StgValue>
</operation>

<operation id="1380" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1211 %mul_ln72_140 = mul i24 %sext_ln72_177, i24 16776154

]]></Node>
<StgValue><ssdm name="mul_ln72_140"/></StgValue>
</operation>

<operation id="1381" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1213 %mul_ln72_141 = mul i24 %sext_ln72_125, i24 2094

]]></Node>
<StgValue><ssdm name="mul_ln72_141"/></StgValue>
</operation>

<operation id="1382" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1244 %add_ln72_163 = add i24 %shl_ln72_209, i24 %mul_ln72_147

]]></Node>
<StgValue><ssdm name="add_ln72_163"/></StgValue>
</operation>

<operation id="1383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1245 %tmp_165 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_163, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1246 %shl_ln72_210 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_165, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_210"/></StgValue>
</operation>

<operation id="1385" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1247 %mul_ln72_148 = mul i24 %sext_ln72_132, i24 16774255

]]></Node>
<StgValue><ssdm name="mul_ln72_148"/></StgValue>
</operation>

<operation id="1386" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1248 %add_ln72_164 = add i24 %shl_ln72_210, i24 %mul_ln72_148

]]></Node>
<StgValue><ssdm name="add_ln72_164"/></StgValue>
</operation>

<operation id="1387" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1261 %mul_ln72_149 = mul i24 %sext_ln72_6, i24 780

]]></Node>
<StgValue><ssdm name="mul_ln72_149"/></StgValue>
</operation>

<operation id="1388" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1263 %mul_ln72_150 = mul i21 %sext_ln72_61, i21 13

]]></Node>
<StgValue><ssdm name="mul_ln72_150"/></StgValue>
</operation>

<operation id="1389" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1308 %add_ln72_174 = add i24 %shl_ln72_223, i24 %mul_ln72_157

]]></Node>
<StgValue><ssdm name="add_ln72_174"/></StgValue>
</operation>

<operation id="1390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1309 %tmp_176 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_174, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1310 %shl_ln72_224 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_176, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_224"/></StgValue>
</operation>

<operation id="1392" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1311 %mul_ln72_158 = mul i24 %sext_ln72_35, i24 16776794

]]></Node>
<StgValue><ssdm name="mul_ln72_158"/></StgValue>
</operation>

<operation id="1393" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1312 %add_ln72_175 = add i24 %shl_ln72_224, i24 %mul_ln72_158

]]></Node>
<StgValue><ssdm name="add_ln72_175"/></StgValue>
</operation>

<operation id="1394" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1315 %mul_ln72_159 = mul i24 %sext_ln72_165, i24 744

]]></Node>
<StgValue><ssdm name="mul_ln72_159"/></StgValue>
</operation>

<operation id="1395" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1317 %mul_ln72_160 = mul i23 %sext_ln72_13, i23 8388559

]]></Node>
<StgValue><ssdm name="mul_ln72_160"/></StgValue>
</operation>

<operation id="1396" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1370 %add_ln72_185 = add i24 %shl_ln72_236, i24 %mul_ln72_167

]]></Node>
<StgValue><ssdm name="add_ln72_185"/></StgValue>
</operation>

<operation id="1397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1371 %shl_ln72_237 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_19_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_237"/></StgValue>
</operation>

<operation id="1398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="23" op_0_bw="22">
<![CDATA[
entry:1372 %sext_ln72_237 = sext i22 %shl_ln72_237

]]></Node>
<StgValue><ssdm name="sext_ln72_237"/></StgValue>
</operation>

<operation id="1399" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1373 %sub_ln72_44 = sub i23 %sext_ln72_237, i23 %sext_ln72_169

]]></Node>
<StgValue><ssdm name="sub_ln72_44"/></StgValue>
</operation>

<operation id="1400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1374 %tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_185, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1375 %shl_ln72_238 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_187, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_238"/></StgValue>
</operation>

<operation id="1402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="24" op_0_bw="23">
<![CDATA[
entry:1376 %sext_ln72_238 = sext i23 %sub_ln72_44

]]></Node>
<StgValue><ssdm name="sext_ln72_238"/></StgValue>
</operation>

<operation id="1403" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1377 %add_ln72_186 = add i24 %shl_ln72_238, i24 %sext_ln72_238

]]></Node>
<StgValue><ssdm name="add_ln72_186"/></StgValue>
</operation>

<operation id="1404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1380 %tmp_188 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_186, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1405" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1384 %mul_ln72_168 = mul i22 %sext_ln72_145, i22 4194277

]]></Node>
<StgValue><ssdm name="mul_ln72_168"/></StgValue>
</operation>

<operation id="1406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1435 %shl_ln72_249 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_199, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_249"/></StgValue>
</operation>

<operation id="1407" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1436 %mul_ln72_175 = mul i24 %sext_ln72_132, i24 415

]]></Node>
<StgValue><ssdm name="mul_ln72_175"/></StgValue>
</operation>

<operation id="1408" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1437 %add_ln72_197 = add i24 %shl_ln72_249, i24 %mul_ln72_175

]]></Node>
<StgValue><ssdm name="add_ln72_197"/></StgValue>
</operation>

<operation id="1409" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1438 %mul_ln72_176 = mul i23 %sext_ln72_13, i23 45

]]></Node>
<StgValue><ssdm name="mul_ln72_176"/></StgValue>
</operation>

<operation id="1410" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1484 %add_ln72_204 = add i24 %shl_ln72_259, i24 %mul_ln72_181

]]></Node>
<StgValue><ssdm name="add_ln72_204"/></StgValue>
</operation>

<operation id="1411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1485 %tmp_207 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_204, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1486 %shl_ln72_260 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_207, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_260"/></StgValue>
</operation>

<operation id="1413" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1487 %mul_ln72_182 = mul i24 %sext_ln72_180, i24 16775905

]]></Node>
<StgValue><ssdm name="mul_ln72_182"/></StgValue>
</operation>

<operation id="1414" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1488 %add_ln72_205 = add i24 %shl_ln72_260, i24 %mul_ln72_182

]]></Node>
<StgValue><ssdm name="add_ln72_205"/></StgValue>
</operation>

<operation id="1415" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1524 %add_ln72_211 = add i24 %shl_ln72_267, i24 %mul_ln72_187

]]></Node>
<StgValue><ssdm name="add_ln72_211"/></StgValue>
</operation>

<operation id="1416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1525 %tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_211, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1526 %shl_ln72_268 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_214, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_268"/></StgValue>
</operation>

<operation id="1418" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1527 %mul_ln72_188 = mul i24 %sext_ln72_41, i24 1265

]]></Node>
<StgValue><ssdm name="mul_ln72_188"/></StgValue>
</operation>

<operation id="1419" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1528 %add_ln72_212 = add i24 %shl_ln72_268, i24 %mul_ln72_188

]]></Node>
<StgValue><ssdm name="add_ln72_212"/></StgValue>
</operation>

<operation id="1420" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1529 %mul_ln72_189 = mul i23 %sext_ln72_169, i23 8388569

]]></Node>
<StgValue><ssdm name="mul_ln72_189"/></StgValue>
</operation>

<operation id="1421" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1534 %mul_ln72_190 = mul i22 %sext_ln72_48, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_190"/></StgValue>
</operation>

<operation id="1422" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1579 %mul_ln72_196 = mul i23 %sext_ln72_29, i23 8388554

]]></Node>
<StgValue><ssdm name="mul_ln72_196"/></StgValue>
</operation>

<operation id="1423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1581 %shl_ln72_278 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_224, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_278"/></StgValue>
</operation>

<operation id="1424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="24" op_0_bw="23">
<![CDATA[
entry:1582 %sext_ln72_266 = sext i23 %mul_ln72_196

]]></Node>
<StgValue><ssdm name="sext_ln72_266"/></StgValue>
</operation>

<operation id="1425" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1583 %add_ln72_221 = add i24 %shl_ln72_278, i24 %sext_ln72_266

]]></Node>
<StgValue><ssdm name="add_ln72_221"/></StgValue>
</operation>

<operation id="1426" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1588 %mul_ln72_197 = mul i22 %sext_ln72_141, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_197"/></StgValue>
</operation>

<operation id="1427" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1593 %mul_ln72_198 = mul i21 %sext_ln72_75, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_198"/></StgValue>
</operation>

<operation id="1428" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1609 %mul_ln72_201 = mul i22 %sext_ln72_1, i22 29

]]></Node>
<StgValue><ssdm name="mul_ln72_201"/></StgValue>
</operation>

<operation id="1429" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1620 %mul_ln72_202 = mul i23 %sext_ln72_70, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_202"/></StgValue>
</operation>

<operation id="1430" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1644 %add_ln72_231 = add i24 %shl_ln72_286, i24 %mul_ln72_205

]]></Node>
<StgValue><ssdm name="add_ln72_231"/></StgValue>
</operation>

<operation id="1431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1645 %tmp_236 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_231, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1646 %shl_ln72_287 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_236, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_287"/></StgValue>
</operation>

<operation id="1433" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1647 %mul_ln72_206 = mul i24 %sext_ln72_165, i24 11718

]]></Node>
<StgValue><ssdm name="mul_ln72_206"/></StgValue>
</operation>

<operation id="1434" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1648 %add_ln72_232 = add i24 %shl_ln72_287, i24 %mul_ln72_206

]]></Node>
<StgValue><ssdm name="add_ln72_232"/></StgValue>
</operation>

<operation id="1435" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1649 %sub_ln72_53 = sub i22 %sub_ln72_38, i22 %sext_ln72_48

]]></Node>
<StgValue><ssdm name="sub_ln72_53"/></StgValue>
</operation>

<operation id="1436" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1654 %mul_ln72_207 = mul i22 %sext_ln72_52, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_207"/></StgValue>
</operation>

<operation id="1437" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1661 %mul_ln72_208 = mul i24 %sext_ln72_122, i24 1428

]]></Node>
<StgValue><ssdm name="mul_ln72_208"/></StgValue>
</operation>

<operation id="1438" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1698 %add_ln72_242 = add i24 %shl_ln72_296, i24 %mul_ln72_216

]]></Node>
<StgValue><ssdm name="add_ln72_242"/></StgValue>
</operation>

<operation id="1439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1699 %tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_242, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1700 %shl_ln72_297 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_247, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_297"/></StgValue>
</operation>

<operation id="1441" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1701 %mul_ln72_217 = mul i24 %sext_ln72_3, i24 16776714

]]></Node>
<StgValue><ssdm name="mul_ln72_217"/></StgValue>
</operation>

<operation id="1442" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1702 %add_ln72_243 = add i24 %shl_ln72_297, i24 %mul_ln72_217

]]></Node>
<StgValue><ssdm name="add_ln72_243"/></StgValue>
</operation>

<operation id="1443" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1705 %mul_ln72_218 = mul i24 %sext_ln72_114, i24 312

]]></Node>
<StgValue><ssdm name="mul_ln72_218"/></StgValue>
</operation>

<operation id="1444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1769 %shl_ln72_313 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_18_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_313"/></StgValue>
</operation>

<operation id="1445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="19" op_0_bw="18">
<![CDATA[
entry:1770 %sext_ln72_293 = sext i18 %shl_ln72_313

]]></Node>
<StgValue><ssdm name="sext_ln72_293"/></StgValue>
</operation>

<operation id="1446" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:1771 %sub_ln72_58 = sub i19 0, i19 %sext_ln72_293

]]></Node>
<StgValue><ssdm name="sub_ln72_58"/></StgValue>
</operation>

<operation id="1447" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:1772 %sub_ln72_59 = sub i19 %sub_ln72_58, i19 %sext_ln72_14

]]></Node>
<StgValue><ssdm name="sub_ln72_59"/></StgValue>
</operation>

<operation id="1448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1774 %shl_ln72_314 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_258, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_314"/></StgValue>
</operation>

<operation id="1449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="24" op_0_bw="19">
<![CDATA[
entry:1775 %sext_ln72_294 = sext i19 %sub_ln72_59

]]></Node>
<StgValue><ssdm name="sext_ln72_294"/></StgValue>
</operation>

<operation id="1450" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1776 %add_ln72_253 = add i24 %shl_ln72_314, i24 %sext_ln72_294

]]></Node>
<StgValue><ssdm name="add_ln72_253"/></StgValue>
</operation>

<operation id="1451" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1777 %mul_ln72_223 = mul i23 %sext_ln72_115, i23 8388558

]]></Node>
<StgValue><ssdm name="mul_ln72_223"/></StgValue>
</operation>

<operation id="1452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1778 %tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_253, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1453" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1841 %add_ln72_264 = add i24 %shl_ln72_327, i24 %mul_ln72_231

]]></Node>
<StgValue><ssdm name="add_ln72_264"/></StgValue>
</operation>

<operation id="1454" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1842 %mul_ln72_232 = mul i24 %sext_ln72_6, i24 421

]]></Node>
<StgValue><ssdm name="mul_ln72_232"/></StgValue>
</operation>

<operation id="1455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1843 %tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_264, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1844 %shl_ln72_328 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_270, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_328"/></StgValue>
</operation>

<operation id="1457" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1845 %add_ln72_265 = add i24 %shl_ln72_328, i24 %mul_ln72_232

]]></Node>
<StgValue><ssdm name="add_ln72_265"/></StgValue>
</operation>

<operation id="1458" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1848 %mul_ln72_233 = mul i24 %sext_ln72_134, i24 16776168

]]></Node>
<StgValue><ssdm name="mul_ln72_233"/></StgValue>
</operation>

<operation id="1459" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1885 %add_ln72_273 = add i24 %shl_ln72_336, i24 %mul_ln72_241

]]></Node>
<StgValue><ssdm name="add_ln72_273"/></StgValue>
</operation>

<operation id="1460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1886 %tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_273, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1887 %shl_ln72_337 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_279, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_337"/></StgValue>
</operation>

<operation id="1462" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1888 %mul_ln72_242 = mul i24 %sext_ln72_195, i24 2392

]]></Node>
<StgValue><ssdm name="mul_ln72_242"/></StgValue>
</operation>

<operation id="1463" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1889 %add_ln72_274 = add i24 %shl_ln72_337, i24 %mul_ln72_242

]]></Node>
<StgValue><ssdm name="add_ln72_274"/></StgValue>
</operation>

<operation id="1464" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1890 %mul_ln72_243 = mul i24 %sext_ln72_114, i24 16777146

]]></Node>
<StgValue><ssdm name="mul_ln72_243"/></StgValue>
</operation>

<operation id="1465" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1901 %mul_ln72_244 = mul i24 %sext_ln72_143, i24 16776950

]]></Node>
<StgValue><ssdm name="mul_ln72_244"/></StgValue>
</operation>

<operation id="1466" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1946 %add_ln72_285 = add i24 %shl_ln72_350, i24 %mul_ln72_252

]]></Node>
<StgValue><ssdm name="add_ln72_285"/></StgValue>
</operation>

<operation id="1467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1947 %tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_285, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1948 %shl_ln72_351 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_291, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_351"/></StgValue>
</operation>

<operation id="1469" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1949 %mul_ln72_253 = mul i24 %sext_ln72_195, i24 16776558

]]></Node>
<StgValue><ssdm name="mul_ln72_253"/></StgValue>
</operation>

<operation id="1470" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1950 %add_ln72_286 = add i24 %shl_ln72_351, i24 %mul_ln72_253

]]></Node>
<StgValue><ssdm name="add_ln72_286"/></StgValue>
</operation>

<operation id="1471" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1951 %mul_ln72_254 = mul i21 %sext_ln72_12, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_254"/></StgValue>
</operation>

<operation id="1472" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1956 %mul_ln72_255 = mul i23 %sext_ln72_169, i23 8388547

]]></Node>
<StgValue><ssdm name="mul_ln72_255"/></StgValue>
</operation>

<operation id="1473" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2003 %add_ln72_297 = add i24 %shl_ln72_362, i24 %mul_ln72_265

]]></Node>
<StgValue><ssdm name="add_ln72_297"/></StgValue>
</operation>

<operation id="1474" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2004 %mul_ln72_266 = mul i24 %sext_ln72_7, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_266"/></StgValue>
</operation>

<operation id="1475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2005 %tmp_303 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_297, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2006 %shl_ln72_363 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_303, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_363"/></StgValue>
</operation>

<operation id="1477" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2007 %add_ln72_298 = add i24 %shl_ln72_363, i24 %mul_ln72_266

]]></Node>
<StgValue><ssdm name="add_ln72_298"/></StgValue>
</operation>

<operation id="1478" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2010 %mul_ln72_267 = mul i24 %sext_ln72_11, i24 16776870

]]></Node>
<StgValue><ssdm name="mul_ln72_267"/></StgValue>
</operation>

<operation id="1479" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2014 %mul_ln72_268 = mul i24 %sext_ln72_168, i24 16772265

]]></Node>
<StgValue><ssdm name="mul_ln72_268"/></StgValue>
</operation>

<operation id="1480" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2077 %add_ln72_310 = add i24 %shl_ln72_377, i24 %sext_ln72_323

]]></Node>
<StgValue><ssdm name="add_ln72_310"/></StgValue>
</operation>

<operation id="1481" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2078 %mul_ln72_276 = mul i24 %sext_ln72_3, i24 89

]]></Node>
<StgValue><ssdm name="mul_ln72_276"/></StgValue>
</operation>

<operation id="1482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2079 %tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_310, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2080 %shl_ln72_378 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_317, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_378"/></StgValue>
</operation>

<operation id="1484" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2081 %add_ln72_311 = add i24 %shl_ln72_378, i24 %mul_ln72_276

]]></Node>
<StgValue><ssdm name="add_ln72_311"/></StgValue>
</operation>

<operation id="1485" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2084 %mul_ln72_277 = mul i24 %sext_ln72_41, i24 16774859

]]></Node>
<StgValue><ssdm name="mul_ln72_277"/></StgValue>
</operation>

<operation id="1486" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2088 %mul_ln72_278 = mul i24 %sext_ln72_168, i24 16775437

]]></Node>
<StgValue><ssdm name="mul_ln72_278"/></StgValue>
</operation>

<operation id="1487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2136 %shl_ln72_390 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_328, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_390"/></StgValue>
</operation>

<operation id="1488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="24" op_0_bw="23">
<![CDATA[
entry:2137 %sext_ln72_328 = sext i23 %mul_ln72_287

]]></Node>
<StgValue><ssdm name="sext_ln72_328"/></StgValue>
</operation>

<operation id="1489" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2138 %add_ln72_322 = add i24 %shl_ln72_390, i24 %sext_ln72_328

]]></Node>
<StgValue><ssdm name="add_ln72_322"/></StgValue>
</operation>

<operation id="1490" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2139 %mul_ln72_288 = mul i22 %sext_ln72_36, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_288"/></StgValue>
</operation>

<operation id="1491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2140 %tmp_329 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_322, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2141 %shl_ln72_391 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_329, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_391"/></StgValue>
</operation>

<operation id="1493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="24" op_0_bw="22">
<![CDATA[
entry:2142 %sext_ln72_329 = sext i22 %mul_ln72_288

]]></Node>
<StgValue><ssdm name="sext_ln72_329"/></StgValue>
</operation>

<operation id="1494" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2143 %add_ln72_323 = add i24 %shl_ln72_391, i24 %sext_ln72_329

]]></Node>
<StgValue><ssdm name="add_ln72_323"/></StgValue>
</operation>

<operation id="1495" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2146 %mul_ln72_289 = mul i24 %sext_ln72_41, i24 16776744

]]></Node>
<StgValue><ssdm name="mul_ln72_289"/></StgValue>
</operation>

<operation id="1496" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2214 %mul_ln72_296 = mul i21 %sext_ln72_8, i21 13

]]></Node>
<StgValue><ssdm name="mul_ln72_296"/></StgValue>
</operation>

<operation id="1497" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2248 %add_ln72_338 = add i24 %shl_ln72_413, i24 %mul_ln72_299

]]></Node>
<StgValue><ssdm name="add_ln72_338"/></StgValue>
</operation>

<operation id="1498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2249 %tmp_347 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_338, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2250 %shl_ln72_414 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_347, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_414"/></StgValue>
</operation>

<operation id="1500" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2251 %mul_ln72_300 = mul i24 %sext_ln72_180, i24 16773461

]]></Node>
<StgValue><ssdm name="mul_ln72_300"/></StgValue>
</operation>

<operation id="1501" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2252 %add_ln72_339 = add i24 %shl_ln72_414, i24 %mul_ln72_300

]]></Node>
<StgValue><ssdm name="add_ln72_339"/></StgValue>
</operation>

<operation id="1502" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2255 %mul_ln72_301 = mul i24 %sext_ln72_11, i24 16776860

]]></Node>
<StgValue><ssdm name="mul_ln72_301"/></StgValue>
</operation>

<operation id="1503" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2259 %mul_ln72_302 = mul i24 %sext_ln72_143, i24 949

]]></Node>
<StgValue><ssdm name="mul_ln72_302"/></StgValue>
</operation>

<operation id="1504" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2301 %add_ln72_348 = add i24 %shl_ln72_425, i24 %mul_ln72_309

]]></Node>
<StgValue><ssdm name="add_ln72_348"/></StgValue>
</operation>

<operation id="1505" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2302 %mul_ln72_310 = mul i24 %sext_ln72_7, i24 1000

]]></Node>
<StgValue><ssdm name="mul_ln72_310"/></StgValue>
</operation>

<operation id="1506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2303 %tmp_357 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_348, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2304 %shl_ln72_426 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_357, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_426"/></StgValue>
</operation>

<operation id="1508" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2305 %add_ln72_349 = add i24 %shl_ln72_426, i24 %mul_ln72_310

]]></Node>
<StgValue><ssdm name="add_ln72_349"/></StgValue>
</operation>

<operation id="1509" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2308 %mul_ln72_311 = mul i24 %sext_ln72_11, i24 173

]]></Node>
<StgValue><ssdm name="mul_ln72_311"/></StgValue>
</operation>

<operation id="1510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2345 %shl_ln72_434 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_365, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_434"/></StgValue>
</operation>

<operation id="1511" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2346 %mul_ln72_317 = mul i24 %sext_ln72_35, i24 16776778

]]></Node>
<StgValue><ssdm name="mul_ln72_317"/></StgValue>
</operation>

<operation id="1512" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2347 %add_ln72_357 = add i24 %shl_ln72_434, i24 %mul_ln72_317

]]></Node>
<StgValue><ssdm name="add_ln72_357"/></StgValue>
</operation>

<operation id="1513" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2350 %mul_ln72_318 = mul i24 %sext_ln72_6, i24 737

]]></Node>
<StgValue><ssdm name="mul_ln72_318"/></StgValue>
</operation>

<operation id="1514" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2389 %add_ln72_365 = add i24 %sext_ln72_359, i24 %mul_ln72_324

]]></Node>
<StgValue><ssdm name="add_ln72_365"/></StgValue>
</operation>

<operation id="1515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2390 %tmp_374 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_365, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2391 %shl_ln72_444 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_374, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_444"/></StgValue>
</operation>

<operation id="1517" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2392 %mul_ln72_325 = mul i24 %sext_ln72_165, i24 519

]]></Node>
<StgValue><ssdm name="mul_ln72_325"/></StgValue>
</operation>

<operation id="1518" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2393 %add_ln72_366 = add i24 %shl_ln72_444, i24 %mul_ln72_325

]]></Node>
<StgValue><ssdm name="add_ln72_366"/></StgValue>
</operation>

<operation id="1519" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2396 %mul_ln72_326 = mul i24 %sext_ln72_195, i24 2356

]]></Node>
<StgValue><ssdm name="mul_ln72_326"/></StgValue>
</operation>

<operation id="1520" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2405 %mul_ln72_327 = mul i24 %sext_ln72_143, i24 259

]]></Node>
<StgValue><ssdm name="mul_ln72_327"/></StgValue>
</operation>

<operation id="1521" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2437 %add_ln72_374 = add i24 %shl_ln72_452, i24 %mul_ln72_332

]]></Node>
<StgValue><ssdm name="add_ln72_374"/></StgValue>
</operation>

<operation id="1522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2438 %tmp_383 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_374, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2439 %shl_ln72_453 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_383, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_453"/></StgValue>
</operation>

<operation id="1524" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2440 %mul_ln72_333 = mul i24 %sext_ln72_132, i24 16776288

]]></Node>
<StgValue><ssdm name="mul_ln72_333"/></StgValue>
</operation>

<operation id="1525" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2441 %add_ln72_375 = add i24 %shl_ln72_453, i24 %mul_ln72_333

]]></Node>
<StgValue><ssdm name="add_ln72_375"/></StgValue>
</operation>

<operation id="1526" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2444 %mul_ln72_334 = mul i24 %sext_ln72_226, i24 16777042

]]></Node>
<StgValue><ssdm name="mul_ln72_334"/></StgValue>
</operation>

<operation id="1527" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2448 %mul_ln72_335 = mul i24 %sext_ln72_35, i24 301

]]></Node>
<StgValue><ssdm name="mul_ln72_335"/></StgValue>
</operation>

<operation id="1528" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2487 %add_ln72_384 = add i24 %shl_ln72_461, i24 %mul_ln72_342

]]></Node>
<StgValue><ssdm name="add_ln72_384"/></StgValue>
</operation>

<operation id="1529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2488 %tmp_394 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_384, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2489 %shl_ln72_462 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_394, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_462"/></StgValue>
</operation>

<operation id="1531" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2490 %mul_ln72_343 = mul i24 %sext_ln72_41, i24 11960

]]></Node>
<StgValue><ssdm name="mul_ln72_343"/></StgValue>
</operation>

<operation id="1532" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2491 %add_ln72_385 = add i24 %shl_ln72_462, i24 %mul_ln72_343

]]></Node>
<StgValue><ssdm name="add_ln72_385"/></StgValue>
</operation>

<operation id="1533" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2492 %mul_ln72_344 = mul i24 %sext_ln72_168, i24 2337

]]></Node>
<StgValue><ssdm name="mul_ln72_344"/></StgValue>
</operation>

<operation id="1534" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2501 %mul_ln72_345 = mul i24 %sext_ln72_59, i24 117

]]></Node>
<StgValue><ssdm name="mul_ln72_345"/></StgValue>
</operation>

<operation id="1535" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2532 %add_ln72_393 = add i24 %shl_ln72_470, i24 %mul_ln72_351

]]></Node>
<StgValue><ssdm name="add_ln72_393"/></StgValue>
</operation>

<operation id="1536" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2533 %mul_ln72_352 = mul i24 %sext_ln72_7, i24 1174

]]></Node>
<StgValue><ssdm name="mul_ln72_352"/></StgValue>
</operation>

<operation id="1537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2534 %tmp_403 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_393, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2535 %shl_ln72_471 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_403, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_471"/></StgValue>
</operation>

<operation id="1539" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2536 %add_ln72_394 = add i24 %shl_ln72_471, i24 %mul_ln72_352

]]></Node>
<StgValue><ssdm name="add_ln72_394"/></StgValue>
</operation>

<operation id="1540" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2537 %mul_ln72_353 = mul i24 %sext_ln72_46, i24 16777146

]]></Node>
<StgValue><ssdm name="mul_ln72_353"/></StgValue>
</operation>

<operation id="1541" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2543 %mul_ln72_354 = mul i24 %sext_ln72_143, i24 16776785

]]></Node>
<StgValue><ssdm name="mul_ln72_354"/></StgValue>
</operation>

<operation id="1542" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2596 %add_ln72_406 = add i24 %shl_ln72_481, i24 %mul_ln72_363

]]></Node>
<StgValue><ssdm name="add_ln72_406"/></StgValue>
</operation>

<operation id="1543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2597 %tmp_417 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_406, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2598 %shl_ln72_482 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_417, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_482"/></StgValue>
</operation>

<operation id="1545" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2599 %mul_ln72_364 = mul i24 %sext_ln72_195, i24 16776598

]]></Node>
<StgValue><ssdm name="mul_ln72_364"/></StgValue>
</operation>

<operation id="1546" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2600 %add_ln72_407 = add i24 %shl_ln72_482, i24 %mul_ln72_364

]]></Node>
<StgValue><ssdm name="add_ln72_407"/></StgValue>
</operation>

<operation id="1547" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2603 %mul_ln72_365 = mul i24 %sext_ln72_11, i24 16774711

]]></Node>
<StgValue><ssdm name="mul_ln72_365"/></StgValue>
</operation>

<operation id="1548" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2610 %mul_ln72_366 = mul i24 %sext_ln72_143, i24 16777118

]]></Node>
<StgValue><ssdm name="mul_ln72_366"/></StgValue>
</operation>

<operation id="1549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2642 %shl_ln72_491 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_426, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_491"/></StgValue>
</operation>

<operation id="1550" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2643 %mul_ln72_373 = mul i24 %sext_ln72_180, i24 16774920

]]></Node>
<StgValue><ssdm name="mul_ln72_373"/></StgValue>
</operation>

<operation id="1551" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2644 %add_ln72_416 = add i24 %shl_ln72_491, i24 %mul_ln72_373

]]></Node>
<StgValue><ssdm name="add_ln72_416"/></StgValue>
</operation>

<operation id="1552" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2684 %add_ln72_423 = add i24 %shl_ln72_496, i24 %sext_ln72_374

]]></Node>
<StgValue><ssdm name="add_ln72_423"/></StgValue>
</operation>

<operation id="1553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2688 %tmp_435 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_423, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2689 %shl_ln72_498 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_435, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_498"/></StgValue>
</operation>

<operation id="1555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="24" op_0_bw="23">
<![CDATA[
entry:2690 %sext_ln72_376 = sext i23 %sub_ln72_80

]]></Node>
<StgValue><ssdm name="sext_ln72_376"/></StgValue>
</operation>

<operation id="1556" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2691 %add_ln72_424 = add i24 %shl_ln72_498, i24 %sext_ln72_376

]]></Node>
<StgValue><ssdm name="add_ln72_424"/></StgValue>
</operation>

<operation id="1557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2693 %tmp_436 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_424, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1558" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2697 %mul_ln72_381 = mul i23 %sext_ln72_5, i23 52

]]></Node>
<StgValue><ssdm name="mul_ln72_381"/></StgValue>
</operation>

<operation id="1559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:2702 %shl_ln72_501 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_17_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_501"/></StgValue>
</operation>

<operation id="1560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="21" op_0_bw="18">
<![CDATA[
entry:2703 %sext_ln72_379 = sext i18 %shl_ln72_501

]]></Node>
<StgValue><ssdm name="sext_ln72_379"/></StgValue>
</operation>

<operation id="1561" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2704 %sub_ln72_82 = sub i21 %sext_ln72_135, i21 %sext_ln72_379

]]></Node>
<StgValue><ssdm name="sub_ln72_82"/></StgValue>
</operation>

<operation id="1562" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2709 %mul_ln72_382 = mul i23 %sext_ln72_51, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_382"/></StgValue>
</operation>

<operation id="1563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2774 %shl_ln72_517 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_448, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_517"/></StgValue>
</operation>

<operation id="1564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="24" op_0_bw="18">
<![CDATA[
entry:2775 %sext_ln72_397 = sext i18 %shl_ln72_313

]]></Node>
<StgValue><ssdm name="sext_ln72_397"/></StgValue>
</operation>

<operation id="1565" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2776 %add_ln72_437 = add i24 %shl_ln72_517, i24 %sext_ln72_397

]]></Node>
<StgValue><ssdm name="add_ln72_437"/></StgValue>
</operation>

<operation id="1566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2781 %tmp_449 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_437, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="1567" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2785 %mul_ln72_387 = mul i21 %sext_ln72_61, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_387"/></StgValue>
</operation>

<operation id="1568" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2823 %add_ln72_444 = add i24 %shl_ln72_527, i24 %mul_ln72_391

]]></Node>
<StgValue><ssdm name="add_ln72_444"/></StgValue>
</operation>

<operation id="1569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2824 %tmp_456 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_444, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="1570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2825 %shl_ln72_528 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_456, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_528"/></StgValue>
</operation>

<operation id="1571" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2826 %mul_ln72_392 = mul i24 %sext_ln72_134, i24 16776425

]]></Node>
<StgValue><ssdm name="mul_ln72_392"/></StgValue>
</operation>

<operation id="1572" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2827 %add_ln72_445 = add i24 %shl_ln72_528, i24 %mul_ln72_392

]]></Node>
<StgValue><ssdm name="add_ln72_445"/></StgValue>
</operation>

<operation id="1573" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2828 %mul_ln72_393 = mul i24 %sext_ln72_11, i24 16776479

]]></Node>
<StgValue><ssdm name="mul_ln72_393"/></StgValue>
</operation>

<operation id="1574" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2854 %add_ln72_450 = add i24 %shl_ln72_533, i24 %mul_ln72_398

]]></Node>
<StgValue><ssdm name="add_ln72_450"/></StgValue>
</operation>

<operation id="1575" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2855 %mul_ln72_399 = mul i24 %sext_ln72_28, i24 110

]]></Node>
<StgValue><ssdm name="mul_ln72_399"/></StgValue>
</operation>

<operation id="1576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2856 %tmp_462 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_450, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2857 %shl_ln72_534 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_462, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_534"/></StgValue>
</operation>

<operation id="1578" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2858 %add_ln72_451 = add i24 %shl_ln72_534, i24 %mul_ln72_399

]]></Node>
<StgValue><ssdm name="add_ln72_451"/></StgValue>
</operation>

<operation id="1579" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2867 %mul_ln72_400 = mul i24 %sext_ln72_168, i24 16776034

]]></Node>
<StgValue><ssdm name="mul_ln72_400"/></StgValue>
</operation>

<operation id="1580" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2904 %add_ln72_460 = add i24 %shl_ln72_544, i24 %mul_ln72_407

]]></Node>
<StgValue><ssdm name="add_ln72_460"/></StgValue>
</operation>

<operation id="1581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2905 %tmp_472 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_460, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2906 %shl_ln72_545 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_472, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_545"/></StgValue>
</operation>

<operation id="1583" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2907 %mul_ln72_408 = mul i24 %sext_ln72_35, i24 662

]]></Node>
<StgValue><ssdm name="mul_ln72_408"/></StgValue>
</operation>

<operation id="1584" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2908 %add_ln72_461 = add i24 %shl_ln72_545, i24 %mul_ln72_408

]]></Node>
<StgValue><ssdm name="add_ln72_461"/></StgValue>
</operation>

<operation id="1585" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2909 %mul_ln72_409 = mul i24 %sext_ln72_41, i24 730

]]></Node>
<StgValue><ssdm name="mul_ln72_409"/></StgValue>
</operation>

<operation id="1586" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3030 %mul_ln72_419 = mul i23 %sext_ln72_51, i23 8388561

]]></Node>
<StgValue><ssdm name="mul_ln72_419"/></StgValue>
</operation>

<operation id="1587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3031 %trunc_ln72_17 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln72_419, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln72_17"/></StgValue>
</operation>

<operation id="1588" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3072 %add_ln72_486 = add i24 %sext_ln72_438, i24 %mul_ln72_425

]]></Node>
<StgValue><ssdm name="add_ln72_486"/></StgValue>
</operation>

<operation id="1589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3073 %tmp_499 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_486, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="1590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3074 %shl_ln72_578 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_499, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_578"/></StgValue>
</operation>

<operation id="1591" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3075 %mul_ln72_426 = mul i24 %sext_ln72_165, i24 16775208

]]></Node>
<StgValue><ssdm name="mul_ln72_426"/></StgValue>
</operation>

<operation id="1592" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3076 %add_ln72_487 = add i24 %shl_ln72_578, i24 %mul_ln72_426

]]></Node>
<StgValue><ssdm name="add_ln72_487"/></StgValue>
</operation>

<operation id="1593" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3079 %mul_ln72_427 = mul i24 %sext_ln72_195, i24 1106

]]></Node>
<StgValue><ssdm name="mul_ln72_427"/></StgValue>
</operation>

<operation id="1594" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3081 %mul_ln72_428 = mul i22 %sext_ln72_63, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_428"/></StgValue>
</operation>

<operation id="1595" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3132 %add_ln72_499 = add i24 %shl_ln72_590, i24 %mul_ln72_439

]]></Node>
<StgValue><ssdm name="add_ln72_499"/></StgValue>
</operation>

<operation id="1596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3133 %tmp_512 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_499, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="1597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3134 %shl_ln72_591 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_512, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_591"/></StgValue>
</operation>

<operation id="1598" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3135 %mul_ln72_440 = mul i24 %sext_ln72_226, i24 16777018

]]></Node>
<StgValue><ssdm name="mul_ln72_440"/></StgValue>
</operation>

<operation id="1599" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3136 %add_ln72_500 = add i24 %shl_ln72_591, i24 %mul_ln72_440

]]></Node>
<StgValue><ssdm name="add_ln72_500"/></StgValue>
</operation>

<operation id="1600" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3139 %mul_ln72_441 = mul i24 %sext_ln72_6, i24 1861

]]></Node>
<StgValue><ssdm name="mul_ln72_441"/></StgValue>
</operation>

<operation id="1601" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3143 %mul_ln72_442 = mul i24 %sext_ln72_165, i24 1335

]]></Node>
<StgValue><ssdm name="mul_ln72_442"/></StgValue>
</operation>

<operation id="1602" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3199 %add_ln72_512 = add i24 %shl_ln72_607, i24 %mul_ln72_450

]]></Node>
<StgValue><ssdm name="add_ln72_512"/></StgValue>
</operation>

<operation id="1603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3200 %tmp_525 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_512, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="1604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3201 %shl_ln72_608 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_525, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_608"/></StgValue>
</operation>

<operation id="1605" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3202 %add_ln72_513 = add i24 %shl_ln72_608, i24 %sext_ln72_328

]]></Node>
<StgValue><ssdm name="add_ln72_513"/></StgValue>
</operation>

<operation id="1606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3203 %tmp_526 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_513, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="1607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3204 %shl_ln72_609 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_526, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_609"/></StgValue>
</operation>

<operation id="1608" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3205 %mul_ln72_451 = mul i24 %sext_ln72_6, i24 840

]]></Node>
<StgValue><ssdm name="mul_ln72_451"/></StgValue>
</operation>

<operation id="1609" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3206 %add_ln72_514 = add i24 %shl_ln72_609, i24 %mul_ln72_451

]]></Node>
<StgValue><ssdm name="add_ln72_514"/></StgValue>
</operation>

<operation id="1610" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3276 %mul_ln72_457 = mul i24 %sext_ln72_165, i24 16777121

]]></Node>
<StgValue><ssdm name="mul_ln72_457"/></StgValue>
</operation>

<operation id="1611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3278 %shl_ln72_625 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_538, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_625"/></StgValue>
</operation>

<operation id="1612" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3279 %add_ln72_525 = add i24 %shl_ln72_625, i24 %mul_ln72_457

]]></Node>
<StgValue><ssdm name="add_ln72_525"/></StgValue>
</operation>

<operation id="1613" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3280 %mul_ln72_458 = mul i24 %sext_ln72_7, i24 16777133

]]></Node>
<StgValue><ssdm name="mul_ln72_458"/></StgValue>
</operation>

<operation id="1614" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3352 %mul_ln72_463 = mul i24 %sext_ln72_11, i24 16776966

]]></Node>
<StgValue><ssdm name="mul_ln72_463"/></StgValue>
</operation>

<operation id="1615" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3356 %mul_ln72_464 = mul i24 %sext_ln72_143, i24 645

]]></Node>
<StgValue><ssdm name="mul_ln72_464"/></StgValue>
</operation>

<operation id="1616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3400 %shl_ln72_651 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_558, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_651"/></StgValue>
</operation>

<operation id="1617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="24" op_0_bw="20">
<![CDATA[
entry:3401 %sext_ln72_473 = sext i20 %sub_ln72_115

]]></Node>
<StgValue><ssdm name="sext_ln72_473"/></StgValue>
</operation>

<operation id="1618" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3402 %add_ln72_545 = add i24 %shl_ln72_651, i24 %sext_ln72_473

]]></Node>
<StgValue><ssdm name="add_ln72_545"/></StgValue>
</operation>

<operation id="1619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:3403 %shl_ln72_652 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_10_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_652"/></StgValue>
</operation>

<operation id="1620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="20" op_0_bw="19">
<![CDATA[
entry:3404 %sext_ln72_474 = sext i19 %shl_ln72_652

]]></Node>
<StgValue><ssdm name="sext_ln72_474"/></StgValue>
</operation>

<operation id="1621" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3405 %sub_ln72_116 = sub i20 0, i20 %sext_ln72_474

]]></Node>
<StgValue><ssdm name="sub_ln72_116"/></StgValue>
</operation>

<operation id="1622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3406 %tmp_559 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_545, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="1623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3407 %shl_ln72_653 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_559, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_653"/></StgValue>
</operation>

<operation id="1624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="24" op_0_bw="20">
<![CDATA[
entry:3408 %sext_ln72_475 = sext i20 %sub_ln72_116

]]></Node>
<StgValue><ssdm name="sext_ln72_475"/></StgValue>
</operation>

<operation id="1625" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3409 %add_ln72_546 = add i24 %shl_ln72_653, i24 %sext_ln72_475

]]></Node>
<StgValue><ssdm name="add_ln72_546"/></StgValue>
</operation>

<operation id="1626" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3410 %mul_ln72_470 = mul i22 %sext_ln72_36, i22 4194275

]]></Node>
<StgValue><ssdm name="mul_ln72_470"/></StgValue>
</operation>

<operation id="1627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3411 %tmp_560 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_546, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="1628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3412 %shl_ln72_654 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_560, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_654"/></StgValue>
</operation>

<operation id="1629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="24" op_0_bw="22">
<![CDATA[
entry:3413 %sext_ln72_476 = sext i22 %mul_ln72_470

]]></Node>
<StgValue><ssdm name="sext_ln72_476"/></StgValue>
</operation>

<operation id="1630" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3414 %add_ln72_547 = add i24 %shl_ln72_654, i24 %sext_ln72_476

]]></Node>
<StgValue><ssdm name="add_ln72_547"/></StgValue>
</operation>

<operation id="1631" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3415 %mul_ln72_471 = mul i23 %sext_ln72_169, i23 8388565

]]></Node>
<StgValue><ssdm name="mul_ln72_471"/></StgValue>
</operation>

<operation id="1632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3455 %shl_ln72_661 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_568, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_661"/></StgValue>
</operation>

<operation id="1633" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3456 %mul_ln72_474 = mul i24 %sext_ln72_6, i24 16776166

]]></Node>
<StgValue><ssdm name="mul_ln72_474"/></StgValue>
</operation>

<operation id="1634" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3457 %add_ln72_554 = add i24 %shl_ln72_661, i24 %mul_ln72_474

]]></Node>
<StgValue><ssdm name="add_ln72_554"/></StgValue>
</operation>

<operation id="1635" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3460 %mul_ln72_475 = mul i24 %sext_ln72_134, i24 16777051

]]></Node>
<StgValue><ssdm name="mul_ln72_475"/></StgValue>
</operation>

<operation id="1636" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3462 %mul_ln72_476 = mul i24 %sext_ln72_59, i24 16776840

]]></Node>
<StgValue><ssdm name="mul_ln72_476"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1637" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:189 %add_ln72_2 = add i24 %shl_ln72_6, i24 %mul_ln72_3

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>

<operation id="1638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:195 %shl_ln72_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_18_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_s"/></StgValue>
</operation>

<operation id="1639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="22">
<![CDATA[
entry:196 %sext_ln72_15 = sext i22 %shl_ln72_s

]]></Node>
<StgValue><ssdm name="sext_ln72_15"/></StgValue>
</operation>

<operation id="1640" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:197 %sub_ln72_5 = sub i23 0, i23 %sext_ln72_15

]]></Node>
<StgValue><ssdm name="sub_ln72_5"/></StgValue>
</operation>

<operation id="1641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:198 %shl_ln72_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_18_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_10"/></StgValue>
</operation>

<operation id="1642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="23" op_0_bw="19">
<![CDATA[
entry:199 %sext_ln72_16 = sext i19 %shl_ln72_10

]]></Node>
<StgValue><ssdm name="sext_ln72_16"/></StgValue>
</operation>

<operation id="1643" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:200 %sub_ln72_6 = sub i23 %sub_ln72_5, i23 %sext_ln72_16

]]></Node>
<StgValue><ssdm name="sub_ln72_6"/></StgValue>
</operation>

<operation id="1644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:201 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1645" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:202 %shl_ln72_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_15"/></StgValue>
</operation>

<operation id="1646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="23">
<![CDATA[
entry:203 %sext_ln72_17 = sext i23 %sub_ln72_6

]]></Node>
<StgValue><ssdm name="sext_ln72_17"/></StgValue>
</operation>

<operation id="1647" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:204 %add_ln72_3 = add i24 %shl_ln72_15, i24 %sext_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_3"/></StgValue>
</operation>

<operation id="1648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:207 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1649" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:209 %mul_ln72_4 = mul i24 %sext_ln72_18, i24 1442

]]></Node>
<StgValue><ssdm name="mul_ln72_4"/></StgValue>
</operation>

<operation id="1650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:282 %shl_ln72_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_26"/></StgValue>
</operation>

<operation id="1651" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:283 %add_ln72_11 = add i24 %shl_ln72_26, i24 %sext_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_11"/></StgValue>
</operation>

<operation id="1652" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:289 %mul_ln72_8 = mul i23 %sext_ln72_49, i23 8388561

]]></Node>
<StgValue><ssdm name="mul_ln72_8"/></StgValue>
</operation>

<operation id="1653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:290 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:291 %shl_ln72_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_27"/></StgValue>
</operation>

<operation id="1655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="23">
<![CDATA[
entry:292 %sext_ln72_50 = sext i23 %mul_ln72_8

]]></Node>
<StgValue><ssdm name="sext_ln72_50"/></StgValue>
</operation>

<operation id="1656" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:293 %add_ln72_12 = add i24 %shl_ln72_27, i24 %sext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_12"/></StgValue>
</operation>

<operation id="1657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:300 %shl_ln72_28 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_22_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_28"/></StgValue>
</operation>

<operation id="1658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="22" op_0_bw="21">
<![CDATA[
entry:301 %sext_ln72_56 = sext i21 %shl_ln72_28

]]></Node>
<StgValue><ssdm name="sext_ln72_56"/></StgValue>
</operation>

<operation id="1659" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:302 %sub_ln72_11 = sub i22 0, i22 %sext_ln72_56

]]></Node>
<StgValue><ssdm name="sub_ln72_11"/></StgValue>
</operation>

<operation id="1660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:303 %shl_ln72_29 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_22_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_29"/></StgValue>
</operation>

<operation id="1661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="22" op_0_bw="17">
<![CDATA[
entry:304 %sext_ln72_57 = sext i17 %shl_ln72_29

]]></Node>
<StgValue><ssdm name="sext_ln72_57"/></StgValue>
</operation>

<operation id="1662" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:305 %sub_ln72_12 = sub i22 %sub_ln72_11, i22 %sext_ln72_57

]]></Node>
<StgValue><ssdm name="sub_ln72_12"/></StgValue>
</operation>

<operation id="1663" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:316 %mul_ln72_9 = mul i22 %sext_ln72_63, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_9"/></StgValue>
</operation>

<operation id="1664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="22" op_0_bw="16">
<![CDATA[
entry:333 %sext_ln72_71 = sext i16 %input_28_read

]]></Node>
<StgValue><ssdm name="sext_ln72_71"/></StgValue>
</operation>

<operation id="1665" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:334 %mul_ln72_10 = mul i22 %sext_ln72_71, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_10"/></StgValue>
</operation>

<operation id="1666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="16">
<![CDATA[
entry:340 %sext_ln72_73 = sext i16 %input_30_read

]]></Node>
<StgValue><ssdm name="sext_ln72_73"/></StgValue>
</operation>

<operation id="1667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="21" op_0_bw="16">
<![CDATA[
entry:379 %sext_ln72_93 = sext i16 %input_36_read

]]></Node>
<StgValue><ssdm name="sext_ln72_93"/></StgValue>
</operation>

<operation id="1668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="16">
<![CDATA[
entry:380 %sext_ln72_94 = sext i16 %input_36_read

]]></Node>
<StgValue><ssdm name="sext_ln72_94"/></StgValue>
</operation>

<operation id="1669" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:422 %add_ln72_22 = add i24 %sext_ln72_112, i24 %mul_ln72_13

]]></Node>
<StgValue><ssdm name="add_ln72_22"/></StgValue>
</operation>

<operation id="1670" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:423 %mul_ln72_14 = mul i22 %sext_ln72_10, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_14"/></StgValue>
</operation>

<operation id="1671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:424 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:425 %shl_ln72_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_44"/></StgValue>
</operation>

<operation id="1673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="22">
<![CDATA[
entry:426 %sext_ln72_113 = sext i22 %mul_ln72_14

]]></Node>
<StgValue><ssdm name="sext_ln72_113"/></StgValue>
</operation>

<operation id="1674" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:427 %add_ln72_23 = add i24 %shl_ln72_44, i24 %sext_ln72_113

]]></Node>
<StgValue><ssdm name="add_ln72_23"/></StgValue>
</operation>

<operation id="1675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:432 %shl_ln72_45 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_20_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_45"/></StgValue>
</operation>

<operation id="1676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="21" op_0_bw="18">
<![CDATA[
entry:434 %sext_ln72_118 = sext i18 %shl_ln72_45

]]></Node>
<StgValue><ssdm name="sext_ln72_118"/></StgValue>
</operation>

<operation id="1677" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:445 %mul_ln72_15 = mul i21 %sext_ln72_123, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_15"/></StgValue>
</operation>

<operation id="1678" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:454 %mul_ln72_16 = mul i24 %sext_ln72_125, i24 470

]]></Node>
<StgValue><ssdm name="mul_ln72_16"/></StgValue>
</operation>

<operation id="1679" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:511 %add_ln72_34 = add i24 %shl_ln72_57, i24 %sext_ln72_137

]]></Node>
<StgValue><ssdm name="add_ln72_34"/></StgValue>
</operation>

<operation id="1680" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:512 %mul_ln72_25 = mul i22 %sext_ln72_48, i22 4194281

]]></Node>
<StgValue><ssdm name="mul_ln72_25"/></StgValue>
</operation>

<operation id="1681" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:513 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_34, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:514 %shl_ln72_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_58"/></StgValue>
</operation>

<operation id="1683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="22">
<![CDATA[
entry:515 %sext_ln72_138 = sext i22 %mul_ln72_25

]]></Node>
<StgValue><ssdm name="sext_ln72_138"/></StgValue>
</operation>

<operation id="1684" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:516 %add_ln72_35 = add i24 %shl_ln72_58, i24 %sext_ln72_138

]]></Node>
<StgValue><ssdm name="add_ln72_35"/></StgValue>
</operation>

<operation id="1685" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:523 %mul_ln72_26 = mul i24 %sext_ln72_139, i24 16776608

]]></Node>
<StgValue><ssdm name="mul_ln72_26"/></StgValue>
</operation>

<operation id="1686" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:566 %add_ln72_44 = add i24 %shl_ln72_68, i24 %mul_ln72_34

]]></Node>
<StgValue><ssdm name="add_ln72_44"/></StgValue>
</operation>

<operation id="1687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:567 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_44, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:568 %shl_ln72_69 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_69"/></StgValue>
</operation>

<operation id="1689" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:569 %mul_ln72_35 = mul i24 %sext_ln72_41, i24 12796

]]></Node>
<StgValue><ssdm name="mul_ln72_35"/></StgValue>
</operation>

<operation id="1690" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:570 %add_ln72_45 = add i24 %shl_ln72_69, i24 %mul_ln72_35

]]></Node>
<StgValue><ssdm name="add_ln72_45"/></StgValue>
</operation>

<operation id="1691" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="21" op_0_bw="16">
<![CDATA[
entry:573 %sext_ln72_144 = sext i16 %input_24_read

]]></Node>
<StgValue><ssdm name="sext_ln72_144"/></StgValue>
</operation>

<operation id="1692" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:578 %mul_ln72_36 = mul i24 %sext_ln72_143, i24 16776925

]]></Node>
<StgValue><ssdm name="mul_ln72_36"/></StgValue>
</operation>

<operation id="1693" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:582 %mul_ln72_37 = mul i24 %sext_ln72_139, i24 16776525

]]></Node>
<StgValue><ssdm name="mul_ln72_37"/></StgValue>
</operation>

<operation id="1694" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:642 %add_ln72_56 = add i24 %shl_ln72_84, i24 %mul_ln72_44

]]></Node>
<StgValue><ssdm name="add_ln72_56"/></StgValue>
</operation>

<operation id="1695" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:643 %mul_ln72_45 = mul i24 %sext_ln72_7, i24 460

]]></Node>
<StgValue><ssdm name="mul_ln72_45"/></StgValue>
</operation>

<operation id="1696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:644 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_56, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:645 %shl_ln72_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_85"/></StgValue>
</operation>

<operation id="1698" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:646 %add_ln72_57 = add i24 %shl_ln72_85, i24 %mul_ln72_45

]]></Node>
<StgValue><ssdm name="add_ln72_57"/></StgValue>
</operation>

<operation id="1699" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:647 %mul_ln72_46 = mul i23 %sext_ln72_49, i23 37

]]></Node>
<StgValue><ssdm name="mul_ln72_46"/></StgValue>
</operation>

<operation id="1700" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:659 %mul_ln72_47 = mul i24 %sext_ln72_143, i24 16777106

]]></Node>
<StgValue><ssdm name="mul_ln72_47"/></StgValue>
</operation>

<operation id="1701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="16">
<![CDATA[
entry:677 %sext_ln72_161 = sext i16 %input_42_read

]]></Node>
<StgValue><ssdm name="sext_ln72_161"/></StgValue>
</operation>

<operation id="1702" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:710 %add_ln72_68 = add i24 %shl_ln72_96, i24 %mul_ln72_56

]]></Node>
<StgValue><ssdm name="add_ln72_68"/></StgValue>
</operation>

<operation id="1703" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="21" op_0_bw="16">
<![CDATA[
entry:712 %sext_ln72_167 = sext i16 %input_19_read

]]></Node>
<StgValue><ssdm name="sext_ln72_167"/></StgValue>
</operation>

<operation id="1704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:715 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_68, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1705" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:716 %shl_ln72_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_97"/></StgValue>
</operation>

<operation id="1706" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:717 %mul_ln72_57 = mul i24 %sext_ln72_168, i24 5506

]]></Node>
<StgValue><ssdm name="mul_ln72_57"/></StgValue>
</operation>

<operation id="1707" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:718 %add_ln72_69 = add i24 %shl_ln72_97, i24 %mul_ln72_57

]]></Node>
<StgValue><ssdm name="add_ln72_69"/></StgValue>
</operation>

<operation id="1708" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:719 %mul_ln72_58 = mul i24 %sext_ln72_46, i24 16777071

]]></Node>
<StgValue><ssdm name="mul_ln72_58"/></StgValue>
</operation>

<operation id="1709" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:793 %add_ln72_82 = add i24 %shl_ln72_112, i24 %mul_ln72_70

]]></Node>
<StgValue><ssdm name="add_ln72_82"/></StgValue>
</operation>

<operation id="1710" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:794 %tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_82, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1711" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:795 %shl_ln72_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_113"/></StgValue>
</operation>

<operation id="1712" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:796 %mul_ln72_71 = mul i24 %sext_ln72_143, i24 16776522

]]></Node>
<StgValue><ssdm name="mul_ln72_71"/></StgValue>
</operation>

<operation id="1713" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:797 %add_ln72_83 = add i24 %shl_ln72_113, i24 %mul_ln72_71

]]></Node>
<StgValue><ssdm name="add_ln72_83"/></StgValue>
</operation>

<operation id="1714" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:807 %mul_ln72_72 = mul i24 %sext_ln72_125, i24 16775578

]]></Node>
<StgValue><ssdm name="mul_ln72_72"/></StgValue>
</operation>

<operation id="1715" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:843 %add_ln72_92 = add i24 %shl_ln72_124, i24 %mul_ln72_80

]]></Node>
<StgValue><ssdm name="add_ln72_92"/></StgValue>
</operation>

<operation id="1716" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:844 %mul_ln72_81 = mul i24 %sext_ln72_168, i24 658

]]></Node>
<StgValue><ssdm name="mul_ln72_81"/></StgValue>
</operation>

<operation id="1717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:845 %tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_92, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:846 %shl_ln72_125 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_125"/></StgValue>
</operation>

<operation id="1719" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:847 %add_ln72_93 = add i24 %shl_ln72_125, i24 %mul_ln72_81

]]></Node>
<StgValue><ssdm name="add_ln72_93"/></StgValue>
</operation>

<operation id="1720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:851 %shl_ln72_127 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_20_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_127"/></StgValue>
</operation>

<operation id="1721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="21" op_0_bw="20">
<![CDATA[
entry:853 %sext_ln72_184 = sext i20 %shl_ln72_127

]]></Node>
<StgValue><ssdm name="sext_ln72_184"/></StgValue>
</operation>

<operation id="1722" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:862 %mul_ln72_82 = mul i24 %sext_ln72_59, i24 16777077

]]></Node>
<StgValue><ssdm name="mul_ln72_82"/></StgValue>
</operation>

<operation id="1723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:897 %shl_ln72_135 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_135"/></StgValue>
</operation>

<operation id="1724" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:898 %mul_ln72_89 = mul i24 %sext_ln72_168, i24 5723

]]></Node>
<StgValue><ssdm name="mul_ln72_89"/></StgValue>
</operation>

<operation id="1725" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:899 %add_ln72_101 = add i24 %shl_ln72_135, i24 %mul_ln72_89

]]></Node>
<StgValue><ssdm name="add_ln72_101"/></StgValue>
</operation>

<operation id="1726" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:902 %mul_ln72_90 = mul i24 %sext_ln72_59, i24 156

]]></Node>
<StgValue><ssdm name="mul_ln72_90"/></StgValue>
</operation>

<operation id="1727" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:906 %mul_ln72_91 = mul i24 %sext_ln72_139, i24 852

]]></Node>
<StgValue><ssdm name="mul_ln72_91"/></StgValue>
</operation>

<operation id="1728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="23" op_0_bw="16">
<![CDATA[
entry:909 %sext_ln72_191 = sext i16 %input_29_read

]]></Node>
<StgValue><ssdm name="sext_ln72_191"/></StgValue>
</operation>

<operation id="1729" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="24" op_0_bw="16">
<![CDATA[
entry:910 %sext_ln72_192 = sext i16 %input_29_read

]]></Node>
<StgValue><ssdm name="sext_ln72_192"/></StgValue>
</operation>

<operation id="1730" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:940 %add_ln72_108 = add i24 %shl_ln72_142, i24 %mul_ln72_97

]]></Node>
<StgValue><ssdm name="add_ln72_108"/></StgValue>
</operation>

<operation id="1731" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:942 %tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_108, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1732" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:943 %shl_ln72_143 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_143"/></StgValue>
</operation>

<operation id="1733" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:944 %mul_ln72_98 = mul i24 %sext_ln72_195, i24 2690

]]></Node>
<StgValue><ssdm name="mul_ln72_98"/></StgValue>
</operation>

<operation id="1734" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:945 %add_ln72_109 = add i24 %shl_ln72_143, i24 %mul_ln72_98

]]></Node>
<StgValue><ssdm name="add_ln72_109"/></StgValue>
</operation>

<operation id="1735" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:963 %mul_ln72_99 = mul i24 %sext_ln72_192, i24 16774702

]]></Node>
<StgValue><ssdm name="mul_ln72_99"/></StgValue>
</operation>

<operation id="1736" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:991 %add_ln72_117 = add i24 %shl_ln72_153, i24 %mul_ln72_104

]]></Node>
<StgValue><ssdm name="add_ln72_117"/></StgValue>
</operation>

<operation id="1737" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:992 %mul_ln72_105 = mul i24 %sext_ln72_114, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_105"/></StgValue>
</operation>

<operation id="1738" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:993 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_117, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1739" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:994 %shl_ln72_154 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_118, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_154"/></StgValue>
</operation>

<operation id="1740" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:995 %add_ln72_118 = add i24 %shl_ln72_154, i24 %mul_ln72_105

]]></Node>
<StgValue><ssdm name="add_ln72_118"/></StgValue>
</operation>

<operation id="1741" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1008 %mul_ln72_106 = mul i24 %sext_ln72_139, i24 284

]]></Node>
<StgValue><ssdm name="mul_ln72_106"/></StgValue>
</operation>

<operation id="1742" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1010 %mul_ln72_107 = mul i24 %sext_ln72_192, i24 16777063

]]></Node>
<StgValue><ssdm name="mul_ln72_107"/></StgValue>
</operation>

<operation id="1743" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1078 %add_ln72_133 = add i24 %shl_ln72_176, i24 %mul_ln72_117

]]></Node>
<StgValue><ssdm name="add_ln72_133"/></StgValue>
</operation>

<operation id="1744" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1079 %tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_133, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1745" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1080 %shl_ln72_177 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_135, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_177"/></StgValue>
</operation>

<operation id="1746" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1081 %mul_ln72_118 = mul i24 %sext_ln72_18, i24 16776939

]]></Node>
<StgValue><ssdm name="mul_ln72_118"/></StgValue>
</operation>

<operation id="1747" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1082 %add_ln72_134 = add i24 %shl_ln72_177, i24 %mul_ln72_118

]]></Node>
<StgValue><ssdm name="add_ln72_134"/></StgValue>
</operation>

<operation id="1748" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1083 %mul_ln72_119 = mul i24 %sext_ln72_188, i24 69

]]></Node>
<StgValue><ssdm name="mul_ln72_119"/></StgValue>
</operation>

<operation id="1749" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1089 %mul_ln72_120 = mul i24 %sext_ln72_161, i24 772

]]></Node>
<StgValue><ssdm name="mul_ln72_120"/></StgValue>
</operation>

<operation id="1750" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1105 %add_ln72_138 = add i24 %shl_ln72_181, i24 %mul_ln72_123

]]></Node>
<StgValue><ssdm name="add_ln72_138"/></StgValue>
</operation>

<operation id="1751" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1106 %mul_ln72_124 = mul i24 %sext_ln72_7, i24 16777127

]]></Node>
<StgValue><ssdm name="mul_ln72_124"/></StgValue>
</operation>

<operation id="1752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1107 %tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_138, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1108 %shl_ln72_182 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_140, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_182"/></StgValue>
</operation>

<operation id="1754" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1109 %add_ln72_139 = add i24 %shl_ln72_182, i24 %mul_ln72_124

]]></Node>
<StgValue><ssdm name="add_ln72_139"/></StgValue>
</operation>

<operation id="1755" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1119 %mul_ln72_125 = mul i24 %sext_ln72_139, i24 16776789

]]></Node>
<StgValue><ssdm name="mul_ln72_125"/></StgValue>
</operation>

<operation id="1756" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1121 %mul_ln72_126 = mul i24 %sext_ln72_192, i24 923

]]></Node>
<StgValue><ssdm name="mul_ln72_126"/></StgValue>
</operation>

<operation id="1757" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1148 %add_ln72_146 = add i24 %shl_ln72_190, i24 %mul_ln72_130

]]></Node>
<StgValue><ssdm name="add_ln72_146"/></StgValue>
</operation>

<operation id="1758" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1149 %mul_ln72_131 = mul i24 %sext_ln72_46, i24 115

]]></Node>
<StgValue><ssdm name="mul_ln72_131"/></StgValue>
</operation>

<operation id="1759" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1150 %tmp_148 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_146, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1151 %shl_ln72_191 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_148, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_191"/></StgValue>
</operation>

<operation id="1761" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1152 %add_ln72_147 = add i24 %shl_ln72_191, i24 %mul_ln72_131

]]></Node>
<StgValue><ssdm name="add_ln72_147"/></StgValue>
</operation>

<operation id="1762" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1153 %mul_ln72_132 = mul i24 %sext_ln72_53, i24 363

]]></Node>
<StgValue><ssdm name="mul_ln72_132"/></StgValue>
</operation>

<operation id="1763" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1208 %add_ln72_156 = add i24 %shl_ln72_203, i24 %mul_ln72_139

]]></Node>
<StgValue><ssdm name="add_ln72_156"/></StgValue>
</operation>

<operation id="1764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1209 %tmp_158 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_156, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1765" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1210 %shl_ln72_204 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_158, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_204"/></StgValue>
</operation>

<operation id="1766" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1211 %mul_ln72_140 = mul i24 %sext_ln72_177, i24 16776154

]]></Node>
<StgValue><ssdm name="mul_ln72_140"/></StgValue>
</operation>

<operation id="1767" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1212 %add_ln72_157 = add i24 %shl_ln72_204, i24 %mul_ln72_140

]]></Node>
<StgValue><ssdm name="add_ln72_157"/></StgValue>
</operation>

<operation id="1768" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1213 %mul_ln72_141 = mul i24 %sext_ln72_125, i24 2094

]]></Node>
<StgValue><ssdm name="mul_ln72_141"/></StgValue>
</operation>

<operation id="1769" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1219 %mul_ln72_142 = mul i24 %sext_ln72_94, i24 1708

]]></Node>
<StgValue><ssdm name="mul_ln72_142"/></StgValue>
</operation>

<operation id="1770" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1248 %add_ln72_164 = add i24 %shl_ln72_210, i24 %mul_ln72_148

]]></Node>
<StgValue><ssdm name="add_ln72_164"/></StgValue>
</operation>

<operation id="1771" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:1249 %shl_ln72_211 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_10_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_211"/></StgValue>
</operation>

<operation id="1772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="24" op_0_bw="21">
<![CDATA[
entry:1250 %sext_ln72_220 = sext i21 %shl_ln72_211

]]></Node>
<StgValue><ssdm name="sext_ln72_220"/></StgValue>
</operation>

<operation id="1773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="22" op_0_bw="21">
<![CDATA[
entry:1251 %sext_ln72_221 = sext i21 %shl_ln72_211

]]></Node>
<StgValue><ssdm name="sext_ln72_221"/></StgValue>
</operation>

<operation id="1774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:1252 %shl_ln72_212 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_10_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_212"/></StgValue>
</operation>

<operation id="1775" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="22" op_0_bw="17">
<![CDATA[
entry:1253 %sext_ln72_222 = sext i17 %shl_ln72_212

]]></Node>
<StgValue><ssdm name="sext_ln72_222"/></StgValue>
</operation>

<operation id="1776" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1254 %sub_ln72_40 = sub i22 %sext_ln72_221, i22 %sext_ln72_222

]]></Node>
<StgValue><ssdm name="sub_ln72_40"/></StgValue>
</operation>

<operation id="1777" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1255 %tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_164, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1256 %shl_ln72_213 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_166, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_213"/></StgValue>
</operation>

<operation id="1779" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="24" op_0_bw="22">
<![CDATA[
entry:1257 %sext_ln72_223 = sext i22 %sub_ln72_40

]]></Node>
<StgValue><ssdm name="sext_ln72_223"/></StgValue>
</operation>

<operation id="1780" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1258 %add_ln72_165 = add i24 %shl_ln72_213, i24 %sext_ln72_223

]]></Node>
<StgValue><ssdm name="add_ln72_165"/></StgValue>
</operation>

<operation id="1781" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1259 %tmp_167 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_165, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1260 %shl_ln72_214 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_167, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_214"/></StgValue>
</operation>

<operation id="1783" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1261 %mul_ln72_149 = mul i24 %sext_ln72_6, i24 780

]]></Node>
<StgValue><ssdm name="mul_ln72_149"/></StgValue>
</operation>

<operation id="1784" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1262 %add_ln72_166 = add i24 %shl_ln72_214, i24 %mul_ln72_149

]]></Node>
<StgValue><ssdm name="add_ln72_166"/></StgValue>
</operation>

<operation id="1785" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1263 %mul_ln72_150 = mul i21 %sext_ln72_61, i21 13

]]></Node>
<StgValue><ssdm name="mul_ln72_150"/></StgValue>
</operation>

<operation id="1786" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1312 %add_ln72_175 = add i24 %shl_ln72_224, i24 %mul_ln72_158

]]></Node>
<StgValue><ssdm name="add_ln72_175"/></StgValue>
</operation>

<operation id="1787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1313 %tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_175, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1314 %shl_ln72_225 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_177, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_225"/></StgValue>
</operation>

<operation id="1789" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1315 %mul_ln72_159 = mul i24 %sext_ln72_165, i24 744

]]></Node>
<StgValue><ssdm name="mul_ln72_159"/></StgValue>
</operation>

<operation id="1790" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1316 %add_ln72_176 = add i24 %shl_ln72_225, i24 %mul_ln72_159

]]></Node>
<StgValue><ssdm name="add_ln72_176"/></StgValue>
</operation>

<operation id="1791" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1317 %mul_ln72_160 = mul i23 %sext_ln72_13, i23 8388559

]]></Node>
<StgValue><ssdm name="mul_ln72_160"/></StgValue>
</operation>

<operation id="1792" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1324 %mul_ln72_161 = mul i24 %sext_ln72_114, i24 422

]]></Node>
<StgValue><ssdm name="mul_ln72_161"/></StgValue>
</operation>

<operation id="1793" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1378 %sub_ln72_45 = sub i21 0, i21 %sext_ln72_184

]]></Node>
<StgValue><ssdm name="sub_ln72_45"/></StgValue>
</operation>

<operation id="1794" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1379 %sub_ln72_46 = sub i21 %sub_ln72_45, i21 %sext_ln72_118

]]></Node>
<StgValue><ssdm name="sub_ln72_46"/></StgValue>
</operation>

<operation id="1795" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1381 %shl_ln72_239 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_188, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_239"/></StgValue>
</operation>

<operation id="1796" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="24" op_0_bw="21">
<![CDATA[
entry:1382 %sext_ln72_239 = sext i21 %sub_ln72_46

]]></Node>
<StgValue><ssdm name="sext_ln72_239"/></StgValue>
</operation>

<operation id="1797" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1383 %add_ln72_187 = add i24 %shl_ln72_239, i24 %sext_ln72_239

]]></Node>
<StgValue><ssdm name="add_ln72_187"/></StgValue>
</operation>

<operation id="1798" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1384 %mul_ln72_168 = mul i22 %sext_ln72_145, i22 4194277

]]></Node>
<StgValue><ssdm name="mul_ln72_168"/></StgValue>
</operation>

<operation id="1799" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1385 %tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_187, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1800" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1389 %mul_ln72_169 = mul i24 %sext_ln72_192, i24 97

]]></Node>
<StgValue><ssdm name="mul_ln72_169"/></StgValue>
</operation>

<operation id="1801" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1437 %add_ln72_197 = add i24 %shl_ln72_249, i24 %mul_ln72_175

]]></Node>
<StgValue><ssdm name="add_ln72_197"/></StgValue>
</operation>

<operation id="1802" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1438 %mul_ln72_176 = mul i23 %sext_ln72_13, i23 45

]]></Node>
<StgValue><ssdm name="mul_ln72_176"/></StgValue>
</operation>

<operation id="1803" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1439 %tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_197, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1804" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1445 %mul_ln72_177 = mul i24 %sext_ln72_192, i24 16773525

]]></Node>
<StgValue><ssdm name="mul_ln72_177"/></StgValue>
</operation>

<operation id="1805" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1488 %add_ln72_205 = add i24 %shl_ln72_260, i24 %mul_ln72_182

]]></Node>
<StgValue><ssdm name="add_ln72_205"/></StgValue>
</operation>

<operation id="1806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1492 %tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_205, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1807" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1528 %add_ln72_212 = add i24 %shl_ln72_268, i24 %mul_ln72_188

]]></Node>
<StgValue><ssdm name="add_ln72_212"/></StgValue>
</operation>

<operation id="1808" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1529 %mul_ln72_189 = mul i23 %sext_ln72_169, i23 8388569

]]></Node>
<StgValue><ssdm name="mul_ln72_189"/></StgValue>
</operation>

<operation id="1809" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1530 %tmp_215 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_212, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1531 %shl_ln72_269 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_215, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_269"/></StgValue>
</operation>

<operation id="1811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="24" op_0_bw="23">
<![CDATA[
entry:1532 %sext_ln72_258 = sext i23 %mul_ln72_189

]]></Node>
<StgValue><ssdm name="sext_ln72_258"/></StgValue>
</operation>

<operation id="1812" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1533 %add_ln72_213 = add i24 %shl_ln72_269, i24 %sext_ln72_258

]]></Node>
<StgValue><ssdm name="add_ln72_213"/></StgValue>
</operation>

<operation id="1813" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1534 %mul_ln72_190 = mul i22 %sext_ln72_48, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_190"/></StgValue>
</operation>

<operation id="1814" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1541 %mul_ln72_191 = mul i24 %sext_ln72_177, i24 579

]]></Node>
<StgValue><ssdm name="mul_ln72_191"/></StgValue>
</operation>

<operation id="1815" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1583 %add_ln72_221 = add i24 %shl_ln72_278, i24 %sext_ln72_266

]]></Node>
<StgValue><ssdm name="add_ln72_221"/></StgValue>
</operation>

<operation id="1816" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1584 %tmp_225 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_221, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1817" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1585 %shl_ln72_279 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_225, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_279"/></StgValue>
</operation>

<operation id="1818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="24" op_0_bw="19">
<![CDATA[
entry:1586 %sext_ln72_267 = sext i19 %shl_ln72_22

]]></Node>
<StgValue><ssdm name="sext_ln72_267"/></StgValue>
</operation>

<operation id="1819" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1587 %add_ln72_222 = add i24 %shl_ln72_279, i24 %sext_ln72_267

]]></Node>
<StgValue><ssdm name="add_ln72_222"/></StgValue>
</operation>

<operation id="1820" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1588 %mul_ln72_197 = mul i22 %sext_ln72_141, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_197"/></StgValue>
</operation>

<operation id="1821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1589 %tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_222, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1590 %shl_ln72_280 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_226, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_280"/></StgValue>
</operation>

<operation id="1823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="24" op_0_bw="22">
<![CDATA[
entry:1591 %sext_ln72_268 = sext i22 %mul_ln72_197

]]></Node>
<StgValue><ssdm name="sext_ln72_268"/></StgValue>
</operation>

<operation id="1824" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1592 %add_ln72_223 = add i24 %shl_ln72_280, i24 %sext_ln72_268

]]></Node>
<StgValue><ssdm name="add_ln72_223"/></StgValue>
</operation>

<operation id="1825" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1593 %mul_ln72_198 = mul i21 %sext_ln72_75, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_198"/></StgValue>
</operation>

<operation id="1826" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1598 %mul_ln72_199 = mul i21 %sext_ln72_93, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_199"/></StgValue>
</operation>

<operation id="1827" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1609 %mul_ln72_201 = mul i22 %sext_ln72_1, i22 29

]]></Node>
<StgValue><ssdm name="mul_ln72_201"/></StgValue>
</operation>

<operation id="1828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:1610 %tmp_229 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln72_7, i8 0

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="23" op_0_bw="22">
<![CDATA[
entry:1611 %sext_ln72_271 = sext i22 %tmp_229

]]></Node>
<StgValue><ssdm name="sext_ln72_271"/></StgValue>
</operation>

<operation id="1830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="23" op_0_bw="22">
<![CDATA[
entry:1612 %sext_ln72_272 = sext i22 %mul_ln72_201

]]></Node>
<StgValue><ssdm name="sext_ln72_272"/></StgValue>
</operation>

<operation id="1831" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1613 %add_ln72_226 = add i23 %sext_ln72_271, i23 %sext_ln72_272

]]></Node>
<StgValue><ssdm name="add_ln72_226"/></StgValue>
</operation>

<operation id="1832" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1620 %mul_ln72_202 = mul i23 %sext_ln72_70, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_202"/></StgValue>
</operation>

<operation id="1833" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1648 %add_ln72_232 = add i24 %shl_ln72_287, i24 %mul_ln72_206

]]></Node>
<StgValue><ssdm name="add_ln72_232"/></StgValue>
</operation>

<operation id="1834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1650 %tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_232, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1651 %shl_ln72_288 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_237, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_288"/></StgValue>
</operation>

<operation id="1836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="24" op_0_bw="22">
<![CDATA[
entry:1652 %sext_ln72_276 = sext i22 %sub_ln72_53

]]></Node>
<StgValue><ssdm name="sext_ln72_276"/></StgValue>
</operation>

<operation id="1837" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1653 %add_ln72_233 = add i24 %shl_ln72_288, i24 %sext_ln72_276

]]></Node>
<StgValue><ssdm name="add_ln72_233"/></StgValue>
</operation>

<operation id="1838" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1654 %mul_ln72_207 = mul i22 %sext_ln72_52, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_207"/></StgValue>
</operation>

<operation id="1839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1655 %tmp_238 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_233, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1656 %shl_ln72_289 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_238, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_289"/></StgValue>
</operation>

<operation id="1841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="24" op_0_bw="22">
<![CDATA[
entry:1657 %sext_ln72_277 = sext i22 %mul_ln72_207

]]></Node>
<StgValue><ssdm name="sext_ln72_277"/></StgValue>
</operation>

<operation id="1842" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1658 %add_ln72_234 = add i24 %shl_ln72_289, i24 %sext_ln72_277

]]></Node>
<StgValue><ssdm name="add_ln72_234"/></StgValue>
</operation>

<operation id="1843" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1661 %mul_ln72_208 = mul i24 %sext_ln72_122, i24 1428

]]></Node>
<StgValue><ssdm name="mul_ln72_208"/></StgValue>
</operation>

<operation id="1844" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1665 %mul_ln72_209 = mul i24 %sext_ln72_69, i24 994

]]></Node>
<StgValue><ssdm name="mul_ln72_209"/></StgValue>
</operation>

<operation id="1845" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1702 %add_ln72_243 = add i24 %shl_ln72_297, i24 %mul_ln72_217

]]></Node>
<StgValue><ssdm name="add_ln72_243"/></StgValue>
</operation>

<operation id="1846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1703 %tmp_248 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_243, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1704 %shl_ln72_298 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_248, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_298"/></StgValue>
</operation>

<operation id="1848" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1705 %mul_ln72_218 = mul i24 %sext_ln72_114, i24 312

]]></Node>
<StgValue><ssdm name="mul_ln72_218"/></StgValue>
</operation>

<operation id="1849" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1706 %add_ln72_244 = add i24 %shl_ln72_298, i24 %mul_ln72_218

]]></Node>
<StgValue><ssdm name="add_ln72_244"/></StgValue>
</operation>

<operation id="1850" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1722 %mul_ln72_219 = mul i24 %sext_ln72_122, i24 1289

]]></Node>
<StgValue><ssdm name="mul_ln72_219"/></StgValue>
</operation>

<operation id="1851" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1777 %mul_ln72_223 = mul i23 %sext_ln72_115, i23 8388558

]]></Node>
<StgValue><ssdm name="mul_ln72_223"/></StgValue>
</operation>

<operation id="1852" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1779 %shl_ln72_315 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_259, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_315"/></StgValue>
</operation>

<operation id="1853" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="24" op_0_bw="23">
<![CDATA[
entry:1780 %sext_ln72_295 = sext i23 %mul_ln72_223

]]></Node>
<StgValue><ssdm name="sext_ln72_295"/></StgValue>
</operation>

<operation id="1854" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1781 %add_ln72_254 = add i24 %shl_ln72_315, i24 %sext_ln72_295

]]></Node>
<StgValue><ssdm name="add_ln72_254"/></StgValue>
</operation>

<operation id="1855" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:1782 %shl_ln72_316 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_28_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_316"/></StgValue>
</operation>

<operation id="1856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="22" op_0_bw="21">
<![CDATA[
entry:1783 %sext_ln72_296 = sext i21 %shl_ln72_316

]]></Node>
<StgValue><ssdm name="sext_ln72_296"/></StgValue>
</operation>

<operation id="1857" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1784 %sub_ln72_60 = sub i22 %sext_ln72_296, i22 %sext_ln72_71

]]></Node>
<StgValue><ssdm name="sub_ln72_60"/></StgValue>
</operation>

<operation id="1858" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1845 %add_ln72_265 = add i24 %shl_ln72_328, i24 %mul_ln72_232

]]></Node>
<StgValue><ssdm name="add_ln72_265"/></StgValue>
</operation>

<operation id="1859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1846 %tmp_271 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_265, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1860" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1847 %shl_ln72_329 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_271, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_329"/></StgValue>
</operation>

<operation id="1861" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1848 %mul_ln72_233 = mul i24 %sext_ln72_134, i24 16776168

]]></Node>
<StgValue><ssdm name="mul_ln72_233"/></StgValue>
</operation>

<operation id="1862" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1849 %add_ln72_266 = add i24 %shl_ln72_329, i24 %mul_ln72_233

]]></Node>
<StgValue><ssdm name="add_ln72_266"/></StgValue>
</operation>

<operation id="1863" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1852 %mul_ln72_234 = mul i24 %sext_ln72_139, i24 625

]]></Node>
<StgValue><ssdm name="mul_ln72_234"/></StgValue>
</operation>

<operation id="1864" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1889 %add_ln72_274 = add i24 %shl_ln72_337, i24 %mul_ln72_242

]]></Node>
<StgValue><ssdm name="add_ln72_274"/></StgValue>
</operation>

<operation id="1865" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1890 %mul_ln72_243 = mul i24 %sext_ln72_114, i24 16777146

]]></Node>
<StgValue><ssdm name="mul_ln72_243"/></StgValue>
</operation>

<operation id="1866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1891 %tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_274, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1892 %shl_ln72_338 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_280, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_338"/></StgValue>
</operation>

<operation id="1868" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1893 %add_ln72_275 = add i24 %shl_ln72_338, i24 %mul_ln72_243

]]></Node>
<StgValue><ssdm name="add_ln72_275"/></StgValue>
</operation>

<operation id="1869" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1901 %mul_ln72_244 = mul i24 %sext_ln72_143, i24 16776950

]]></Node>
<StgValue><ssdm name="mul_ln72_244"/></StgValue>
</operation>

<operation id="1870" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1905 %mul_ln72_245 = mul i24 %sext_ln72_139, i24 276

]]></Node>
<StgValue><ssdm name="mul_ln72_245"/></StgValue>
</operation>

<operation id="1871" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1950 %add_ln72_286 = add i24 %shl_ln72_351, i24 %mul_ln72_253

]]></Node>
<StgValue><ssdm name="add_ln72_286"/></StgValue>
</operation>

<operation id="1872" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1951 %mul_ln72_254 = mul i21 %sext_ln72_12, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_254"/></StgValue>
</operation>

<operation id="1873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1952 %tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_286, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1953 %shl_ln72_352 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_292, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_352"/></StgValue>
</operation>

<operation id="1875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="24" op_0_bw="21">
<![CDATA[
entry:1954 %sext_ln72_312 = sext i21 %mul_ln72_254

]]></Node>
<StgValue><ssdm name="sext_ln72_312"/></StgValue>
</operation>

<operation id="1876" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1955 %add_ln72_287 = add i24 %shl_ln72_352, i24 %sext_ln72_312

]]></Node>
<StgValue><ssdm name="add_ln72_287"/></StgValue>
</operation>

<operation id="1877" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1956 %mul_ln72_255 = mul i23 %sext_ln72_169, i23 8388547

]]></Node>
<StgValue><ssdm name="mul_ln72_255"/></StgValue>
</operation>

<operation id="1878" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2007 %add_ln72_298 = add i24 %shl_ln72_363, i24 %mul_ln72_266

]]></Node>
<StgValue><ssdm name="add_ln72_298"/></StgValue>
</operation>

<operation id="1879" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2008 %tmp_304 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_298, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1880" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2009 %shl_ln72_364 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_304, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_364"/></StgValue>
</operation>

<operation id="1881" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2010 %mul_ln72_267 = mul i24 %sext_ln72_11, i24 16776870

]]></Node>
<StgValue><ssdm name="mul_ln72_267"/></StgValue>
</operation>

<operation id="1882" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2011 %add_ln72_299 = add i24 %shl_ln72_364, i24 %mul_ln72_267

]]></Node>
<StgValue><ssdm name="add_ln72_299"/></StgValue>
</operation>

<operation id="1883" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2014 %mul_ln72_268 = mul i24 %sext_ln72_168, i24 16772265

]]></Node>
<StgValue><ssdm name="mul_ln72_268"/></StgValue>
</operation>

<operation id="1884" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2023 %mul_ln72_269 = mul i24 %sext_ln72_59, i24 217

]]></Node>
<StgValue><ssdm name="mul_ln72_269"/></StgValue>
</operation>

<operation id="1885" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2081 %add_ln72_311 = add i24 %shl_ln72_378, i24 %mul_ln72_276

]]></Node>
<StgValue><ssdm name="add_ln72_311"/></StgValue>
</operation>

<operation id="1886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2082 %tmp_318 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_311, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2083 %shl_ln72_379 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_318, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_379"/></StgValue>
</operation>

<operation id="1888" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2084 %mul_ln72_277 = mul i24 %sext_ln72_41, i24 16774859

]]></Node>
<StgValue><ssdm name="mul_ln72_277"/></StgValue>
</operation>

<operation id="1889" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2085 %add_ln72_312 = add i24 %shl_ln72_379, i24 %mul_ln72_277

]]></Node>
<StgValue><ssdm name="add_ln72_312"/></StgValue>
</operation>

<operation id="1890" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2088 %mul_ln72_278 = mul i24 %sext_ln72_168, i24 16775437

]]></Node>
<StgValue><ssdm name="mul_ln72_278"/></StgValue>
</operation>

<operation id="1891" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2090 %mul_ln72_279 = mul i24 %sext_ln72_46, i24 16774607

]]></Node>
<StgValue><ssdm name="mul_ln72_279"/></StgValue>
</operation>

<operation id="1892" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2143 %add_ln72_323 = add i24 %shl_ln72_391, i24 %sext_ln72_329

]]></Node>
<StgValue><ssdm name="add_ln72_323"/></StgValue>
</operation>

<operation id="1893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2144 %tmp_330 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_323, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2145 %shl_ln72_392 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_330, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_392"/></StgValue>
</operation>

<operation id="1895" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2146 %mul_ln72_289 = mul i24 %sext_ln72_41, i24 16776744

]]></Node>
<StgValue><ssdm name="mul_ln72_289"/></StgValue>
</operation>

<operation id="1896" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2147 %add_ln72_324 = add i24 %shl_ln72_392, i24 %mul_ln72_289

]]></Node>
<StgValue><ssdm name="add_ln72_324"/></StgValue>
</operation>

<operation id="1897" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2161 %mul_ln72_290 = mul i24 %sext_ln72_139, i24 524

]]></Node>
<StgValue><ssdm name="mul_ln72_290"/></StgValue>
</operation>

<operation id="1898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:2195 %shl_ln72_402 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_10_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_402"/></StgValue>
</operation>

<operation id="1899" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="21" op_0_bw="20">
<![CDATA[
entry:2196 %sext_ln72_338 = sext i20 %shl_ln72_402

]]></Node>
<StgValue><ssdm name="sext_ln72_338"/></StgValue>
</operation>

<operation id="1900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:2197 %shl_ln72_403 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_10_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_403"/></StgValue>
</operation>

<operation id="1901" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="21" op_0_bw="18">
<![CDATA[
entry:2198 %sext_ln72_339 = sext i18 %shl_ln72_403

]]></Node>
<StgValue><ssdm name="sext_ln72_339"/></StgValue>
</operation>

<operation id="1902" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2199 %add_ln72_560 = add i21 %sext_ln72_338, i21 %sext_ln72_339

]]></Node>
<StgValue><ssdm name="add_ln72_560"/></StgValue>
</operation>

<operation id="1903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2201 %shl_ln72_404 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_339, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_404"/></StgValue>
</operation>

<operation id="1904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="24" op_0_bw="21">
<![CDATA[
entry:2202 %sext_ln72_340 = sext i21 %add_ln72_560

]]></Node>
<StgValue><ssdm name="sext_ln72_340"/></StgValue>
</operation>

<operation id="1905" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2203 %add_ln72_332 = add i24 %shl_ln72_404, i24 %sext_ln72_340

]]></Node>
<StgValue><ssdm name="add_ln72_332"/></StgValue>
</operation>

<operation id="1906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2204 %shl_ln72_405 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_12_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_405"/></StgValue>
</operation>

<operation id="1907" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="23" op_0_bw="22">
<![CDATA[
entry:2205 %sext_ln72_341 = sext i22 %shl_ln72_405

]]></Node>
<StgValue><ssdm name="sext_ln72_341"/></StgValue>
</operation>

<operation id="1908" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2206 %sub_ln72_71 = sub i23 0, i23 %sext_ln72_341

]]></Node>
<StgValue><ssdm name="sub_ln72_71"/></StgValue>
</operation>

<operation id="1909" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:2207 %shl_ln72_406 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_12_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_406"/></StgValue>
</operation>

<operation id="1910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="23" op_0_bw="18">
<![CDATA[
entry:2208 %sext_ln72_342 = sext i18 %shl_ln72_406

]]></Node>
<StgValue><ssdm name="sext_ln72_342"/></StgValue>
</operation>

<operation id="1911" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2209 %sub_ln72_72 = sub i23 %sub_ln72_71, i23 %sext_ln72_342

]]></Node>
<StgValue><ssdm name="sub_ln72_72"/></StgValue>
</operation>

<operation id="1912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2210 %tmp_340 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_332, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2211 %shl_ln72_407 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_340, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_407"/></StgValue>
</operation>

<operation id="1914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="24" op_0_bw="23">
<![CDATA[
entry:2212 %sext_ln72_343 = sext i23 %sub_ln72_72

]]></Node>
<StgValue><ssdm name="sext_ln72_343"/></StgValue>
</operation>

<operation id="1915" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2213 %add_ln72_333 = add i24 %shl_ln72_407, i24 %sext_ln72_343

]]></Node>
<StgValue><ssdm name="add_ln72_333"/></StgValue>
</operation>

<operation id="1916" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2214 %mul_ln72_296 = mul i21 %sext_ln72_8, i21 13

]]></Node>
<StgValue><ssdm name="mul_ln72_296"/></StgValue>
</operation>

<operation id="1917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2215 %tmp_341 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_333, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1918" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2252 %add_ln72_339 = add i24 %shl_ln72_414, i24 %mul_ln72_300

]]></Node>
<StgValue><ssdm name="add_ln72_339"/></StgValue>
</operation>

<operation id="1919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2253 %tmp_348 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_339, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2254 %shl_ln72_415 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_348, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_415"/></StgValue>
</operation>

<operation id="1921" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2255 %mul_ln72_301 = mul i24 %sext_ln72_11, i24 16776860

]]></Node>
<StgValue><ssdm name="mul_ln72_301"/></StgValue>
</operation>

<operation id="1922" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2256 %add_ln72_340 = add i24 %shl_ln72_415, i24 %mul_ln72_301

]]></Node>
<StgValue><ssdm name="add_ln72_340"/></StgValue>
</operation>

<operation id="1923" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2259 %mul_ln72_302 = mul i24 %sext_ln72_143, i24 949

]]></Node>
<StgValue><ssdm name="mul_ln72_302"/></StgValue>
</operation>

<operation id="1924" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2263 %mul_ln72_303 = mul i24 %sext_ln72_192, i24 16774755

]]></Node>
<StgValue><ssdm name="mul_ln72_303"/></StgValue>
</operation>

<operation id="1925" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2305 %add_ln72_349 = add i24 %shl_ln72_426, i24 %mul_ln72_310

]]></Node>
<StgValue><ssdm name="add_ln72_349"/></StgValue>
</operation>

<operation id="1926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2306 %tmp_358 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_349, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2307 %shl_ln72_427 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_358, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_427"/></StgValue>
</operation>

<operation id="1928" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2308 %mul_ln72_311 = mul i24 %sext_ln72_11, i24 173

]]></Node>
<StgValue><ssdm name="mul_ln72_311"/></StgValue>
</operation>

<operation id="1929" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2309 %add_ln72_350 = add i24 %shl_ln72_427, i24 %mul_ln72_311

]]></Node>
<StgValue><ssdm name="add_ln72_350"/></StgValue>
</operation>

<operation id="1930" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2320 %mul_ln72_312 = mul i22 %sext_ln72_63, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_312"/></StgValue>
</operation>

<operation id="1931" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2347 %add_ln72_357 = add i24 %shl_ln72_434, i24 %mul_ln72_317

]]></Node>
<StgValue><ssdm name="add_ln72_357"/></StgValue>
</operation>

<operation id="1932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2348 %tmp_366 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_357, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2349 %shl_ln72_435 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_366, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_435"/></StgValue>
</operation>

<operation id="1934" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2350 %mul_ln72_318 = mul i24 %sext_ln72_6, i24 737

]]></Node>
<StgValue><ssdm name="mul_ln72_318"/></StgValue>
</operation>

<operation id="1935" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2351 %add_ln72_358 = add i24 %shl_ln72_435, i24 %mul_ln72_318

]]></Node>
<StgValue><ssdm name="add_ln72_358"/></StgValue>
</operation>

<operation id="1936" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2357 %mul_ln72_319 = mul i24 %sext_ln72_69, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_319"/></StgValue>
</operation>

<operation id="1937" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2393 %add_ln72_366 = add i24 %shl_ln72_444, i24 %mul_ln72_325

]]></Node>
<StgValue><ssdm name="add_ln72_366"/></StgValue>
</operation>

<operation id="1938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2394 %tmp_375 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_366, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2395 %shl_ln72_445 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_375, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_445"/></StgValue>
</operation>

<operation id="1940" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2396 %mul_ln72_326 = mul i24 %sext_ln72_195, i24 2356

]]></Node>
<StgValue><ssdm name="mul_ln72_326"/></StgValue>
</operation>

<operation id="1941" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2397 %add_ln72_367 = add i24 %shl_ln72_445, i24 %mul_ln72_326

]]></Node>
<StgValue><ssdm name="add_ln72_367"/></StgValue>
</operation>

<operation id="1942" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2405 %mul_ln72_327 = mul i24 %sext_ln72_143, i24 259

]]></Node>
<StgValue><ssdm name="mul_ln72_327"/></StgValue>
</operation>

<operation id="1943" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2409 %mul_ln72_328 = mul i24 %sext_ln72_139, i24 765

]]></Node>
<StgValue><ssdm name="mul_ln72_328"/></StgValue>
</operation>

<operation id="1944" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2441 %add_ln72_375 = add i24 %shl_ln72_453, i24 %mul_ln72_333

]]></Node>
<StgValue><ssdm name="add_ln72_375"/></StgValue>
</operation>

<operation id="1945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2442 %tmp_384 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_375, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2443 %shl_ln72_454 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_384, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_454"/></StgValue>
</operation>

<operation id="1947" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2444 %mul_ln72_334 = mul i24 %sext_ln72_226, i24 16777042

]]></Node>
<StgValue><ssdm name="mul_ln72_334"/></StgValue>
</operation>

<operation id="1948" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2445 %add_ln72_376 = add i24 %shl_ln72_454, i24 %mul_ln72_334

]]></Node>
<StgValue><ssdm name="add_ln72_376"/></StgValue>
</operation>

<operation id="1949" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2448 %mul_ln72_335 = mul i24 %sext_ln72_35, i24 301

]]></Node>
<StgValue><ssdm name="mul_ln72_335"/></StgValue>
</operation>

<operation id="1950" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2452 %mul_ln72_336 = mul i24 %sext_ln72_73, i24 3973

]]></Node>
<StgValue><ssdm name="mul_ln72_336"/></StgValue>
</operation>

<operation id="1951" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2491 %add_ln72_385 = add i24 %shl_ln72_462, i24 %mul_ln72_343

]]></Node>
<StgValue><ssdm name="add_ln72_385"/></StgValue>
</operation>

<operation id="1952" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2492 %mul_ln72_344 = mul i24 %sext_ln72_168, i24 2337

]]></Node>
<StgValue><ssdm name="mul_ln72_344"/></StgValue>
</operation>

<operation id="1953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2493 %tmp_395 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_385, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2494 %shl_ln72_463 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_395, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_463"/></StgValue>
</operation>

<operation id="1955" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2495 %add_ln72_386 = add i24 %shl_ln72_463, i24 %mul_ln72_344

]]></Node>
<StgValue><ssdm name="add_ln72_386"/></StgValue>
</operation>

<operation id="1956" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2501 %mul_ln72_345 = mul i24 %sext_ln72_59, i24 117

]]></Node>
<StgValue><ssdm name="mul_ln72_345"/></StgValue>
</operation>

<operation id="1957" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2536 %add_ln72_394 = add i24 %shl_ln72_471, i24 %mul_ln72_352

]]></Node>
<StgValue><ssdm name="add_ln72_394"/></StgValue>
</operation>

<operation id="1958" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2537 %mul_ln72_353 = mul i24 %sext_ln72_46, i24 16777146

]]></Node>
<StgValue><ssdm name="mul_ln72_353"/></StgValue>
</operation>

<operation id="1959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2538 %tmp_404 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_394, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2539 %shl_ln72_472 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_404, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_472"/></StgValue>
</operation>

<operation id="1961" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2540 %add_ln72_395 = add i24 %shl_ln72_472, i24 %mul_ln72_353

]]></Node>
<StgValue><ssdm name="add_ln72_395"/></StgValue>
</operation>

<operation id="1962" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2543 %mul_ln72_354 = mul i24 %sext_ln72_143, i24 16776785

]]></Node>
<StgValue><ssdm name="mul_ln72_354"/></StgValue>
</operation>

<operation id="1963" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2545 %mul_ln72_355 = mul i24 %sext_ln72_139, i24 16777017

]]></Node>
<StgValue><ssdm name="mul_ln72_355"/></StgValue>
</operation>

<operation id="1964" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2600 %add_ln72_407 = add i24 %shl_ln72_482, i24 %mul_ln72_364

]]></Node>
<StgValue><ssdm name="add_ln72_407"/></StgValue>
</operation>

<operation id="1965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2601 %tmp_418 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_407, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2602 %shl_ln72_483 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_418, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_483"/></StgValue>
</operation>

<operation id="1967" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2603 %mul_ln72_365 = mul i24 %sext_ln72_11, i24 16774711

]]></Node>
<StgValue><ssdm name="mul_ln72_365"/></StgValue>
</operation>

<operation id="1968" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2604 %add_ln72_408 = add i24 %shl_ln72_483, i24 %mul_ln72_365

]]></Node>
<StgValue><ssdm name="add_ln72_408"/></StgValue>
</operation>

<operation id="1969" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2610 %mul_ln72_366 = mul i24 %sext_ln72_143, i24 16777118

]]></Node>
<StgValue><ssdm name="mul_ln72_366"/></StgValue>
</operation>

<operation id="1970" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2616 %mul_ln72_367 = mul i24 %sext_ln72_192, i24 1306

]]></Node>
<StgValue><ssdm name="mul_ln72_367"/></StgValue>
</operation>

<operation id="1971" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2644 %add_ln72_416 = add i24 %shl_ln72_491, i24 %mul_ln72_373

]]></Node>
<StgValue><ssdm name="add_ln72_416"/></StgValue>
</operation>

<operation id="1972" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2645 %mul_ln72_374 = mul i24 %sext_ln72_165, i24 16772597

]]></Node>
<StgValue><ssdm name="mul_ln72_374"/></StgValue>
</operation>

<operation id="1973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2646 %tmp_427 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_416, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1974" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2692 %sub_ln72_81 = sub i21 %sext_ln72_339, i21 %sext_ln72_338

]]></Node>
<StgValue><ssdm name="sub_ln72_81"/></StgValue>
</operation>

<operation id="1975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2694 %shl_ln72_499 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_436, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_499"/></StgValue>
</operation>

<operation id="1976" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="24" op_0_bw="21">
<![CDATA[
entry:2695 %sext_ln72_377 = sext i21 %sub_ln72_81

]]></Node>
<StgValue><ssdm name="sext_ln72_377"/></StgValue>
</operation>

<operation id="1977" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2696 %add_ln72_425 = add i24 %shl_ln72_499, i24 %sext_ln72_377

]]></Node>
<StgValue><ssdm name="add_ln72_425"/></StgValue>
</operation>

<operation id="1978" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2697 %mul_ln72_381 = mul i23 %sext_ln72_5, i23 52

]]></Node>
<StgValue><ssdm name="mul_ln72_381"/></StgValue>
</operation>

<operation id="1979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2698 %tmp_437 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_425, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2699 %shl_ln72_500 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_437, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_500"/></StgValue>
</operation>

<operation id="1981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="24" op_0_bw="23">
<![CDATA[
entry:2700 %sext_ln72_378 = sext i23 %mul_ln72_381

]]></Node>
<StgValue><ssdm name="sext_ln72_378"/></StgValue>
</operation>

<operation id="1982" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2701 %add_ln72_426 = add i24 %shl_ln72_500, i24 %sext_ln72_378

]]></Node>
<StgValue><ssdm name="add_ln72_426"/></StgValue>
</operation>

<operation id="1983" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2709 %mul_ln72_382 = mul i23 %sext_ln72_51, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_382"/></StgValue>
</operation>

<operation id="1984" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:2777 %shl_ln72_518 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_19_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_518"/></StgValue>
</operation>

<operation id="1985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="21" op_0_bw="20">
<![CDATA[
entry:2778 %sext_ln72_398 = sext i20 %shl_ln72_518

]]></Node>
<StgValue><ssdm name="sext_ln72_398"/></StgValue>
</operation>

<operation id="1986" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2779 %sub_ln72_86 = sub i21 0, i21 %sext_ln72_398

]]></Node>
<StgValue><ssdm name="sub_ln72_86"/></StgValue>
</operation>

<operation id="1987" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2780 %sub_ln72_87 = sub i21 %sub_ln72_86, i21 %sext_ln72_167

]]></Node>
<StgValue><ssdm name="sub_ln72_87"/></StgValue>
</operation>

<operation id="1988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2782 %shl_ln72_519 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_449, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_519"/></StgValue>
</operation>

<operation id="1989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="24" op_0_bw="21">
<![CDATA[
entry:2783 %sext_ln72_399 = sext i21 %sub_ln72_87

]]></Node>
<StgValue><ssdm name="sext_ln72_399"/></StgValue>
</operation>

<operation id="1990" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2784 %add_ln72_438 = add i24 %shl_ln72_519, i24 %sext_ln72_399

]]></Node>
<StgValue><ssdm name="add_ln72_438"/></StgValue>
</operation>

<operation id="1991" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2785 %mul_ln72_387 = mul i21 %sext_ln72_61, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_387"/></StgValue>
</operation>

<operation id="1992" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2786 %tmp_450 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_438, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="1993" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2790 %mul_ln72_388 = mul i21 %sext_ln72_144, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_388"/></StgValue>
</operation>

<operation id="1994" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2827 %add_ln72_445 = add i24 %shl_ln72_528, i24 %mul_ln72_392

]]></Node>
<StgValue><ssdm name="add_ln72_445"/></StgValue>
</operation>

<operation id="1995" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2828 %mul_ln72_393 = mul i24 %sext_ln72_11, i24 16776479

]]></Node>
<StgValue><ssdm name="mul_ln72_393"/></StgValue>
</operation>

<operation id="1996" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2829 %tmp_457 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_445, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2830 %shl_ln72_529 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_457, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_529"/></StgValue>
</operation>

<operation id="1998" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2831 %add_ln72_446 = add i24 %shl_ln72_529, i24 %mul_ln72_393

]]></Node>
<StgValue><ssdm name="add_ln72_446"/></StgValue>
</operation>

<operation id="1999" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2858 %add_ln72_451 = add i24 %shl_ln72_534, i24 %mul_ln72_399

]]></Node>
<StgValue><ssdm name="add_ln72_451"/></StgValue>
</operation>

<operation id="2000" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:2859 %shl_ln72_535 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_10_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_535"/></StgValue>
</operation>

<operation id="2001" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="24" op_0_bw="23">
<![CDATA[
entry:2860 %sext_ln72_406 = sext i23 %shl_ln72_535

]]></Node>
<StgValue><ssdm name="sext_ln72_406"/></StgValue>
</operation>

<operation id="2002" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2861 %sub_ln72_90 = sub i24 %sext_ln72_220, i24 %sext_ln72_406

]]></Node>
<StgValue><ssdm name="sub_ln72_90"/></StgValue>
</operation>

<operation id="2003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2862 %tmp_463 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_451, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2863 %shl_ln72_536 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_463, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_536"/></StgValue>
</operation>

<operation id="2005" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2864 %add_ln72_452 = add i24 %shl_ln72_536, i24 %sub_ln72_90

]]></Node>
<StgValue><ssdm name="add_ln72_452"/></StgValue>
</operation>

<operation id="2006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2865 %tmp_464 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_452, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="2007" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2867 %mul_ln72_400 = mul i24 %sext_ln72_168, i24 16776034

]]></Node>
<StgValue><ssdm name="mul_ln72_400"/></StgValue>
</operation>

<operation id="2008" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2871 %mul_ln72_401 = mul i24 %sext_ln72_143, i24 328

]]></Node>
<StgValue><ssdm name="mul_ln72_401"/></StgValue>
</operation>

<operation id="2009" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2908 %add_ln72_461 = add i24 %shl_ln72_545, i24 %mul_ln72_408

]]></Node>
<StgValue><ssdm name="add_ln72_461"/></StgValue>
</operation>

<operation id="2010" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2909 %mul_ln72_409 = mul i24 %sext_ln72_41, i24 730

]]></Node>
<StgValue><ssdm name="mul_ln72_409"/></StgValue>
</operation>

<operation id="2011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2910 %tmp_473 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_461, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2012" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2911 %shl_ln72_546 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_473, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_546"/></StgValue>
</operation>

<operation id="2013" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2912 %add_ln72_462 = add i24 %shl_ln72_546, i24 %mul_ln72_409

]]></Node>
<StgValue><ssdm name="add_ln72_462"/></StgValue>
</operation>

<operation id="2014" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2927 %mul_ln72_410 = mul i23 %sext_ln72_49, i23 8388573

]]></Node>
<StgValue><ssdm name="mul_ln72_410"/></StgValue>
</operation>

<operation id="2015" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2998 %mul_ln72_417 = mul i23 %sext_ln72_191, i23 58

]]></Node>
<StgValue><ssdm name="mul_ln72_417"/></StgValue>
</operation>

<operation id="2016" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3076 %add_ln72_487 = add i24 %shl_ln72_578, i24 %mul_ln72_426

]]></Node>
<StgValue><ssdm name="add_ln72_487"/></StgValue>
</operation>

<operation id="2017" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3077 %tmp_500 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_487, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2018" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3078 %shl_ln72_579 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_500, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_579"/></StgValue>
</operation>

<operation id="2019" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3079 %mul_ln72_427 = mul i24 %sext_ln72_195, i24 1106

]]></Node>
<StgValue><ssdm name="mul_ln72_427"/></StgValue>
</operation>

<operation id="2020" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3080 %add_ln72_488 = add i24 %shl_ln72_579, i24 %mul_ln72_427

]]></Node>
<StgValue><ssdm name="add_ln72_488"/></StgValue>
</operation>

<operation id="2021" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3081 %mul_ln72_428 = mul i22 %sext_ln72_63, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_428"/></StgValue>
</operation>

<operation id="2022" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3088 %mul_ln72_429 = mul i24 %sext_ln72_143, i24 16776796

]]></Node>
<StgValue><ssdm name="mul_ln72_429"/></StgValue>
</operation>

<operation id="2023" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3136 %add_ln72_500 = add i24 %shl_ln72_591, i24 %mul_ln72_440

]]></Node>
<StgValue><ssdm name="add_ln72_500"/></StgValue>
</operation>

<operation id="2024" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3137 %tmp_513 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_500, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2025" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3138 %shl_ln72_592 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_513, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_592"/></StgValue>
</operation>

<operation id="2026" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3139 %mul_ln72_441 = mul i24 %sext_ln72_6, i24 1861

]]></Node>
<StgValue><ssdm name="mul_ln72_441"/></StgValue>
</operation>

<operation id="2027" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3140 %add_ln72_501 = add i24 %shl_ln72_592, i24 %mul_ln72_441

]]></Node>
<StgValue><ssdm name="add_ln72_501"/></StgValue>
</operation>

<operation id="2028" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3143 %mul_ln72_442 = mul i24 %sext_ln72_165, i24 1335

]]></Node>
<StgValue><ssdm name="mul_ln72_442"/></StgValue>
</operation>

<operation id="2029" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3150 %mul_ln72_443 = mul i24 %sext_ln72_122, i24 1451

]]></Node>
<StgValue><ssdm name="mul_ln72_443"/></StgValue>
</operation>

<operation id="2030" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3206 %add_ln72_514 = add i24 %shl_ln72_609, i24 %mul_ln72_451

]]></Node>
<StgValue><ssdm name="add_ln72_514"/></StgValue>
</operation>

<operation id="2031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:3208 %shl_ln72_610 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_25, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln72_610"/></StgValue>
</operation>

<operation id="2032" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:3209 %shl_ln72_611 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_19_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_611"/></StgValue>
</operation>

<operation id="2033" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="24" op_0_bw="19">
<![CDATA[
entry:3210 %sext_ln72_444 = sext i19 %shl_ln72_611

]]></Node>
<StgValue><ssdm name="sext_ln72_444"/></StgValue>
</operation>

<operation id="2034" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3211 %add_ln72_564 = add i24 %shl_ln72_610, i24 %sext_ln72_444

]]></Node>
<StgValue><ssdm name="add_ln72_564"/></StgValue>
</operation>

<operation id="2035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3212 %tmp_527 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_514, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="2036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3213 %shl_ln72_612 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_527, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_612"/></StgValue>
</operation>

<operation id="2037" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3214 %add_ln72_515 = add i24 %shl_ln72_612, i24 %add_ln72_564

]]></Node>
<StgValue><ssdm name="add_ln72_515"/></StgValue>
</operation>

<operation id="2038" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3219 %tmp_528 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_515, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="2039" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3224 %mul_ln72_452 = mul i24 %sext_ln72_143, i24 16776793

]]></Node>
<StgValue><ssdm name="mul_ln72_452"/></StgValue>
</operation>

<operation id="2040" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3279 %add_ln72_525 = add i24 %shl_ln72_625, i24 %mul_ln72_457

]]></Node>
<StgValue><ssdm name="add_ln72_525"/></StgValue>
</operation>

<operation id="2041" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3280 %mul_ln72_458 = mul i24 %sext_ln72_7, i24 16777133

]]></Node>
<StgValue><ssdm name="mul_ln72_458"/></StgValue>
</operation>

<operation id="2042" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3281 %tmp_539 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_525, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="2043" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3282 %shl_ln72_626 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_539, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_626"/></StgValue>
</operation>

<operation id="2044" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3283 %add_ln72_526 = add i24 %shl_ln72_626, i24 %mul_ln72_458

]]></Node>
<StgValue><ssdm name="add_ln72_526"/></StgValue>
</operation>

<operation id="2045" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3351 %shl_ln72_640 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_550, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_640"/></StgValue>
</operation>

<operation id="2046" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3352 %mul_ln72_463 = mul i24 %sext_ln72_11, i24 16776966

]]></Node>
<StgValue><ssdm name="mul_ln72_463"/></StgValue>
</operation>

<operation id="2047" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3353 %add_ln72_537 = add i24 %shl_ln72_640, i24 %mul_ln72_463

]]></Node>
<StgValue><ssdm name="add_ln72_537"/></StgValue>
</operation>

<operation id="2048" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3356 %mul_ln72_464 = mul i24 %sext_ln72_143, i24 645

]]></Node>
<StgValue><ssdm name="mul_ln72_464"/></StgValue>
</operation>

<operation id="2049" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3358 %mul_ln72_465 = mul i24 %sext_ln72_139, i24 1452

]]></Node>
<StgValue><ssdm name="mul_ln72_465"/></StgValue>
</operation>

<operation id="2050" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3414 %add_ln72_547 = add i24 %shl_ln72_654, i24 %sext_ln72_476

]]></Node>
<StgValue><ssdm name="add_ln72_547"/></StgValue>
</operation>

<operation id="2051" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3415 %mul_ln72_471 = mul i23 %sext_ln72_169, i23 8388565

]]></Node>
<StgValue><ssdm name="mul_ln72_471"/></StgValue>
</operation>

<operation id="2052" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3416 %tmp_561 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_547, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="2053" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3417 %shl_ln72_655 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_561, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_655"/></StgValue>
</operation>

<operation id="2054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="24" op_0_bw="23">
<![CDATA[
entry:3418 %sext_ln72_477 = sext i23 %mul_ln72_471

]]></Node>
<StgValue><ssdm name="sext_ln72_477"/></StgValue>
</operation>

<operation id="2055" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3419 %add_ln72_548 = add i24 %shl_ln72_655, i24 %sext_ln72_477

]]></Node>
<StgValue><ssdm name="add_ln72_548"/></StgValue>
</operation>

<operation id="2056" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3457 %add_ln72_554 = add i24 %shl_ln72_661, i24 %mul_ln72_474

]]></Node>
<StgValue><ssdm name="add_ln72_554"/></StgValue>
</operation>

<operation id="2057" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3458 %tmp_569 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_554, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="2058" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3459 %shl_ln72_662 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_569, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_662"/></StgValue>
</operation>

<operation id="2059" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3460 %mul_ln72_475 = mul i24 %sext_ln72_134, i24 16777051

]]></Node>
<StgValue><ssdm name="mul_ln72_475"/></StgValue>
</operation>

<operation id="2060" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3461 %add_ln72_555 = add i24 %shl_ln72_662, i24 %mul_ln72_475

]]></Node>
<StgValue><ssdm name="add_ln72_555"/></StgValue>
</operation>

<operation id="2061" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3462 %mul_ln72_476 = mul i24 %sext_ln72_59, i24 16776840

]]></Node>
<StgValue><ssdm name="mul_ln72_476"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="2062" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:209 %mul_ln72_4 = mul i24 %sext_ln72_18, i24 1442

]]></Node>
<StgValue><ssdm name="mul_ln72_4"/></StgValue>
</operation>

<operation id="2063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="16">
<![CDATA[
entry:213 %sext_ln72_20 = sext i16 %input_41_read

]]></Node>
<StgValue><ssdm name="sext_ln72_20"/></StgValue>
</operation>

<operation id="2064" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:217 %mul_ln72_5 = mul i24 %sext_ln72_20, i24 581

]]></Node>
<StgValue><ssdm name="mul_ln72_5"/></StgValue>
</operation>

<operation id="2065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="21" op_0_bw="16">
<![CDATA[
entry:286 %sext_ln72_47 = sext i16 %input_21_read

]]></Node>
<StgValue><ssdm name="sext_ln72_47"/></StgValue>
</operation>

<operation id="2066" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:293 %add_ln72_12 = add i24 %shl_ln72_27, i24 %sext_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_12"/></StgValue>
</operation>

<operation id="2067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="19" op_0_bw="16">
<![CDATA[
entry:298 %sext_ln72_54 = sext i16 %input_22_read

]]></Node>
<StgValue><ssdm name="sext_ln72_54"/></StgValue>
</operation>

<operation id="2068" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:306 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2069" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:307 %shl_ln72_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_30"/></StgValue>
</operation>

<operation id="2070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="22">
<![CDATA[
entry:308 %sext_ln72_58 = sext i22 %sub_ln72_12

]]></Node>
<StgValue><ssdm name="sext_ln72_58"/></StgValue>
</operation>

<operation id="2071" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:309 %add_ln72_13 = add i24 %shl_ln72_30, i24 %sext_ln72_58

]]></Node>
<StgValue><ssdm name="add_ln72_13"/></StgValue>
</operation>

<operation id="2072" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:316 %mul_ln72_9 = mul i22 %sext_ln72_63, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_9"/></StgValue>
</operation>

<operation id="2073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:317 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:318 %shl_ln72_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_31"/></StgValue>
</operation>

<operation id="2075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="22">
<![CDATA[
entry:319 %sext_ln72_64 = sext i22 %mul_ln72_9

]]></Node>
<StgValue><ssdm name="sext_ln72_64"/></StgValue>
</operation>

<operation id="2076" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:320 %add_ln72_14 = add i24 %shl_ln72_31, i24 %sext_ln72_64

]]></Node>
<StgValue><ssdm name="add_ln72_14"/></StgValue>
</operation>

<operation id="2077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="22" op_0_bw="16">
<![CDATA[
entry:322 %sext_ln72_65 = sext i16 %input_26_read

]]></Node>
<StgValue><ssdm name="sext_ln72_65"/></StgValue>
</operation>

<operation id="2078" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="23" op_0_bw="16">
<![CDATA[
entry:323 %sext_ln72_66 = sext i16 %input_26_read

]]></Node>
<StgValue><ssdm name="sext_ln72_66"/></StgValue>
</operation>

<operation id="2079" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:334 %mul_ln72_10 = mul i22 %sext_ln72_71, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_10"/></StgValue>
</operation>

<operation id="2080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="22" op_0_bw="16">
<![CDATA[
entry:341 %sext_ln72_74 = sext i16 %input_30_read

]]></Node>
<StgValue><ssdm name="sext_ln72_74"/></StgValue>
</operation>

<operation id="2081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="23" op_0_bw="16">
<![CDATA[
entry:343 %sext_ln72_76 = sext i16 %input_30_read

]]></Node>
<StgValue><ssdm name="sext_ln72_76"/></StgValue>
</operation>

<operation id="2082" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:344 %mul_ln72_11 = mul i23 %sext_ln72_76, i23 41

]]></Node>
<StgValue><ssdm name="mul_ln72_11"/></StgValue>
</operation>

<operation id="2083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="16">
<![CDATA[
entry:351 %sext_ln72_79 = sext i16 %input_31_read

]]></Node>
<StgValue><ssdm name="sext_ln72_79"/></StgValue>
</operation>

<operation id="2084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="16">
<![CDATA[
entry:393 %sext_ln72_100 = sext i16 %input_38_read

]]></Node>
<StgValue><ssdm name="sext_ln72_100"/></StgValue>
</operation>

<operation id="2085" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:427 %add_ln72_23 = add i24 %shl_ln72_44, i24 %sext_ln72_113

]]></Node>
<StgValue><ssdm name="add_ln72_23"/></StgValue>
</operation>

<operation id="2086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="19" op_0_bw="16">
<![CDATA[
entry:431 %sext_ln72_116 = sext i16 %input_20_read

]]></Node>
<StgValue><ssdm name="sext_ln72_116"/></StgValue>
</operation>

<operation id="2087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="18">
<![CDATA[
entry:433 %sext_ln72_117 = sext i18 %shl_ln72_45

]]></Node>
<StgValue><ssdm name="sext_ln72_117"/></StgValue>
</operation>

<operation id="2088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="19" op_0_bw="18">
<![CDATA[
entry:435 %sext_ln72_119 = sext i18 %shl_ln72_45

]]></Node>
<StgValue><ssdm name="sext_ln72_119"/></StgValue>
</operation>

<operation id="2089" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:436 %sub_ln72_17 = sub i19 %sext_ln72_119, i19 %sext_ln72_116

]]></Node>
<StgValue><ssdm name="sub_ln72_17"/></StgValue>
</operation>

<operation id="2090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:437 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:438 %shl_ln72_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_46"/></StgValue>
</operation>

<operation id="2092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="19">
<![CDATA[
entry:439 %sext_ln72_120 = sext i19 %sub_ln72_17

]]></Node>
<StgValue><ssdm name="sext_ln72_120"/></StgValue>
</operation>

<operation id="2093" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:440 %add_ln72_24 = add i24 %shl_ln72_46, i24 %sext_ln72_120

]]></Node>
<StgValue><ssdm name="add_ln72_24"/></StgValue>
</operation>

<operation id="2094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="23" op_0_bw="16">
<![CDATA[
entry:442 %sext_ln72_121 = sext i16 %input_27_read

]]></Node>
<StgValue><ssdm name="sext_ln72_121"/></StgValue>
</operation>

<operation id="2095" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:445 %mul_ln72_15 = mul i21 %sext_ln72_123, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_15"/></StgValue>
</operation>

<operation id="2096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:446 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:447 %shl_ln72_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_47"/></StgValue>
</operation>

<operation id="2098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="21">
<![CDATA[
entry:448 %sext_ln72_124 = sext i21 %mul_ln72_15

]]></Node>
<StgValue><ssdm name="sext_ln72_124"/></StgValue>
</operation>

<operation id="2099" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:449 %add_ln72_25 = add i24 %shl_ln72_47, i24 %sext_ln72_124

]]></Node>
<StgValue><ssdm name="add_ln72_25"/></StgValue>
</operation>

<operation id="2100" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:454 %mul_ln72_16 = mul i24 %sext_ln72_125, i24 470

]]></Node>
<StgValue><ssdm name="mul_ln72_16"/></StgValue>
</operation>

<operation id="2101" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:458 %mul_ln72_17 = mul i24 %sext_ln72_94, i24 1123

]]></Node>
<StgValue><ssdm name="mul_ln72_17"/></StgValue>
</operation>

<operation id="2102" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:516 %add_ln72_35 = add i24 %shl_ln72_58, i24 %sext_ln72_138

]]></Node>
<StgValue><ssdm name="add_ln72_35"/></StgValue>
</operation>

<operation id="2103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="23" op_0_bw="16">
<![CDATA[
entry:519 %sext_ln72_140 = sext i16 %input_25_read

]]></Node>
<StgValue><ssdm name="sext_ln72_140"/></StgValue>
</operation>

<operation id="2104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:521 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:522 %shl_ln72_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_59"/></StgValue>
</operation>

<operation id="2106" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:523 %mul_ln72_26 = mul i24 %sext_ln72_139, i24 16776608

]]></Node>
<StgValue><ssdm name="mul_ln72_26"/></StgValue>
</operation>

<operation id="2107" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:524 %add_ln72_36 = add i24 %shl_ln72_59, i24 %mul_ln72_26

]]></Node>
<StgValue><ssdm name="add_ln72_36"/></StgValue>
</operation>

<operation id="2108" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:534 %mul_ln72_27 = mul i24 %sext_ln72_122, i24 16775984

]]></Node>
<StgValue><ssdm name="mul_ln72_27"/></StgValue>
</operation>

<operation id="2109" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:570 %add_ln72_45 = add i24 %shl_ln72_69, i24 %mul_ln72_35

]]></Node>
<StgValue><ssdm name="add_ln72_45"/></StgValue>
</operation>

<operation id="2110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="19" op_0_bw="16">
<![CDATA[
entry:575 %sext_ln72_146 = sext i16 %input_24_read

]]></Node>
<StgValue><ssdm name="sext_ln72_146"/></StgValue>
</operation>

<operation id="2111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:576 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:577 %shl_ln72_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_70"/></StgValue>
</operation>

<operation id="2113" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:578 %mul_ln72_36 = mul i24 %sext_ln72_143, i24 16776925

]]></Node>
<StgValue><ssdm name="mul_ln72_36"/></StgValue>
</operation>

<operation id="2114" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:579 %add_ln72_46 = add i24 %shl_ln72_70, i24 %mul_ln72_36

]]></Node>
<StgValue><ssdm name="add_ln72_46"/></StgValue>
</operation>

<operation id="2115" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:582 %mul_ln72_37 = mul i24 %sext_ln72_139, i24 16776525

]]></Node>
<StgValue><ssdm name="mul_ln72_37"/></StgValue>
</operation>

<operation id="2116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="16">
<![CDATA[
entry:584 %sext_ln72_147 = sext i16 %input_26_read

]]></Node>
<StgValue><ssdm name="sext_ln72_147"/></StgValue>
</operation>

<operation id="2117" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:587 %mul_ln72_38 = mul i24 %sext_ln72_147, i24 196

]]></Node>
<StgValue><ssdm name="mul_ln72_38"/></StgValue>
</operation>

<operation id="2118" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:646 %add_ln72_57 = add i24 %shl_ln72_85, i24 %mul_ln72_45

]]></Node>
<StgValue><ssdm name="add_ln72_57"/></StgValue>
</operation>

<operation id="2119" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:647 %mul_ln72_46 = mul i23 %sext_ln72_49, i23 37

]]></Node>
<StgValue><ssdm name="mul_ln72_46"/></StgValue>
</operation>

<operation id="2120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:648 %tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_57, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:649 %shl_ln72_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_86"/></StgValue>
</operation>

<operation id="2122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="23">
<![CDATA[
entry:650 %sext_ln72_157 = sext i23 %mul_ln72_46

]]></Node>
<StgValue><ssdm name="sext_ln72_157"/></StgValue>
</operation>

<operation id="2123" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:651 %add_ln72_58 = add i24 %shl_ln72_86, i24 %sext_ln72_157

]]></Node>
<StgValue><ssdm name="add_ln72_58"/></StgValue>
</operation>

<operation id="2124" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:659 %mul_ln72_47 = mul i24 %sext_ln72_143, i24 16777106

]]></Node>
<StgValue><ssdm name="mul_ln72_47"/></StgValue>
</operation>

<operation id="2125" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:663 %mul_ln72_48 = mul i23 %sext_ln72_66, i23 44

]]></Node>
<StgValue><ssdm name="mul_ln72_48"/></StgValue>
</operation>

<operation id="2126" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:718 %add_ln72_69 = add i24 %shl_ln72_97, i24 %mul_ln72_57

]]></Node>
<StgValue><ssdm name="add_ln72_69"/></StgValue>
</operation>

<operation id="2127" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:719 %mul_ln72_58 = mul i24 %sext_ln72_46, i24 16777071

]]></Node>
<StgValue><ssdm name="mul_ln72_58"/></StgValue>
</operation>

<operation id="2128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:720 %tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_69, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:721 %shl_ln72_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_98"/></StgValue>
</operation>

<operation id="2130" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:722 %add_ln72_70 = add i24 %shl_ln72_98, i24 %mul_ln72_58

]]></Node>
<StgValue><ssdm name="add_ln72_70"/></StgValue>
</operation>

<operation id="2131" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:733 %mul_ln72_59 = mul i24 %sext_ln72_147, i24 16776892

]]></Node>
<StgValue><ssdm name="mul_ln72_59"/></StgValue>
</operation>

<operation id="2132" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:797 %add_ln72_83 = add i24 %shl_ln72_113, i24 %mul_ln72_71

]]></Node>
<StgValue><ssdm name="add_ln72_83"/></StgValue>
</operation>

<operation id="2133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:802 %tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_83, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="2134" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:807 %mul_ln72_72 = mul i24 %sext_ln72_125, i24 16775578

]]></Node>
<StgValue><ssdm name="mul_ln72_72"/></StgValue>
</operation>

<operation id="2135" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:809 %mul_ln72_73 = mul i24 %sext_ln72_94, i24 16777005

]]></Node>
<StgValue><ssdm name="mul_ln72_73"/></StgValue>
</operation>

<operation id="2136" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:847 %add_ln72_93 = add i24 %shl_ln72_125, i24 %mul_ln72_81

]]></Node>
<StgValue><ssdm name="add_ln72_93"/></StgValue>
</operation>

<operation id="2137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:848 %shl_ln72_126 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_20_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_126"/></StgValue>
</operation>

<operation id="2138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="23" op_0_bw="22">
<![CDATA[
entry:849 %sext_ln72_182 = sext i22 %shl_ln72_126

]]></Node>
<StgValue><ssdm name="sext_ln72_182"/></StgValue>
</operation>

<operation id="2139" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:850 %sub_ln72_27 = sub i23 0, i23 %sext_ln72_182

]]></Node>
<StgValue><ssdm name="sub_ln72_27"/></StgValue>
</operation>

<operation id="2140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="24" op_0_bw="20">
<![CDATA[
entry:852 %sext_ln72_183 = sext i20 %shl_ln72_127

]]></Node>
<StgValue><ssdm name="sext_ln72_183"/></StgValue>
</operation>

<operation id="2141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="23" op_0_bw="20">
<![CDATA[
entry:854 %sext_ln72_185 = sext i20 %shl_ln72_127

]]></Node>
<StgValue><ssdm name="sext_ln72_185"/></StgValue>
</operation>

<operation id="2142" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:855 %sub_ln72_28 = sub i23 %sub_ln72_27, i23 %sext_ln72_185

]]></Node>
<StgValue><ssdm name="sub_ln72_28"/></StgValue>
</operation>

<operation id="2143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:856 %tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_93, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:857 %shl_ln72_128 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_128"/></StgValue>
</operation>

<operation id="2145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="24" op_0_bw="23">
<![CDATA[
entry:858 %sext_ln72_186 = sext i23 %sub_ln72_28

]]></Node>
<StgValue><ssdm name="sext_ln72_186"/></StgValue>
</operation>

<operation id="2146" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:859 %add_ln72_94 = add i24 %shl_ln72_128, i24 %sext_ln72_186

]]></Node>
<StgValue><ssdm name="add_ln72_94"/></StgValue>
</operation>

<operation id="2147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:860 %tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_94, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2148" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:862 %mul_ln72_82 = mul i24 %sext_ln72_59, i24 16777077

]]></Node>
<StgValue><ssdm name="mul_ln72_82"/></StgValue>
</operation>

<operation id="2149" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:866 %mul_ln72_83 = mul i24 %sext_ln72_73, i24 16776884

]]></Node>
<StgValue><ssdm name="mul_ln72_83"/></StgValue>
</operation>

<operation id="2150" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:899 %add_ln72_101 = add i24 %shl_ln72_135, i24 %mul_ln72_89

]]></Node>
<StgValue><ssdm name="add_ln72_101"/></StgValue>
</operation>

<operation id="2151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:900 %tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_101, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:901 %shl_ln72_136 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_136"/></StgValue>
</operation>

<operation id="2153" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:902 %mul_ln72_90 = mul i24 %sext_ln72_59, i24 156

]]></Node>
<StgValue><ssdm name="mul_ln72_90"/></StgValue>
</operation>

<operation id="2154" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:903 %add_ln72_102 = add i24 %shl_ln72_136, i24 %mul_ln72_90

]]></Node>
<StgValue><ssdm name="add_ln72_102"/></StgValue>
</operation>

<operation id="2155" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:906 %mul_ln72_91 = mul i24 %sext_ln72_139, i24 852

]]></Node>
<StgValue><ssdm name="mul_ln72_91"/></StgValue>
</operation>

<operation id="2156" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:913 %mul_ln72_92 = mul i24 %sext_ln72_192, i24 16775596

]]></Node>
<StgValue><ssdm name="mul_ln72_92"/></StgValue>
</operation>

<operation id="2157" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:945 %add_ln72_109 = add i24 %shl_ln72_143, i24 %mul_ln72_98

]]></Node>
<StgValue><ssdm name="add_ln72_109"/></StgValue>
</operation>

<operation id="2158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:946 %shl_ln72_144 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_21_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_144"/></StgValue>
</operation>

<operation id="2159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="21" op_0_bw="20">
<![CDATA[
entry:947 %sext_ln72_196 = sext i20 %shl_ln72_144

]]></Node>
<StgValue><ssdm name="sext_ln72_196"/></StgValue>
</operation>

<operation id="2160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="21" op_0_bw="18">
<![CDATA[
entry:950 %sext_ln72_198 = sext i18 %shl_ln72_145

]]></Node>
<StgValue><ssdm name="sext_ln72_198"/></StgValue>
</operation>

<operation id="2161" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:951 %sub_ln72_29 = sub i21 %sext_ln72_196, i21 %sext_ln72_198

]]></Node>
<StgValue><ssdm name="sub_ln72_29"/></StgValue>
</operation>

<operation id="2162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:952 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_109, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:953 %shl_ln72_146 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_146"/></StgValue>
</operation>

<operation id="2164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="24" op_0_bw="21">
<![CDATA[
entry:954 %sext_ln72_199 = sext i21 %sub_ln72_29

]]></Node>
<StgValue><ssdm name="sext_ln72_199"/></StgValue>
</operation>

<operation id="2165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:955 %add_ln72_110 = add i24 %shl_ln72_146, i24 %sext_ln72_199

]]></Node>
<StgValue><ssdm name="add_ln72_110"/></StgValue>
</operation>

<operation id="2166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:957 %tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_110, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2167" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:963 %mul_ln72_99 = mul i24 %sext_ln72_192, i24 16774702

]]></Node>
<StgValue><ssdm name="mul_ln72_99"/></StgValue>
</operation>

<operation id="2168" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:967 %mul_ln72_100 = mul i24 %sext_ln72_94, i24 2019

]]></Node>
<StgValue><ssdm name="mul_ln72_100"/></StgValue>
</operation>

<operation id="2169" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:995 %add_ln72_118 = add i24 %shl_ln72_154, i24 %mul_ln72_105

]]></Node>
<StgValue><ssdm name="add_ln72_118"/></StgValue>
</operation>

<operation id="2170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:996 %shl_ln72_155 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_22_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_155"/></StgValue>
</operation>

<operation id="2171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="21" op_0_bw="20">
<![CDATA[
entry:997 %sext_ln72_202 = sext i20 %shl_ln72_155

]]></Node>
<StgValue><ssdm name="sext_ln72_202"/></StgValue>
</operation>

<operation id="2172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:998 %shl_ln72_156 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_22_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_156"/></StgValue>
</operation>

<operation id="2173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="19" op_0_bw="18">
<![CDATA[
entry:999 %sext_ln72_203 = sext i18 %shl_ln72_156

]]></Node>
<StgValue><ssdm name="sext_ln72_203"/></StgValue>
</operation>

<operation id="2174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="21" op_0_bw="18">
<![CDATA[
entry:1000 %sext_ln72_204 = sext i18 %shl_ln72_156

]]></Node>
<StgValue><ssdm name="sext_ln72_204"/></StgValue>
</operation>

<operation id="2175" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1001 %sub_ln72_31 = sub i21 %sext_ln72_204, i21 %sext_ln72_202

]]></Node>
<StgValue><ssdm name="sub_ln72_31"/></StgValue>
</operation>

<operation id="2176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1002 %tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_118, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1003 %shl_ln72_157 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_157"/></StgValue>
</operation>

<operation id="2178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="24" op_0_bw="21">
<![CDATA[
entry:1004 %sext_ln72_205 = sext i21 %sub_ln72_31

]]></Node>
<StgValue><ssdm name="sext_ln72_205"/></StgValue>
</operation>

<operation id="2179" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1005 %add_ln72_119 = add i24 %shl_ln72_157, i24 %sext_ln72_205

]]></Node>
<StgValue><ssdm name="add_ln72_119"/></StgValue>
</operation>

<operation id="2180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1006 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_119, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1007 %shl_ln72_158 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_158"/></StgValue>
</operation>

<operation id="2182" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1008 %mul_ln72_106 = mul i24 %sext_ln72_139, i24 284

]]></Node>
<StgValue><ssdm name="mul_ln72_106"/></StgValue>
</operation>

<operation id="2183" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1009 %add_ln72_120 = add i24 %shl_ln72_158, i24 %mul_ln72_106

]]></Node>
<StgValue><ssdm name="add_ln72_120"/></StgValue>
</operation>

<operation id="2184" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1010 %mul_ln72_107 = mul i24 %sext_ln72_192, i24 16777063

]]></Node>
<StgValue><ssdm name="mul_ln72_107"/></StgValue>
</operation>

<operation id="2185" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1014 %mul_ln72_108 = mul i24 %sext_ln72_73, i24 134

]]></Node>
<StgValue><ssdm name="mul_ln72_108"/></StgValue>
</operation>

<operation id="2186" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1082 %add_ln72_134 = add i24 %shl_ln72_177, i24 %mul_ln72_118

]]></Node>
<StgValue><ssdm name="add_ln72_134"/></StgValue>
</operation>

<operation id="2187" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1083 %mul_ln72_119 = mul i24 %sext_ln72_188, i24 69

]]></Node>
<StgValue><ssdm name="mul_ln72_119"/></StgValue>
</operation>

<operation id="2188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1084 %tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_134, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1085 %shl_ln72_178 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_136, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_178"/></StgValue>
</operation>

<operation id="2190" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1086 %add_ln72_135 = add i24 %shl_ln72_178, i24 %mul_ln72_119

]]></Node>
<StgValue><ssdm name="add_ln72_135"/></StgValue>
</operation>

<operation id="2191" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1089 %mul_ln72_120 = mul i24 %sext_ln72_161, i24 772

]]></Node>
<StgValue><ssdm name="mul_ln72_120"/></StgValue>
</operation>

<operation id="2192" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1109 %add_ln72_139 = add i24 %shl_ln72_182, i24 %mul_ln72_124

]]></Node>
<StgValue><ssdm name="add_ln72_139"/></StgValue>
</operation>

<operation id="2193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1110 %shl_ln72_183 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_24_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_183"/></StgValue>
</operation>

<operation id="2194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="19" op_0_bw="18">
<![CDATA[
entry:1111 %sext_ln72_209 = sext i18 %shl_ln72_183

]]></Node>
<StgValue><ssdm name="sext_ln72_209"/></StgValue>
</operation>

<operation id="2195" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:1112 %sub_ln72_34 = sub i19 %sext_ln72_209, i19 %sext_ln72_146

]]></Node>
<StgValue><ssdm name="sub_ln72_34"/></StgValue>
</operation>

<operation id="2196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1113 %tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_139, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1114 %shl_ln72_184 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_141, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_184"/></StgValue>
</operation>

<operation id="2198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="24" op_0_bw="19">
<![CDATA[
entry:1115 %sext_ln72_210 = sext i19 %sub_ln72_34

]]></Node>
<StgValue><ssdm name="sext_ln72_210"/></StgValue>
</operation>

<operation id="2199" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1116 %add_ln72_140 = add i24 %shl_ln72_184, i24 %sext_ln72_210

]]></Node>
<StgValue><ssdm name="add_ln72_140"/></StgValue>
</operation>

<operation id="2200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1117 %tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_140, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1118 %shl_ln72_185 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_142, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_185"/></StgValue>
</operation>

<operation id="2202" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1119 %mul_ln72_125 = mul i24 %sext_ln72_139, i24 16776789

]]></Node>
<StgValue><ssdm name="mul_ln72_125"/></StgValue>
</operation>

<operation id="2203" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1120 %add_ln72_141 = add i24 %shl_ln72_185, i24 %mul_ln72_125

]]></Node>
<StgValue><ssdm name="add_ln72_141"/></StgValue>
</operation>

<operation id="2204" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1121 %mul_ln72_126 = mul i24 %sext_ln72_192, i24 923

]]></Node>
<StgValue><ssdm name="mul_ln72_126"/></StgValue>
</operation>

<operation id="2205" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1127 %mul_ln72_127 = mul i24 %sext_ln72_73, i24 16773378

]]></Node>
<StgValue><ssdm name="mul_ln72_127"/></StgValue>
</operation>

<operation id="2206" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1152 %add_ln72_147 = add i24 %shl_ln72_191, i24 %mul_ln72_131

]]></Node>
<StgValue><ssdm name="add_ln72_147"/></StgValue>
</operation>

<operation id="2207" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1153 %mul_ln72_132 = mul i24 %sext_ln72_53, i24 363

]]></Node>
<StgValue><ssdm name="mul_ln72_132"/></StgValue>
</operation>

<operation id="2208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1154 %tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_147, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1155 %shl_ln72_192 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_149, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_192"/></StgValue>
</operation>

<operation id="2210" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1156 %add_ln72_148 = add i24 %shl_ln72_192, i24 %mul_ln72_132

]]></Node>
<StgValue><ssdm name="add_ln72_148"/></StgValue>
</operation>

<operation id="2211" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1167 %mul_ln72_133 = mul i24 %sext_ln72_177, i24 119

]]></Node>
<StgValue><ssdm name="mul_ln72_133"/></StgValue>
</operation>

<operation id="2212" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1212 %add_ln72_157 = add i24 %shl_ln72_204, i24 %mul_ln72_140

]]></Node>
<StgValue><ssdm name="add_ln72_157"/></StgValue>
</operation>

<operation id="2213" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1213 %mul_ln72_141 = mul i24 %sext_ln72_125, i24 2094

]]></Node>
<StgValue><ssdm name="mul_ln72_141"/></StgValue>
</operation>

<operation id="2214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1214 %tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_157, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1215 %shl_ln72_205 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_159, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_205"/></StgValue>
</operation>

<operation id="2216" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1216 %add_ln72_158 = add i24 %shl_ln72_205, i24 %mul_ln72_141

]]></Node>
<StgValue><ssdm name="add_ln72_158"/></StgValue>
</operation>

<operation id="2217" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1219 %mul_ln72_142 = mul i24 %sext_ln72_94, i24 1708

]]></Node>
<StgValue><ssdm name="mul_ln72_142"/></StgValue>
</operation>

<operation id="2218" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1221 %mul_ln72_143 = mul i24 %sext_ln72_100, i24 16777102

]]></Node>
<StgValue><ssdm name="mul_ln72_143"/></StgValue>
</operation>

<operation id="2219" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1262 %add_ln72_166 = add i24 %shl_ln72_214, i24 %mul_ln72_149

]]></Node>
<StgValue><ssdm name="add_ln72_166"/></StgValue>
</operation>

<operation id="2220" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1263 %mul_ln72_150 = mul i21 %sext_ln72_61, i21 13

]]></Node>
<StgValue><ssdm name="mul_ln72_150"/></StgValue>
</operation>

<operation id="2221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1264 %tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_166, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1265 %shl_ln72_215 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_168, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_215"/></StgValue>
</operation>

<operation id="2223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="24" op_0_bw="21">
<![CDATA[
entry:1266 %sext_ln72_224 = sext i21 %mul_ln72_150

]]></Node>
<StgValue><ssdm name="sext_ln72_224"/></StgValue>
</operation>

<operation id="2224" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1267 %add_ln72_167 = add i24 %shl_ln72_215, i24 %sext_ln72_224

]]></Node>
<StgValue><ssdm name="add_ln72_167"/></StgValue>
</operation>

<operation id="2225" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1268 %mul_ln72_151 = mul i24 %sext_ln72_192, i24 16776887

]]></Node>
<StgValue><ssdm name="mul_ln72_151"/></StgValue>
</operation>

<operation id="2226" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1316 %add_ln72_176 = add i24 %shl_ln72_225, i24 %mul_ln72_159

]]></Node>
<StgValue><ssdm name="add_ln72_176"/></StgValue>
</operation>

<operation id="2227" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1317 %mul_ln72_160 = mul i23 %sext_ln72_13, i23 8388559

]]></Node>
<StgValue><ssdm name="mul_ln72_160"/></StgValue>
</operation>

<operation id="2228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1318 %tmp_178 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_176, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1319 %shl_ln72_226 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_178, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_226"/></StgValue>
</operation>

<operation id="2230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="24" op_0_bw="23">
<![CDATA[
entry:1320 %sext_ln72_229 = sext i23 %mul_ln72_160

]]></Node>
<StgValue><ssdm name="sext_ln72_229"/></StgValue>
</operation>

<operation id="2231" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1321 %add_ln72_177 = add i24 %shl_ln72_226, i24 %sext_ln72_229

]]></Node>
<StgValue><ssdm name="add_ln72_177"/></StgValue>
</operation>

<operation id="2232" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1324 %mul_ln72_161 = mul i24 %sext_ln72_114, i24 422

]]></Node>
<StgValue><ssdm name="mul_ln72_161"/></StgValue>
</operation>

<operation id="2233" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1326 %mul_ln72_162 = mul i24 %sext_ln72_79, i24 189

]]></Node>
<StgValue><ssdm name="mul_ln72_162"/></StgValue>
</operation>

<operation id="2234" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1384 %mul_ln72_168 = mul i22 %sext_ln72_145, i22 4194277

]]></Node>
<StgValue><ssdm name="mul_ln72_168"/></StgValue>
</operation>

<operation id="2235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1386 %shl_ln72_240 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_189, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_240"/></StgValue>
</operation>

<operation id="2236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="24" op_0_bw="22">
<![CDATA[
entry:1387 %sext_ln72_240 = sext i22 %mul_ln72_168

]]></Node>
<StgValue><ssdm name="sext_ln72_240"/></StgValue>
</operation>

<operation id="2237" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1388 %add_ln72_188 = add i24 %shl_ln72_240, i24 %sext_ln72_240

]]></Node>
<StgValue><ssdm name="add_ln72_188"/></StgValue>
</operation>

<operation id="2238" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1389 %mul_ln72_169 = mul i24 %sext_ln72_192, i24 97

]]></Node>
<StgValue><ssdm name="mul_ln72_169"/></StgValue>
</operation>

<operation id="2239" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1393 %mul_ln72_170 = mul i23 %sext_ln72_76, i23 55

]]></Node>
<StgValue><ssdm name="mul_ln72_170"/></StgValue>
</operation>

<operation id="2240" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1438 %mul_ln72_176 = mul i23 %sext_ln72_13, i23 45

]]></Node>
<StgValue><ssdm name="mul_ln72_176"/></StgValue>
</operation>

<operation id="2241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1440 %shl_ln72_250 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_200, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_250"/></StgValue>
</operation>

<operation id="2242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="24" op_0_bw="23">
<![CDATA[
entry:1441 %sext_ln72_247 = sext i23 %mul_ln72_176

]]></Node>
<StgValue><ssdm name="sext_ln72_247"/></StgValue>
</operation>

<operation id="2243" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1442 %add_ln72_198 = add i24 %shl_ln72_250, i24 %sext_ln72_247

]]></Node>
<StgValue><ssdm name="add_ln72_198"/></StgValue>
</operation>

<operation id="2244" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1445 %mul_ln72_177 = mul i24 %sext_ln72_192, i24 16773525

]]></Node>
<StgValue><ssdm name="mul_ln72_177"/></StgValue>
</operation>

<operation id="2245" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1533 %add_ln72_213 = add i24 %shl_ln72_269, i24 %sext_ln72_258

]]></Node>
<StgValue><ssdm name="add_ln72_213"/></StgValue>
</operation>

<operation id="2246" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1534 %mul_ln72_190 = mul i22 %sext_ln72_48, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_190"/></StgValue>
</operation>

<operation id="2247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1535 %tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_213, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1536 %shl_ln72_270 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_216, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_270"/></StgValue>
</operation>

<operation id="2249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="24" op_0_bw="22">
<![CDATA[
entry:1537 %sext_ln72_259 = sext i22 %mul_ln72_190

]]></Node>
<StgValue><ssdm name="sext_ln72_259"/></StgValue>
</operation>

<operation id="2250" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1538 %add_ln72_214 = add i24 %shl_ln72_270, i24 %sext_ln72_259

]]></Node>
<StgValue><ssdm name="add_ln72_214"/></StgValue>
</operation>

<operation id="2251" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1541 %mul_ln72_191 = mul i24 %sext_ln72_177, i24 579

]]></Node>
<StgValue><ssdm name="mul_ln72_191"/></StgValue>
</operation>

<operation id="2252" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1545 %mul_ln72_192 = mul i24 %sext_ln72_100, i24 16776351

]]></Node>
<StgValue><ssdm name="mul_ln72_192"/></StgValue>
</operation>

<operation id="2253" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1592 %add_ln72_223 = add i24 %shl_ln72_280, i24 %sext_ln72_268

]]></Node>
<StgValue><ssdm name="add_ln72_223"/></StgValue>
</operation>

<operation id="2254" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1593 %mul_ln72_198 = mul i21 %sext_ln72_75, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_198"/></StgValue>
</operation>

<operation id="2255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1594 %tmp_227 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_223, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1595 %shl_ln72_281 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_227, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_281"/></StgValue>
</operation>

<operation id="2257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="24" op_0_bw="21">
<![CDATA[
entry:1596 %sext_ln72_269 = sext i21 %mul_ln72_198

]]></Node>
<StgValue><ssdm name="sext_ln72_269"/></StgValue>
</operation>

<operation id="2258" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1597 %add_ln72_224 = add i24 %shl_ln72_281, i24 %sext_ln72_269

]]></Node>
<StgValue><ssdm name="add_ln72_224"/></StgValue>
</operation>

<operation id="2259" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1598 %mul_ln72_199 = mul i21 %sext_ln72_93, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_199"/></StgValue>
</operation>

<operation id="2260" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1613 %add_ln72_226 = add i23 %sext_ln72_271, i23 %sext_ln72_272

]]></Node>
<StgValue><ssdm name="add_ln72_226"/></StgValue>
</operation>

<operation id="2261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:1614 %shl_ln72_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_15_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_4"/></StgValue>
</operation>

<operation id="2262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1615 %tmp_230 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %add_ln72_226, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:1616 %tmp_231 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_230, i8 0

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="24" op_0_bw="23">
<![CDATA[
entry:1617 %sext_ln72_285 = sext i23 %tmp_231

]]></Node>
<StgValue><ssdm name="sext_ln72_285"/></StgValue>
</operation>

<operation id="2265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="24" op_0_bw="17">
<![CDATA[
entry:1618 %sext_ln72_273 = sext i17 %shl_ln72_4

]]></Node>
<StgValue><ssdm name="sext_ln72_273"/></StgValue>
</operation>

<operation id="2266" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1619 %add_ln72_227 = add i24 %sext_ln72_285, i24 %sext_ln72_273

]]></Node>
<StgValue><ssdm name="add_ln72_227"/></StgValue>
</operation>

<operation id="2267" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1620 %mul_ln72_202 = mul i23 %sext_ln72_70, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_202"/></StgValue>
</operation>

<operation id="2268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1621 %tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_227, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1622 %shl_ln72_283 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_232, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_283"/></StgValue>
</operation>

<operation id="2270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="24" op_0_bw="23">
<![CDATA[
entry:1623 %sext_ln72_274 = sext i23 %mul_ln72_202

]]></Node>
<StgValue><ssdm name="sext_ln72_274"/></StgValue>
</operation>

<operation id="2271" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1624 %add_ln72_228 = add i24 %shl_ln72_283, i24 %sext_ln72_274

]]></Node>
<StgValue><ssdm name="add_ln72_228"/></StgValue>
</operation>

<operation id="2272" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1658 %add_ln72_234 = add i24 %shl_ln72_289, i24 %sext_ln72_277

]]></Node>
<StgValue><ssdm name="add_ln72_234"/></StgValue>
</operation>

<operation id="2273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1659 %tmp_239 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_234, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1660 %shl_ln72_290 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_239, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_290"/></StgValue>
</operation>

<operation id="2275" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1661 %mul_ln72_208 = mul i24 %sext_ln72_122, i24 1428

]]></Node>
<StgValue><ssdm name="mul_ln72_208"/></StgValue>
</operation>

<operation id="2276" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1662 %add_ln72_235 = add i24 %shl_ln72_290, i24 %mul_ln72_208

]]></Node>
<StgValue><ssdm name="add_ln72_235"/></StgValue>
</operation>

<operation id="2277" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1665 %mul_ln72_209 = mul i24 %sext_ln72_69, i24 994

]]></Node>
<StgValue><ssdm name="mul_ln72_209"/></StgValue>
</operation>

<operation id="2278" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1667 %mul_ln72_210 = mul i24 %sext_ln72_192, i24 16772644

]]></Node>
<StgValue><ssdm name="mul_ln72_210"/></StgValue>
</operation>

<operation id="2279" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1706 %add_ln72_244 = add i24 %shl_ln72_298, i24 %mul_ln72_218

]]></Node>
<StgValue><ssdm name="add_ln72_244"/></StgValue>
</operation>

<operation id="2280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1707 %tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_244, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1708 %shl_ln72_299 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_249, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_299"/></StgValue>
</operation>

<operation id="2282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="24" op_0_bw="18">
<![CDATA[
entry:1709 %sext_ln72_279 = sext i18 %shl_ln72_156

]]></Node>
<StgValue><ssdm name="sext_ln72_279"/></StgValue>
</operation>

<operation id="2283" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1710 %add_ln72_245 = add i24 %shl_ln72_299, i24 %sext_ln72_279

]]></Node>
<StgValue><ssdm name="add_ln72_245"/></StgValue>
</operation>

<operation id="2284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1716 %tmp_250 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_245, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2285" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1722 %mul_ln72_219 = mul i24 %sext_ln72_122, i24 1289

]]></Node>
<StgValue><ssdm name="mul_ln72_219"/></StgValue>
</operation>

<operation id="2286" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1724 %mul_ln72_220 = mul i24 %sext_ln72_73, i24 16776107

]]></Node>
<StgValue><ssdm name="mul_ln72_220"/></StgValue>
</operation>

<operation id="2287" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1781 %add_ln72_254 = add i24 %shl_ln72_315, i24 %sext_ln72_295

]]></Node>
<StgValue><ssdm name="add_ln72_254"/></StgValue>
</operation>

<operation id="2288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1785 %tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_254, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1786 %shl_ln72_317 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_260, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_317"/></StgValue>
</operation>

<operation id="2290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="24" op_0_bw="22">
<![CDATA[
entry:1787 %sext_ln72_297 = sext i22 %sub_ln72_60

]]></Node>
<StgValue><ssdm name="sext_ln72_297"/></StgValue>
</operation>

<operation id="2291" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1788 %add_ln72_255 = add i24 %shl_ln72_317, i24 %sext_ln72_297

]]></Node>
<StgValue><ssdm name="add_ln72_255"/></StgValue>
</operation>

<operation id="2292" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1789 %mul_ln72_224 = mul i22 %sext_ln72_74, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_224"/></StgValue>
</operation>

<operation id="2293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1790 %tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_255, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2294" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1849 %add_ln72_266 = add i24 %shl_ln72_329, i24 %mul_ln72_233

]]></Node>
<StgValue><ssdm name="add_ln72_266"/></StgValue>
</operation>

<operation id="2295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1850 %tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_266, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2296" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1852 %mul_ln72_234 = mul i24 %sext_ln72_139, i24 625

]]></Node>
<StgValue><ssdm name="mul_ln72_234"/></StgValue>
</operation>

<operation id="2297" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1854 %mul_ln72_235 = mul i23 %sext_ln72_66, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_235"/></StgValue>
</operation>

<operation id="2298" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1893 %add_ln72_275 = add i24 %shl_ln72_338, i24 %mul_ln72_243

]]></Node>
<StgValue><ssdm name="add_ln72_275"/></StgValue>
</operation>

<operation id="2299" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1894 %sub_ln72_123 = sub i21 %sext_ln72_47, i21 %sext_ln72_196

]]></Node>
<StgValue><ssdm name="sub_ln72_123"/></StgValue>
</operation>

<operation id="2300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1895 %tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_275, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1896 %shl_ln72_339 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_281, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_339"/></StgValue>
</operation>

<operation id="2302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="24" op_0_bw="21">
<![CDATA[
entry:1897 %sext_ln72_308 = sext i21 %sub_ln72_123

]]></Node>
<StgValue><ssdm name="sext_ln72_308"/></StgValue>
</operation>

<operation id="2303" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1898 %add_ln72_276 = add i24 %shl_ln72_339, i24 %sext_ln72_308

]]></Node>
<StgValue><ssdm name="add_ln72_276"/></StgValue>
</operation>

<operation id="2304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1899 %tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_276, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1900 %shl_ln72_340 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_282, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_340"/></StgValue>
</operation>

<operation id="2306" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1901 %mul_ln72_244 = mul i24 %sext_ln72_143, i24 16776950

]]></Node>
<StgValue><ssdm name="mul_ln72_244"/></StgValue>
</operation>

<operation id="2307" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1902 %add_ln72_277 = add i24 %shl_ln72_340, i24 %mul_ln72_244

]]></Node>
<StgValue><ssdm name="add_ln72_277"/></StgValue>
</operation>

<operation id="2308" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1905 %mul_ln72_245 = mul i24 %sext_ln72_139, i24 276

]]></Node>
<StgValue><ssdm name="mul_ln72_245"/></StgValue>
</operation>

<operation id="2309" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1907 %mul_ln72_246 = mul i24 %sext_ln72_122, i24 16774950

]]></Node>
<StgValue><ssdm name="mul_ln72_246"/></StgValue>
</operation>

<operation id="2310" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1955 %add_ln72_287 = add i24 %shl_ln72_352, i24 %sext_ln72_312

]]></Node>
<StgValue><ssdm name="add_ln72_287"/></StgValue>
</operation>

<operation id="2311" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1956 %mul_ln72_255 = mul i23 %sext_ln72_169, i23 8388547

]]></Node>
<StgValue><ssdm name="mul_ln72_255"/></StgValue>
</operation>

<operation id="2312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1957 %tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_287, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1958 %shl_ln72_353 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_293, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_353"/></StgValue>
</operation>

<operation id="2314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="24" op_0_bw="23">
<![CDATA[
entry:1959 %sext_ln72_313 = sext i23 %mul_ln72_255

]]></Node>
<StgValue><ssdm name="sext_ln72_313"/></StgValue>
</operation>

<operation id="2315" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1960 %add_ln72_288 = add i24 %shl_ln72_353, i24 %sext_ln72_313

]]></Node>
<StgValue><ssdm name="add_ln72_288"/></StgValue>
</operation>

<operation id="2316" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1963 %mul_ln72_256 = mul i24 %sext_ln72_147, i24 16776636

]]></Node>
<StgValue><ssdm name="mul_ln72_256"/></StgValue>
</operation>

<operation id="2317" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2011 %add_ln72_299 = add i24 %shl_ln72_364, i24 %mul_ln72_267

]]></Node>
<StgValue><ssdm name="add_ln72_299"/></StgValue>
</operation>

<operation id="2318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2012 %tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_299, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2013 %shl_ln72_365 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_305, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_365"/></StgValue>
</operation>

<operation id="2320" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2014 %mul_ln72_268 = mul i24 %sext_ln72_168, i24 16772265

]]></Node>
<StgValue><ssdm name="mul_ln72_268"/></StgValue>
</operation>

<operation id="2321" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2015 %add_ln72_300 = add i24 %shl_ln72_365, i24 %mul_ln72_268

]]></Node>
<StgValue><ssdm name="add_ln72_300"/></StgValue>
</operation>

<operation id="2322" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2016 %sub_ln72_64 = sub i21 %sext_ln72_198, i21 %sext_ln72_196

]]></Node>
<StgValue><ssdm name="sub_ln72_64"/></StgValue>
</operation>

<operation id="2323" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2023 %mul_ln72_269 = mul i24 %sext_ln72_59, i24 217

]]></Node>
<StgValue><ssdm name="mul_ln72_269"/></StgValue>
</operation>

<operation id="2324" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2085 %add_ln72_312 = add i24 %shl_ln72_379, i24 %mul_ln72_277

]]></Node>
<StgValue><ssdm name="add_ln72_312"/></StgValue>
</operation>

<operation id="2325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2086 %tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_312, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2087 %shl_ln72_380 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_319, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_380"/></StgValue>
</operation>

<operation id="2327" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2088 %mul_ln72_278 = mul i24 %sext_ln72_168, i24 16775437

]]></Node>
<StgValue><ssdm name="mul_ln72_278"/></StgValue>
</operation>

<operation id="2328" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2089 %add_ln72_313 = add i24 %shl_ln72_380, i24 %mul_ln72_278

]]></Node>
<StgValue><ssdm name="add_ln72_313"/></StgValue>
</operation>

<operation id="2329" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2090 %mul_ln72_279 = mul i24 %sext_ln72_46, i24 16774607

]]></Node>
<StgValue><ssdm name="mul_ln72_279"/></StgValue>
</operation>

<operation id="2330" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2094 %mul_ln72_280 = mul i24 %sext_ln72_143, i24 16771774

]]></Node>
<StgValue><ssdm name="mul_ln72_280"/></StgValue>
</operation>

<operation id="2331" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2147 %add_ln72_324 = add i24 %shl_ln72_392, i24 %mul_ln72_289

]]></Node>
<StgValue><ssdm name="add_ln72_324"/></StgValue>
</operation>

<operation id="2332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:2148 %shl_ln72_393 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_23_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_393"/></StgValue>
</operation>

<operation id="2333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="22" op_0_bw="21">
<![CDATA[
entry:2149 %sext_ln72_330 = sext i21 %shl_ln72_393

]]></Node>
<StgValue><ssdm name="sext_ln72_330"/></StgValue>
</operation>

<operation id="2334" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2150 %sub_ln72_69 = sub i22 0, i22 %sext_ln72_330

]]></Node>
<StgValue><ssdm name="sub_ln72_69"/></StgValue>
</operation>

<operation id="2335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:2151 %shl_ln72_394 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_23_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_394"/></StgValue>
</operation>

<operation id="2336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="20" op_0_bw="19">
<![CDATA[
entry:2152 %sext_ln72_331 = sext i19 %shl_ln72_394

]]></Node>
<StgValue><ssdm name="sext_ln72_331"/></StgValue>
</operation>

<operation id="2337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="22" op_0_bw="19">
<![CDATA[
entry:2153 %sext_ln72_332 = sext i19 %shl_ln72_394

]]></Node>
<StgValue><ssdm name="sext_ln72_332"/></StgValue>
</operation>

<operation id="2338" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2154 %sub_ln72_70 = sub i22 %sub_ln72_69, i22 %sext_ln72_332

]]></Node>
<StgValue><ssdm name="sub_ln72_70"/></StgValue>
</operation>

<operation id="2339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2155 %tmp_331 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_324, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2156 %shl_ln72_395 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_331, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_395"/></StgValue>
</operation>

<operation id="2341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="24" op_0_bw="22">
<![CDATA[
entry:2157 %sext_ln72_333 = sext i22 %sub_ln72_70

]]></Node>
<StgValue><ssdm name="sext_ln72_333"/></StgValue>
</operation>

<operation id="2342" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2158 %add_ln72_325 = add i24 %shl_ln72_395, i24 %sext_ln72_333

]]></Node>
<StgValue><ssdm name="add_ln72_325"/></StgValue>
</operation>

<operation id="2343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2159 %tmp_332 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_325, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2344" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2161 %mul_ln72_290 = mul i24 %sext_ln72_139, i24 524

]]></Node>
<StgValue><ssdm name="mul_ln72_290"/></StgValue>
</operation>

<operation id="2345" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2163 %mul_ln72_291 = mul i23 %sext_ln72_121, i23 8388571

]]></Node>
<StgValue><ssdm name="mul_ln72_291"/></StgValue>
</operation>

<operation id="2346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:2168 %tmp_334 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_30_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="22" op_0_bw="21">
<![CDATA[
entry:2169 %sext_ln72_335 = sext i21 %tmp_334

]]></Node>
<StgValue><ssdm name="sext_ln72_335"/></StgValue>
</operation>

<operation id="2348" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2170 %sub_ln72_124 = sub i22 %sext_ln72_74, i22 %sext_ln72_335

]]></Node>
<StgValue><ssdm name="sub_ln72_124"/></StgValue>
</operation>

<operation id="2349" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2214 %mul_ln72_296 = mul i21 %sext_ln72_8, i21 13

]]></Node>
<StgValue><ssdm name="mul_ln72_296"/></StgValue>
</operation>

<operation id="2350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2216 %shl_ln72_408 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_341, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_408"/></StgValue>
</operation>

<operation id="2351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="24" op_0_bw="21">
<![CDATA[
entry:2217 %sext_ln72_344 = sext i21 %mul_ln72_296

]]></Node>
<StgValue><ssdm name="sext_ln72_344"/></StgValue>
</operation>

<operation id="2352" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2218 %add_ln72_334 = add i24 %shl_ln72_408, i24 %sext_ln72_344

]]></Node>
<StgValue><ssdm name="add_ln72_334"/></StgValue>
</operation>

<operation id="2353" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2256 %add_ln72_340 = add i24 %shl_ln72_415, i24 %mul_ln72_301

]]></Node>
<StgValue><ssdm name="add_ln72_340"/></StgValue>
</operation>

<operation id="2354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2257 %tmp_349 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_340, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2258 %shl_ln72_416 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_349, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_416"/></StgValue>
</operation>

<operation id="2356" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2259 %mul_ln72_302 = mul i24 %sext_ln72_143, i24 949

]]></Node>
<StgValue><ssdm name="mul_ln72_302"/></StgValue>
</operation>

<operation id="2357" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2260 %add_ln72_341 = add i24 %shl_ln72_416, i24 %mul_ln72_302

]]></Node>
<StgValue><ssdm name="add_ln72_341"/></StgValue>
</operation>

<operation id="2358" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2263 %mul_ln72_303 = mul i24 %sext_ln72_192, i24 16774755

]]></Node>
<StgValue><ssdm name="mul_ln72_303"/></StgValue>
</operation>

<operation id="2359" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2265 %mul_ln72_304 = mul i24 %sext_ln72_73, i24 16772410

]]></Node>
<StgValue><ssdm name="mul_ln72_304"/></StgValue>
</operation>

<operation id="2360" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2309 %add_ln72_350 = add i24 %shl_ln72_427, i24 %mul_ln72_311

]]></Node>
<StgValue><ssdm name="add_ln72_350"/></StgValue>
</operation>

<operation id="2361" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:2310 %sub_ln72_74 = sub i19 0, i19 %sext_ln72_119

]]></Node>
<StgValue><ssdm name="sub_ln72_74"/></StgValue>
</operation>

<operation id="2362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2311 %tmp_359 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_350, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2312 %shl_ln72_428 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_359, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_428"/></StgValue>
</operation>

<operation id="2364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="24" op_0_bw="19">
<![CDATA[
entry:2313 %sext_ln72_354 = sext i19 %sub_ln72_74

]]></Node>
<StgValue><ssdm name="sext_ln72_354"/></StgValue>
</operation>

<operation id="2365" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2314 %add_ln72_351 = add i24 %shl_ln72_428, i24 %sext_ln72_354

]]></Node>
<StgValue><ssdm name="add_ln72_351"/></StgValue>
</operation>

<operation id="2366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2316 %tmp_360 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_351, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2367" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2320 %mul_ln72_312 = mul i22 %sext_ln72_63, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_312"/></StgValue>
</operation>

<operation id="2368" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2327 %mul_ln72_313 = mul i24 %sext_ln72_177, i24 530

]]></Node>
<StgValue><ssdm name="mul_ln72_313"/></StgValue>
</operation>

<operation id="2369" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2351 %add_ln72_358 = add i24 %shl_ln72_435, i24 %mul_ln72_318

]]></Node>
<StgValue><ssdm name="add_ln72_358"/></StgValue>
</operation>

<operation id="2370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2352 %shl_ln72_436 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_20_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_436"/></StgValue>
</operation>

<operation id="2371" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2353 %sub_ln72_75 = sub i24 %shl_ln72_436, i24 %sext_ln72_183

]]></Node>
<StgValue><ssdm name="sub_ln72_75"/></StgValue>
</operation>

<operation id="2372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2354 %tmp_367 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_358, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2355 %shl_ln72_437 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_367, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_437"/></StgValue>
</operation>

<operation id="2374" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2356 %add_ln72_359 = add i24 %shl_ln72_437, i24 %sub_ln72_75

]]></Node>
<StgValue><ssdm name="add_ln72_359"/></StgValue>
</operation>

<operation id="2375" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2357 %mul_ln72_319 = mul i24 %sext_ln72_69, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_319"/></StgValue>
</operation>

<operation id="2376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2358 %tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_359, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2377" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2361 %mul_ln72_320 = mul i22 %sext_ln72_74, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_320"/></StgValue>
</operation>

<operation id="2378" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2397 %add_ln72_367 = add i24 %shl_ln72_445, i24 %mul_ln72_326

]]></Node>
<StgValue><ssdm name="add_ln72_367"/></StgValue>
</operation>

<operation id="2379" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:2398 %add_ln72_562 = add i19 %sext_ln72_203, i19 %sext_ln72_54

]]></Node>
<StgValue><ssdm name="add_ln72_562"/></StgValue>
</operation>

<operation id="2380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2399 %tmp_376 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_367, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2400 %shl_ln72_446 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_376, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_446"/></StgValue>
</operation>

<operation id="2382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="24" op_0_bw="19">
<![CDATA[
entry:2401 %sext_ln72_360 = sext i19 %add_ln72_562

]]></Node>
<StgValue><ssdm name="sext_ln72_360"/></StgValue>
</operation>

<operation id="2383" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2402 %add_ln72_368 = add i24 %shl_ln72_446, i24 %sext_ln72_360

]]></Node>
<StgValue><ssdm name="add_ln72_368"/></StgValue>
</operation>

<operation id="2384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2403 %tmp_377 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_368, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2404 %shl_ln72_447 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_377, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_447"/></StgValue>
</operation>

<operation id="2386" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2405 %mul_ln72_327 = mul i24 %sext_ln72_143, i24 259

]]></Node>
<StgValue><ssdm name="mul_ln72_327"/></StgValue>
</operation>

<operation id="2387" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2406 %add_ln72_369 = add i24 %shl_ln72_447, i24 %mul_ln72_327

]]></Node>
<StgValue><ssdm name="add_ln72_369"/></StgValue>
</operation>

<operation id="2388" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2409 %mul_ln72_328 = mul i24 %sext_ln72_139, i24 765

]]></Node>
<StgValue><ssdm name="mul_ln72_328"/></StgValue>
</operation>

<operation id="2389" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2413 %mul_ln72_329 = mul i24 %sext_ln72_94, i24 1495

]]></Node>
<StgValue><ssdm name="mul_ln72_329"/></StgValue>
</operation>

<operation id="2390" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2445 %add_ln72_376 = add i24 %shl_ln72_454, i24 %mul_ln72_334

]]></Node>
<StgValue><ssdm name="add_ln72_376"/></StgValue>
</operation>

<operation id="2391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2446 %tmp_385 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_376, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2447 %shl_ln72_455 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_385, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_455"/></StgValue>
</operation>

<operation id="2393" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2448 %mul_ln72_335 = mul i24 %sext_ln72_35, i24 301

]]></Node>
<StgValue><ssdm name="mul_ln72_335"/></StgValue>
</operation>

<operation id="2394" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2449 %add_ln72_377 = add i24 %shl_ln72_455, i24 %mul_ln72_335

]]></Node>
<StgValue><ssdm name="add_ln72_377"/></StgValue>
</operation>

<operation id="2395" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2452 %mul_ln72_336 = mul i24 %sext_ln72_73, i24 3973

]]></Node>
<StgValue><ssdm name="mul_ln72_336"/></StgValue>
</operation>

<operation id="2396" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2456 %mul_ln72_337 = mul i24 %sext_ln72_79, i24 816

]]></Node>
<StgValue><ssdm name="mul_ln72_337"/></StgValue>
</operation>

<operation id="2397" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2495 %add_ln72_386 = add i24 %shl_ln72_463, i24 %mul_ln72_344

]]></Node>
<StgValue><ssdm name="add_ln72_386"/></StgValue>
</operation>

<operation id="2398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:2496 %shl_ln72_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_21_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_8"/></StgValue>
</operation>

<operation id="2399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2497 %tmp_396 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_386, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="2400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2498 %shl_ln72_464 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_396, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_464"/></StgValue>
</operation>

<operation id="2401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="24" op_0_bw="19">
<![CDATA[
entry:2499 %sext_ln72_365 = sext i19 %shl_ln72_8

]]></Node>
<StgValue><ssdm name="sext_ln72_365"/></StgValue>
</operation>

<operation id="2402" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2500 %add_ln72_387 = add i24 %shl_ln72_464, i24 %sext_ln72_365

]]></Node>
<StgValue><ssdm name="add_ln72_387"/></StgValue>
</operation>

<operation id="2403" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2501 %mul_ln72_345 = mul i24 %sext_ln72_59, i24 117

]]></Node>
<StgValue><ssdm name="mul_ln72_345"/></StgValue>
</operation>

<operation id="2404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2502 %tmp_397 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_387, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="2405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2503 %shl_ln72_465 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_397, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_465"/></StgValue>
</operation>

<operation id="2406" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2504 %add_ln72_388 = add i24 %shl_ln72_465, i24 %mul_ln72_345

]]></Node>
<StgValue><ssdm name="add_ln72_388"/></StgValue>
</operation>

<operation id="2407" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2507 %mul_ln72_346 = mul i24 %sext_ln72_69, i24 1945

]]></Node>
<StgValue><ssdm name="mul_ln72_346"/></StgValue>
</operation>

<operation id="2408" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2540 %add_ln72_395 = add i24 %shl_ln72_472, i24 %mul_ln72_353

]]></Node>
<StgValue><ssdm name="add_ln72_395"/></StgValue>
</operation>

<operation id="2409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2541 %tmp_405 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_395, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="2410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2542 %shl_ln72_473 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_405, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_473"/></StgValue>
</operation>

<operation id="2411" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2543 %mul_ln72_354 = mul i24 %sext_ln72_143, i24 16776785

]]></Node>
<StgValue><ssdm name="mul_ln72_354"/></StgValue>
</operation>

<operation id="2412" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2544 %add_ln72_396 = add i24 %shl_ln72_473, i24 %mul_ln72_354

]]></Node>
<StgValue><ssdm name="add_ln72_396"/></StgValue>
</operation>

<operation id="2413" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2545 %mul_ln72_355 = mul i24 %sext_ln72_139, i24 16777017

]]></Node>
<StgValue><ssdm name="mul_ln72_355"/></StgValue>
</operation>

<operation id="2414" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2551 %mul_ln72_356 = mul i24 %sext_ln72_147, i24 16776605

]]></Node>
<StgValue><ssdm name="mul_ln72_356"/></StgValue>
</operation>

<operation id="2415" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2604 %add_ln72_408 = add i24 %shl_ln72_483, i24 %mul_ln72_365

]]></Node>
<StgValue><ssdm name="add_ln72_408"/></StgValue>
</operation>

<operation id="2416" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2605 %sub_ln72_78 = sub i23 %sext_ln72_185, i23 %sext_ln72_182

]]></Node>
<StgValue><ssdm name="sub_ln72_78"/></StgValue>
</operation>

<operation id="2417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2606 %tmp_419 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_408, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="2418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2607 %shl_ln72_484 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_419, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_484"/></StgValue>
</operation>

<operation id="2419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="24" op_0_bw="23">
<![CDATA[
entry:2608 %sext_ln72_369 = sext i23 %sub_ln72_78

]]></Node>
<StgValue><ssdm name="sext_ln72_369"/></StgValue>
</operation>

<operation id="2420" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2609 %add_ln72_409 = add i24 %shl_ln72_484, i24 %sext_ln72_369

]]></Node>
<StgValue><ssdm name="add_ln72_409"/></StgValue>
</operation>

<operation id="2421" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2610 %mul_ln72_366 = mul i24 %sext_ln72_143, i24 16777118

]]></Node>
<StgValue><ssdm name="mul_ln72_366"/></StgValue>
</operation>

<operation id="2422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2611 %tmp_420 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_409, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2612 %shl_ln72_485 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_420, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_485"/></StgValue>
</operation>

<operation id="2424" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2613 %add_ln72_410 = add i24 %shl_ln72_485, i24 %mul_ln72_366

]]></Node>
<StgValue><ssdm name="add_ln72_410"/></StgValue>
</operation>

<operation id="2425" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2616 %mul_ln72_367 = mul i24 %sext_ln72_192, i24 1306

]]></Node>
<StgValue><ssdm name="mul_ln72_367"/></StgValue>
</operation>

<operation id="2426" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2618 %mul_ln72_368 = mul i24 %sext_ln72_79, i24 16776124

]]></Node>
<StgValue><ssdm name="mul_ln72_368"/></StgValue>
</operation>

<operation id="2427" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2645 %mul_ln72_374 = mul i24 %sext_ln72_165, i24 16772597

]]></Node>
<StgValue><ssdm name="mul_ln72_374"/></StgValue>
</operation>

<operation id="2428" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2649 %mul_ln72_375 = mul i22 %sext_ln72_65, i22 4194277

]]></Node>
<StgValue><ssdm name="mul_ln72_375"/></StgValue>
</operation>

<operation id="2429" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2701 %add_ln72_426 = add i24 %shl_ln72_500, i24 %sext_ln72_378

]]></Node>
<StgValue><ssdm name="add_ln72_426"/></StgValue>
</operation>

<operation id="2430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2705 %tmp_438 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_426, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2706 %shl_ln72_502 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_438, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_502"/></StgValue>
</operation>

<operation id="2432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="24" op_0_bw="21">
<![CDATA[
entry:2707 %sext_ln72_380 = sext i21 %sub_ln72_82

]]></Node>
<StgValue><ssdm name="sext_ln72_380"/></StgValue>
</operation>

<operation id="2433" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2708 %add_ln72_427 = add i24 %shl_ln72_502, i24 %sext_ln72_380

]]></Node>
<StgValue><ssdm name="add_ln72_427"/></StgValue>
</operation>

<operation id="2434" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2709 %mul_ln72_382 = mul i23 %sext_ln72_51, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_382"/></StgValue>
</operation>

<operation id="2435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2710 %tmp_439 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_427, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2711 %shl_ln72_503 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_439, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_503"/></StgValue>
</operation>

<operation id="2437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="24" op_0_bw="23">
<![CDATA[
entry:2712 %sext_ln72_381 = sext i23 %mul_ln72_382

]]></Node>
<StgValue><ssdm name="sext_ln72_381"/></StgValue>
</operation>

<operation id="2438" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2713 %add_ln72_428 = add i24 %shl_ln72_503, i24 %sext_ln72_381

]]></Node>
<StgValue><ssdm name="add_ln72_428"/></StgValue>
</operation>

<operation id="2439" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2728 %mul_ln72_383 = mul i24 %sext_ln72_69, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_383"/></StgValue>
</operation>

<operation id="2440" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2785 %mul_ln72_387 = mul i21 %sext_ln72_61, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_387"/></StgValue>
</operation>

<operation id="2441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2787 %shl_ln72_520 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_450, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_520"/></StgValue>
</operation>

<operation id="2442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="24" op_0_bw="21">
<![CDATA[
entry:2788 %sext_ln72_400 = sext i21 %mul_ln72_387

]]></Node>
<StgValue><ssdm name="sext_ln72_400"/></StgValue>
</operation>

<operation id="2443" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2789 %add_ln72_439 = add i24 %shl_ln72_520, i24 %sext_ln72_400

]]></Node>
<StgValue><ssdm name="add_ln72_439"/></StgValue>
</operation>

<operation id="2444" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2790 %mul_ln72_388 = mul i21 %sext_ln72_144, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_388"/></StgValue>
</operation>

<operation id="2445" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2795 %mul_ln72_389 = mul i24 %sext_ln72_122, i24 16777139

]]></Node>
<StgValue><ssdm name="mul_ln72_389"/></StgValue>
</operation>

<operation id="2446" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2831 %add_ln72_446 = add i24 %shl_ln72_529, i24 %mul_ln72_393

]]></Node>
<StgValue><ssdm name="add_ln72_446"/></StgValue>
</operation>

<operation id="2447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2832 %tmp_458 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_446, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2448" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2834 %mul_ln72_394 = mul i24 %sext_ln72_147, i24 268

]]></Node>
<StgValue><ssdm name="mul_ln72_394"/></StgValue>
</operation>

<operation id="2449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2866 %shl_ln72_537 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_464, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_537"/></StgValue>
</operation>

<operation id="2450" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2867 %mul_ln72_400 = mul i24 %sext_ln72_168, i24 16776034

]]></Node>
<StgValue><ssdm name="mul_ln72_400"/></StgValue>
</operation>

<operation id="2451" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2868 %add_ln72_453 = add i24 %shl_ln72_537, i24 %mul_ln72_400

]]></Node>
<StgValue><ssdm name="add_ln72_453"/></StgValue>
</operation>

<operation id="2452" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2871 %mul_ln72_401 = mul i24 %sext_ln72_143, i24 328

]]></Node>
<StgValue><ssdm name="mul_ln72_401"/></StgValue>
</operation>

<operation id="2453" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2875 %mul_ln72_402 = mul i24 %sext_ln72_125, i24 922

]]></Node>
<StgValue><ssdm name="mul_ln72_402"/></StgValue>
</operation>

<operation id="2454" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2912 %add_ln72_462 = add i24 %shl_ln72_546, i24 %mul_ln72_409

]]></Node>
<StgValue><ssdm name="add_ln72_462"/></StgValue>
</operation>

<operation id="2455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2913 %shl_ln72_547 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_15_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_547"/></StgValue>
</operation>

<operation id="2456" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2914 %sub_ln72_91 = sub i24 0, i24 %shl_ln72_547

]]></Node>
<StgValue><ssdm name="sub_ln72_91"/></StgValue>
</operation>

<operation id="2457" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2915 %sub_ln72_92 = sub i24 %sub_ln72_91, i24 %sext_ln72_165

]]></Node>
<StgValue><ssdm name="sub_ln72_92"/></StgValue>
</operation>

<operation id="2458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2916 %tmp_474 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_462, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="2459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2917 %shl_ln72_548 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_474, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_548"/></StgValue>
</operation>

<operation id="2460" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2918 %add_ln72_463 = add i24 %shl_ln72_548, i24 %sub_ln72_92

]]></Node>
<StgValue><ssdm name="add_ln72_463"/></StgValue>
</operation>

<operation id="2461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2924 %tmp_475 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_463, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2462" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2927 %mul_ln72_410 = mul i23 %sext_ln72_49, i23 8388573

]]></Node>
<StgValue><ssdm name="mul_ln72_410"/></StgValue>
</operation>

<operation id="2463" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2934 %mul_ln72_411 = mul i24 %sext_ln72_139, i24 16776509

]]></Node>
<StgValue><ssdm name="mul_ln72_411"/></StgValue>
</operation>

<operation id="2464" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:2977 %sub_ln72_128 = sub i19 %sext_ln72_54, i19 %sext_ln72_203

]]></Node>
<StgValue><ssdm name="sub_ln72_128"/></StgValue>
</operation>

<operation id="2465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2979 %shl_ln72_561 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_485, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_561"/></StgValue>
</operation>

<operation id="2466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="24" op_0_bw="19">
<![CDATA[
entry:2980 %sext_ln72_418 = sext i19 %sub_ln72_128

]]></Node>
<StgValue><ssdm name="sext_ln72_418"/></StgValue>
</operation>

<operation id="2467" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2981 %add_ln72_473 = add i24 %shl_ln72_561, i24 %sext_ln72_418

]]></Node>
<StgValue><ssdm name="add_ln72_473"/></StgValue>
</operation>

<operation id="2468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2982 %shl_ln72_562 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_23_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_562"/></StgValue>
</operation>

<operation id="2469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="20" op_0_bw="17">
<![CDATA[
entry:2983 %sext_ln72_419 = sext i17 %shl_ln72_562

]]></Node>
<StgValue><ssdm name="sext_ln72_419"/></StgValue>
</operation>

<operation id="2470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="18" op_0_bw="17">
<![CDATA[
entry:2984 %sext_ln72_420 = sext i17 %shl_ln72_562

]]></Node>
<StgValue><ssdm name="sext_ln72_420"/></StgValue>
</operation>

<operation id="2471" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2985 %sub_ln72_95 = sub i18 0, i18 %sext_ln72_420

]]></Node>
<StgValue><ssdm name="sub_ln72_95"/></StgValue>
</operation>

<operation id="2472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2986 %tmp_486 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_473, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2987 %shl_ln72_563 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_486, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_563"/></StgValue>
</operation>

<operation id="2474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="24" op_0_bw="18">
<![CDATA[
entry:2988 %sext_ln72_421 = sext i18 %sub_ln72_95

]]></Node>
<StgValue><ssdm name="sext_ln72_421"/></StgValue>
</operation>

<operation id="2475" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2989 %add_ln72_474 = add i24 %shl_ln72_563, i24 %sext_ln72_421

]]></Node>
<StgValue><ssdm name="add_ln72_474"/></StgValue>
</operation>

<operation id="2476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2994 %tmp_487 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_474, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="2477" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2998 %mul_ln72_417 = mul i23 %sext_ln72_191, i23 58

]]></Node>
<StgValue><ssdm name="mul_ln72_417"/></StgValue>
</operation>

<operation id="2478" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3032 %mul_ln72_420 = mul i23 %sext_ln72_140, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln72_420"/></StgValue>
</operation>

<operation id="2479" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3080 %add_ln72_488 = add i24 %shl_ln72_579, i24 %mul_ln72_427

]]></Node>
<StgValue><ssdm name="add_ln72_488"/></StgValue>
</operation>

<operation id="2480" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3081 %mul_ln72_428 = mul i22 %sext_ln72_63, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_428"/></StgValue>
</operation>

<operation id="2481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3082 %tmp_501 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_488, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="2482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3083 %shl_ln72_580 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_501, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_580"/></StgValue>
</operation>

<operation id="2483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="24" op_0_bw="22">
<![CDATA[
entry:3084 %sext_ln72_439 = sext i22 %mul_ln72_428

]]></Node>
<StgValue><ssdm name="sext_ln72_439"/></StgValue>
</operation>

<operation id="2484" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3085 %add_ln72_489 = add i24 %shl_ln72_580, i24 %sext_ln72_439

]]></Node>
<StgValue><ssdm name="add_ln72_489"/></StgValue>
</operation>

<operation id="2485" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3088 %mul_ln72_429 = mul i24 %sext_ln72_143, i24 16776796

]]></Node>
<StgValue><ssdm name="mul_ln72_429"/></StgValue>
</operation>

<operation id="2486" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3092 %mul_ln72_430 = mul i24 %sext_ln72_147, i24 16776714

]]></Node>
<StgValue><ssdm name="mul_ln72_430"/></StgValue>
</operation>

<operation id="2487" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3140 %add_ln72_501 = add i24 %shl_ln72_592, i24 %mul_ln72_441

]]></Node>
<StgValue><ssdm name="add_ln72_501"/></StgValue>
</operation>

<operation id="2488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3141 %tmp_514 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_501, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="2489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3142 %shl_ln72_593 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_514, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_593"/></StgValue>
</operation>

<operation id="2490" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3143 %mul_ln72_442 = mul i24 %sext_ln72_165, i24 1335

]]></Node>
<StgValue><ssdm name="mul_ln72_442"/></StgValue>
</operation>

<operation id="2491" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3144 %add_ln72_502 = add i24 %shl_ln72_593, i24 %mul_ln72_442

]]></Node>
<StgValue><ssdm name="add_ln72_502"/></StgValue>
</operation>

<operation id="2492" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3150 %mul_ln72_443 = mul i24 %sext_ln72_122, i24 1451

]]></Node>
<StgValue><ssdm name="mul_ln72_443"/></StgValue>
</operation>

<operation id="2493" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3154 %mul_ln72_444 = mul i24 %sext_ln72_73, i24 16776710

]]></Node>
<StgValue><ssdm name="mul_ln72_444"/></StgValue>
</operation>

<operation id="2494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:3216 %shl_ln72_613 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_26, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln72_613"/></StgValue>
</operation>

<operation id="2495" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3217 %sub_ln72_102 = sub i24 0, i24 %shl_ln72_613

]]></Node>
<StgValue><ssdm name="sub_ln72_102"/></StgValue>
</operation>

<operation id="2496" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3218 %sub_ln72_103 = sub i24 %sub_ln72_102, i24 %sext_ln72_117

]]></Node>
<StgValue><ssdm name="sub_ln72_103"/></StgValue>
</operation>

<operation id="2497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3220 %shl_ln72_614 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_528, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_614"/></StgValue>
</operation>

<operation id="2498" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3221 %add_ln72_516 = add i24 %shl_ln72_614, i24 %sub_ln72_103

]]></Node>
<StgValue><ssdm name="add_ln72_516"/></StgValue>
</operation>

<operation id="2499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3222 %tmp_529 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_516, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="2500" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3224 %mul_ln72_452 = mul i24 %sext_ln72_143, i24 16776793

]]></Node>
<StgValue><ssdm name="mul_ln72_452"/></StgValue>
</operation>

<operation id="2501" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3226 %mul_ln72_453 = mul i23 %sext_ln72_66, i23 8388566

]]></Node>
<StgValue><ssdm name="mul_ln72_453"/></StgValue>
</operation>

<operation id="2502" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3283 %add_ln72_526 = add i24 %shl_ln72_626, i24 %mul_ln72_458

]]></Node>
<StgValue><ssdm name="add_ln72_526"/></StgValue>
</operation>

<operation id="2503" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3284 %add_ln72_567 = add i20 %sext_ln72_331, i20 %sext_ln72_419

]]></Node>
<StgValue><ssdm name="add_ln72_567"/></StgValue>
</operation>

<operation id="2504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3285 %tmp_540 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_526, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="2505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3286 %shl_ln72_627 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_540, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_627"/></StgValue>
</operation>

<operation id="2506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="24" op_0_bw="20">
<![CDATA[
entry:3287 %sext_ln72_454 = sext i20 %add_ln72_567

]]></Node>
<StgValue><ssdm name="sext_ln72_454"/></StgValue>
</operation>

<operation id="2507" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3288 %add_ln72_527 = add i24 %shl_ln72_627, i24 %sext_ln72_454

]]></Node>
<StgValue><ssdm name="add_ln72_527"/></StgValue>
</operation>

<operation id="2508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3293 %tmp_541 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_527, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="2509" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3353 %add_ln72_537 = add i24 %shl_ln72_640, i24 %mul_ln72_463

]]></Node>
<StgValue><ssdm name="add_ln72_537"/></StgValue>
</operation>

<operation id="2510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3354 %tmp_551 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_537, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="2511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3355 %shl_ln72_641 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_551, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_641"/></StgValue>
</operation>

<operation id="2512" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3356 %mul_ln72_464 = mul i24 %sext_ln72_143, i24 645

]]></Node>
<StgValue><ssdm name="mul_ln72_464"/></StgValue>
</operation>

<operation id="2513" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3357 %add_ln72_538 = add i24 %shl_ln72_641, i24 %mul_ln72_464

]]></Node>
<StgValue><ssdm name="add_ln72_538"/></StgValue>
</operation>

<operation id="2514" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3358 %mul_ln72_465 = mul i24 %sext_ln72_139, i24 1452

]]></Node>
<StgValue><ssdm name="mul_ln72_465"/></StgValue>
</operation>

<operation id="2515" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3364 %mul_ln72_466 = mul i24 %sext_ln72_147, i24 16776989

]]></Node>
<StgValue><ssdm name="mul_ln72_466"/></StgValue>
</operation>

<operation id="2516" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3419 %add_ln72_548 = add i24 %shl_ln72_655, i24 %sext_ln72_477

]]></Node>
<StgValue><ssdm name="add_ln72_548"/></StgValue>
</operation>

<operation id="2517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3420 %tmp_562 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_548, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="2518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3421 %shl_ln72_656 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_562, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_656"/></StgValue>
</operation>

<operation id="2519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="24" op_0_bw="21">
<![CDATA[
entry:3422 %sext_ln72_478 = sext i21 %shl_ln72_28

]]></Node>
<StgValue><ssdm name="sext_ln72_478"/></StgValue>
</operation>

<operation id="2520" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3423 %add_ln72_549 = add i24 %shl_ln72_656, i24 %sext_ln72_478

]]></Node>
<StgValue><ssdm name="add_ln72_549"/></StgValue>
</operation>

<operation id="2521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3425 %tmp_563 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_549, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="2522" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3429 %mul_ln72_472 = mul i23 %sext_ln72_76, i23 35

]]></Node>
<StgValue><ssdm name="mul_ln72_472"/></StgValue>
</operation>

<operation id="2523" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3461 %add_ln72_555 = add i24 %shl_ln72_662, i24 %mul_ln72_475

]]></Node>
<StgValue><ssdm name="add_ln72_555"/></StgValue>
</operation>

<operation id="2524" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3462 %mul_ln72_476 = mul i24 %sext_ln72_59, i24 16776840

]]></Node>
<StgValue><ssdm name="mul_ln72_476"/></StgValue>
</operation>

<operation id="2525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3463 %tmp_570 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_555, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="2526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3464 %shl_ln72_663 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_570, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_663"/></StgValue>
</operation>

<operation id="2527" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3465 %add_ln72_556 = add i24 %shl_ln72_663, i24 %mul_ln72_476

]]></Node>
<StgValue><ssdm name="add_ln72_556"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:208 %shl_ln72_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_16"/></StgValue>
</operation>

<operation id="2529" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:209 %mul_ln72_4 = mul i24 %sext_ln72_18, i24 1442

]]></Node>
<StgValue><ssdm name="mul_ln72_4"/></StgValue>
</operation>

<operation id="2530" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:210 %add_ln72_4 = add i24 %shl_ln72_16, i24 %mul_ln72_4

]]></Node>
<StgValue><ssdm name="add_ln72_4"/></StgValue>
</operation>

<operation id="2531" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:217 %mul_ln72_5 = mul i24 %sext_ln72_20, i24 581

]]></Node>
<StgValue><ssdm name="mul_ln72_5"/></StgValue>
</operation>

<operation id="2532" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="17" op_0_bw="16">
<![CDATA[
entry:299 %sext_ln72_55 = sext i16 %input_22_read

]]></Node>
<StgValue><ssdm name="sext_ln72_55"/></StgValue>
</operation>

<operation id="2533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="16">
<![CDATA[
entry:312 %sext_ln72_60 = sext i16 %input_23_read

]]></Node>
<StgValue><ssdm name="sext_ln72_60"/></StgValue>
</operation>

<operation id="2534" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="19" op_0_bw="16">
<![CDATA[
entry:314 %sext_ln72_62 = sext i16 %input_23_read

]]></Node>
<StgValue><ssdm name="sext_ln72_62"/></StgValue>
</operation>

<operation id="2535" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:320 %add_ln72_14 = add i24 %shl_ln72_31, i24 %sext_ln72_64

]]></Node>
<StgValue><ssdm name="add_ln72_14"/></StgValue>
</operation>

<operation id="2536" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="20" op_0_bw="16">
<![CDATA[
entry:324 %sext_ln72_67 = sext i16 %input_26_read

]]></Node>
<StgValue><ssdm name="sext_ln72_67"/></StgValue>
</operation>

<operation id="2537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:325 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_26_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="2538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="20">
<![CDATA[
entry:326 %sext_ln72_68 = sext i20 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln72_68"/></StgValue>
</operation>

<operation id="2539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:327 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2540" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:328 %shl_ln72_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_32"/></StgValue>
</operation>

<operation id="2541" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:329 %add_ln72_15 = add i24 %shl_ln72_32, i24 %sext_ln72_68

]]></Node>
<StgValue><ssdm name="add_ln72_15"/></StgValue>
</operation>

<operation id="2542" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:334 %mul_ln72_10 = mul i22 %sext_ln72_71, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_10"/></StgValue>
</operation>

<operation id="2543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:335 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:336 %shl_ln72_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_33"/></StgValue>
</operation>

<operation id="2545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="22">
<![CDATA[
entry:337 %sext_ln72_72 = sext i22 %mul_ln72_10

]]></Node>
<StgValue><ssdm name="sext_ln72_72"/></StgValue>
</operation>

<operation id="2546" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:338 %add_ln72_16 = add i24 %shl_ln72_33, i24 %sext_ln72_72

]]></Node>
<StgValue><ssdm name="add_ln72_16"/></StgValue>
</operation>

<operation id="2547" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:344 %mul_ln72_11 = mul i23 %sext_ln72_76, i23 41

]]></Node>
<StgValue><ssdm name="mul_ln72_11"/></StgValue>
</operation>

<operation id="2548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="22" op_0_bw="16">
<![CDATA[
entry:352 %sext_ln72_80 = sext i16 %input_31_read

]]></Node>
<StgValue><ssdm name="sext_ln72_80"/></StgValue>
</operation>

<operation id="2549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="23" op_0_bw="16">
<![CDATA[
entry:354 %sext_ln72_82 = sext i16 %input_31_read

]]></Node>
<StgValue><ssdm name="sext_ln72_82"/></StgValue>
</operation>

<operation id="2550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="16">
<![CDATA[
entry:363 %sext_ln72_85 = sext i16 %input_32_read

]]></Node>
<StgValue><ssdm name="sext_ln72_85"/></StgValue>
</operation>

<operation id="2551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="16">
<![CDATA[
entry:364 %sext_ln72_86 = sext i16 %input_32_read

]]></Node>
<StgValue><ssdm name="sext_ln72_86"/></StgValue>
</operation>

<operation id="2552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="22" op_0_bw="16">
<![CDATA[
entry:382 %sext_ln72_96 = sext i16 %input_36_read

]]></Node>
<StgValue><ssdm name="sext_ln72_96"/></StgValue>
</operation>

<operation id="2553" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:449 %add_ln72_25 = add i24 %shl_ln72_47, i24 %sext_ln72_124

]]></Node>
<StgValue><ssdm name="add_ln72_25"/></StgValue>
</operation>

<operation id="2554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:452 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:453 %shl_ln72_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_48"/></StgValue>
</operation>

<operation id="2556" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:454 %mul_ln72_16 = mul i24 %sext_ln72_125, i24 470

]]></Node>
<StgValue><ssdm name="mul_ln72_16"/></StgValue>
</operation>

<operation id="2557" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:455 %add_ln72_26 = add i24 %shl_ln72_48, i24 %mul_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_26"/></StgValue>
</operation>

<operation id="2558" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:458 %mul_ln72_17 = mul i24 %sext_ln72_94, i24 1123

]]></Node>
<StgValue><ssdm name="mul_ln72_17"/></StgValue>
</operation>

<operation id="2559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="16">
<![CDATA[
entry:461 %sext_ln72_126 = sext i16 %input_37_read

]]></Node>
<StgValue><ssdm name="sext_ln72_126"/></StgValue>
</operation>

<operation id="2560" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:465 %mul_ln72_18 = mul i24 %sext_ln72_126, i24 2135

]]></Node>
<StgValue><ssdm name="mul_ln72_18"/></StgValue>
</operation>

<operation id="2561" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:524 %add_ln72_36 = add i24 %shl_ln72_59, i24 %mul_ln72_26

]]></Node>
<StgValue><ssdm name="add_ln72_36"/></StgValue>
</operation>

<operation id="2562" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:525 %shl_ln72_60 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_26_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_60"/></StgValue>
</operation>

<operation id="2563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="23">
<![CDATA[
entry:526 %sext_ln72_142 = sext i23 %shl_ln72_60

]]></Node>
<StgValue><ssdm name="sext_ln72_142"/></StgValue>
</operation>

<operation id="2564" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:527 %sub_ln72_19 = sub i24 0, i24 %sext_ln72_142

]]></Node>
<StgValue><ssdm name="sub_ln72_19"/></StgValue>
</operation>

<operation id="2565" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:528 %sub_ln72_20 = sub i24 %sub_ln72_19, i24 %sext_ln72_68

]]></Node>
<StgValue><ssdm name="sub_ln72_20"/></StgValue>
</operation>

<operation id="2566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:529 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:530 %shl_ln72_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_61"/></StgValue>
</operation>

<operation id="2568" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:531 %add_ln72_37 = add i24 %shl_ln72_61, i24 %sub_ln72_20

]]></Node>
<StgValue><ssdm name="add_ln72_37"/></StgValue>
</operation>

<operation id="2569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:532 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2570" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:534 %mul_ln72_27 = mul i24 %sext_ln72_122, i24 16775984

]]></Node>
<StgValue><ssdm name="mul_ln72_27"/></StgValue>
</operation>

<operation id="2571" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:538 %mul_ln72_28 = mul i24 %sext_ln72_69, i24 16776701

]]></Node>
<StgValue><ssdm name="mul_ln72_28"/></StgValue>
</operation>

<operation id="2572" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:579 %add_ln72_46 = add i24 %shl_ln72_70, i24 %mul_ln72_36

]]></Node>
<StgValue><ssdm name="add_ln72_46"/></StgValue>
</operation>

<operation id="2573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:580 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_46, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:581 %shl_ln72_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_71"/></StgValue>
</operation>

<operation id="2575" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:582 %mul_ln72_37 = mul i24 %sext_ln72_139, i24 16776525

]]></Node>
<StgValue><ssdm name="mul_ln72_37"/></StgValue>
</operation>

<operation id="2576" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:583 %add_ln72_47 = add i24 %shl_ln72_71, i24 %mul_ln72_37

]]></Node>
<StgValue><ssdm name="add_ln72_47"/></StgValue>
</operation>

<operation id="2577" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:587 %mul_ln72_38 = mul i24 %sext_ln72_147, i24 196

]]></Node>
<StgValue><ssdm name="mul_ln72_38"/></StgValue>
</operation>

<operation id="2578" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:591 %mul_ln72_39 = mul i24 %sext_ln72_125, i24 16776495

]]></Node>
<StgValue><ssdm name="mul_ln72_39"/></StgValue>
</operation>

<operation id="2579" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:651 %add_ln72_58 = add i24 %shl_ln72_86, i24 %sext_ln72_157

]]></Node>
<StgValue><ssdm name="add_ln72_58"/></StgValue>
</operation>

<operation id="2580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:652 %shl_ln72_87 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_22_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_87"/></StgValue>
</operation>

<operation id="2581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="20" op_0_bw="19">
<![CDATA[
entry:653 %sext_ln72_158 = sext i19 %shl_ln72_87

]]></Node>
<StgValue><ssdm name="sext_ln72_158"/></StgValue>
</operation>

<operation id="2582" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:654 %sub_ln72_25 = sub i20 0, i20 %sext_ln72_158

]]></Node>
<StgValue><ssdm name="sub_ln72_25"/></StgValue>
</operation>

<operation id="2583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:655 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_58, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:656 %shl_ln72_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_88"/></StgValue>
</operation>

<operation id="2585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="20">
<![CDATA[
entry:657 %sext_ln72_159 = sext i20 %sub_ln72_25

]]></Node>
<StgValue><ssdm name="sext_ln72_159"/></StgValue>
</operation>

<operation id="2586" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:658 %add_ln72_59 = add i24 %shl_ln72_88, i24 %sext_ln72_159

]]></Node>
<StgValue><ssdm name="add_ln72_59"/></StgValue>
</operation>

<operation id="2587" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:659 %mul_ln72_47 = mul i24 %sext_ln72_143, i24 16777106

]]></Node>
<StgValue><ssdm name="mul_ln72_47"/></StgValue>
</operation>

<operation id="2588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:660 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_59, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:661 %shl_ln72_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_89"/></StgValue>
</operation>

<operation id="2590" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:662 %add_ln72_60 = add i24 %shl_ln72_89, i24 %mul_ln72_47

]]></Node>
<StgValue><ssdm name="add_ln72_60"/></StgValue>
</operation>

<operation id="2591" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:663 %mul_ln72_48 = mul i23 %sext_ln72_66, i23 44

]]></Node>
<StgValue><ssdm name="mul_ln72_48"/></StgValue>
</operation>

<operation id="2592" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:668 %mul_ln72_49 = mul i24 %sext_ln72_85, i24 16777105

]]></Node>
<StgValue><ssdm name="mul_ln72_49"/></StgValue>
</operation>

<operation id="2593" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:722 %add_ln72_70 = add i24 %shl_ln72_98, i24 %mul_ln72_58

]]></Node>
<StgValue><ssdm name="add_ln72_70"/></StgValue>
</operation>

<operation id="2594" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:723 %shl_ln72_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_23_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_99"/></StgValue>
</operation>

<operation id="2595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:724 %shl_ln72_100 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_23_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_100"/></StgValue>
</operation>

<operation id="2596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="19" op_0_bw="18">
<![CDATA[
entry:725 %sext_ln72_170 = sext i18 %shl_ln72_100

]]></Node>
<StgValue><ssdm name="sext_ln72_170"/></StgValue>
</operation>

<operation id="2597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="24" op_0_bw="18">
<![CDATA[
entry:726 %sext_ln72_171 = sext i18 %shl_ln72_100

]]></Node>
<StgValue><ssdm name="sext_ln72_171"/></StgValue>
</operation>

<operation id="2598" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:727 %sub_ln72_26 = sub i24 %shl_ln72_99, i24 %sext_ln72_171

]]></Node>
<StgValue><ssdm name="sub_ln72_26"/></StgValue>
</operation>

<operation id="2599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:728 %tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_70, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2600" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:729 %shl_ln72_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_101"/></StgValue>
</operation>

<operation id="2601" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:730 %add_ln72_71 = add i24 %shl_ln72_101, i24 %sub_ln72_26

]]></Node>
<StgValue><ssdm name="add_ln72_71"/></StgValue>
</operation>

<operation id="2602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:731 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_71, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2603" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:733 %mul_ln72_59 = mul i24 %sext_ln72_147, i24 16776892

]]></Node>
<StgValue><ssdm name="mul_ln72_59"/></StgValue>
</operation>

<operation id="2604" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:735 %mul_ln72_60 = mul i24 %sext_ln72_122, i24 779

]]></Node>
<StgValue><ssdm name="mul_ln72_60"/></StgValue>
</operation>

<operation id="2605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="23" op_0_bw="16">
<![CDATA[
entry:747 %sext_ln72_175 = sext i16 %input_33_read

]]></Node>
<StgValue><ssdm name="sext_ln72_175"/></StgValue>
</operation>

<operation id="2606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:798 %shl_ln72_114 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_31_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_114"/></StgValue>
</operation>

<operation id="2607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:799 %shl_ln72_115 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_31_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_115"/></StgValue>
</operation>

<operation id="2608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="24" op_0_bw="21">
<![CDATA[
entry:800 %sext_ln72_181 = sext i21 %shl_ln72_115

]]></Node>
<StgValue><ssdm name="sext_ln72_181"/></StgValue>
</operation>

<operation id="2609" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:801 %add_ln72_558 = add i24 %shl_ln72_114, i24 %sext_ln72_181

]]></Node>
<StgValue><ssdm name="add_ln72_558"/></StgValue>
</operation>

<operation id="2610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:803 %shl_ln72_116 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_116"/></StgValue>
</operation>

<operation id="2611" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:804 %add_ln72_84 = add i24 %shl_ln72_116, i24 %add_ln72_558

]]></Node>
<StgValue><ssdm name="add_ln72_84"/></StgValue>
</operation>

<operation id="2612" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:805 %tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_84, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:806 %shl_ln72_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_117"/></StgValue>
</operation>

<operation id="2614" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:807 %mul_ln72_72 = mul i24 %sext_ln72_125, i24 16775578

]]></Node>
<StgValue><ssdm name="mul_ln72_72"/></StgValue>
</operation>

<operation id="2615" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:808 %add_ln72_85 = add i24 %shl_ln72_117, i24 %mul_ln72_72

]]></Node>
<StgValue><ssdm name="add_ln72_85"/></StgValue>
</operation>

<operation id="2616" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:809 %mul_ln72_73 = mul i24 %sext_ln72_94, i24 16777005

]]></Node>
<StgValue><ssdm name="mul_ln72_73"/></StgValue>
</operation>

<operation id="2617" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:813 %mul_ln72_74 = mul i24 %sext_ln72_126, i24 16777112

]]></Node>
<StgValue><ssdm name="mul_ln72_74"/></StgValue>
</operation>

<operation id="2618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:861 %shl_ln72_129 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_129"/></StgValue>
</operation>

<operation id="2619" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:862 %mul_ln72_82 = mul i24 %sext_ln72_59, i24 16777077

]]></Node>
<StgValue><ssdm name="mul_ln72_82"/></StgValue>
</operation>

<operation id="2620" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:863 %add_ln72_95 = add i24 %shl_ln72_129, i24 %mul_ln72_82

]]></Node>
<StgValue><ssdm name="add_ln72_95"/></StgValue>
</operation>

<operation id="2621" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:866 %mul_ln72_83 = mul i24 %sext_ln72_73, i24 16776884

]]></Node>
<StgValue><ssdm name="mul_ln72_83"/></StgValue>
</operation>

<operation id="2622" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:868 %mul_ln72_84 = mul i24 %sext_ln72_85, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_84"/></StgValue>
</operation>

<operation id="2623" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:903 %add_ln72_102 = add i24 %shl_ln72_136, i24 %mul_ln72_90

]]></Node>
<StgValue><ssdm name="add_ln72_102"/></StgValue>
</operation>

<operation id="2624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:904 %tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_102, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:905 %shl_ln72_137 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_137"/></StgValue>
</operation>

<operation id="2626" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:906 %mul_ln72_91 = mul i24 %sext_ln72_139, i24 852

]]></Node>
<StgValue><ssdm name="mul_ln72_91"/></StgValue>
</operation>

<operation id="2627" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:907 %add_ln72_103 = add i24 %shl_ln72_137, i24 %mul_ln72_91

]]></Node>
<StgValue><ssdm name="add_ln72_103"/></StgValue>
</operation>

<operation id="2628" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:913 %mul_ln72_92 = mul i24 %sext_ln72_192, i24 16775596

]]></Node>
<StgValue><ssdm name="mul_ln72_92"/></StgValue>
</operation>

<operation id="2629" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:917 %mul_ln72_93 = mul i24 %sext_ln72_18, i24 1061

]]></Node>
<StgValue><ssdm name="mul_ln72_93"/></StgValue>
</operation>

<operation id="2630" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:956 %sub_ln72_30 = sub i19 %sext_ln72_170, i19 %sext_ln72_62

]]></Node>
<StgValue><ssdm name="sub_ln72_30"/></StgValue>
</operation>

<operation id="2631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:958 %shl_ln72_147 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_147"/></StgValue>
</operation>

<operation id="2632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="19">
<![CDATA[
entry:959 %sext_ln72_200 = sext i19 %sub_ln72_30

]]></Node>
<StgValue><ssdm name="sext_ln72_200"/></StgValue>
</operation>

<operation id="2633" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:960 %add_ln72_111 = add i24 %shl_ln72_147, i24 %sext_ln72_200

]]></Node>
<StgValue><ssdm name="add_ln72_111"/></StgValue>
</operation>

<operation id="2634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:961 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_111, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:962 %shl_ln72_148 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_148"/></StgValue>
</operation>

<operation id="2636" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:963 %mul_ln72_99 = mul i24 %sext_ln72_192, i24 16774702

]]></Node>
<StgValue><ssdm name="mul_ln72_99"/></StgValue>
</operation>

<operation id="2637" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:964 %add_ln72_112 = add i24 %shl_ln72_148, i24 %mul_ln72_99

]]></Node>
<StgValue><ssdm name="add_ln72_112"/></StgValue>
</operation>

<operation id="2638" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:967 %mul_ln72_100 = mul i24 %sext_ln72_94, i24 2019

]]></Node>
<StgValue><ssdm name="mul_ln72_100"/></StgValue>
</operation>

<operation id="2639" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1009 %add_ln72_120 = add i24 %shl_ln72_158, i24 %mul_ln72_106

]]></Node>
<StgValue><ssdm name="add_ln72_120"/></StgValue>
</operation>

<operation id="2640" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1010 %mul_ln72_107 = mul i24 %sext_ln72_192, i24 16777063

]]></Node>
<StgValue><ssdm name="mul_ln72_107"/></StgValue>
</operation>

<operation id="2641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1011 %tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_120, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1012 %shl_ln72_159 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_159"/></StgValue>
</operation>

<operation id="2643" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1013 %add_ln72_121 = add i24 %shl_ln72_159, i24 %mul_ln72_107

]]></Node>
<StgValue><ssdm name="add_ln72_121"/></StgValue>
</operation>

<operation id="2644" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1014 %mul_ln72_108 = mul i24 %sext_ln72_73, i24 134

]]></Node>
<StgValue><ssdm name="mul_ln72_108"/></StgValue>
</operation>

<operation id="2645" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1018 %mul_ln72_109 = mul i23 %sext_ln72_175, i23 8388554

]]></Node>
<StgValue><ssdm name="mul_ln72_109"/></StgValue>
</operation>

<operation id="2646" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1086 %add_ln72_135 = add i24 %shl_ln72_178, i24 %mul_ln72_119

]]></Node>
<StgValue><ssdm name="add_ln72_135"/></StgValue>
</operation>

<operation id="2647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1087 %tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_135, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2648" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1088 %shl_ln72_179 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_137, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_179"/></StgValue>
</operation>

<operation id="2649" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1089 %mul_ln72_120 = mul i24 %sext_ln72_161, i24 772

]]></Node>
<StgValue><ssdm name="mul_ln72_120"/></StgValue>
</operation>

<operation id="2650" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1090 %add_ln72_136 = add i24 %shl_ln72_179, i24 %mul_ln72_120

]]></Node>
<StgValue><ssdm name="add_ln72_136"/></StgValue>
</operation>

<operation id="2651" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1120 %add_ln72_141 = add i24 %shl_ln72_185, i24 %mul_ln72_125

]]></Node>
<StgValue><ssdm name="add_ln72_141"/></StgValue>
</operation>

<operation id="2652" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1121 %mul_ln72_126 = mul i24 %sext_ln72_192, i24 923

]]></Node>
<StgValue><ssdm name="mul_ln72_126"/></StgValue>
</operation>

<operation id="2653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1122 %tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_141, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2654" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1123 %shl_ln72_186 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_143, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_186"/></StgValue>
</operation>

<operation id="2655" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1124 %add_ln72_142 = add i24 %shl_ln72_186, i24 %mul_ln72_126

]]></Node>
<StgValue><ssdm name="add_ln72_142"/></StgValue>
</operation>

<operation id="2656" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1127 %mul_ln72_127 = mul i24 %sext_ln72_73, i24 16773378

]]></Node>
<StgValue><ssdm name="mul_ln72_127"/></StgValue>
</operation>

<operation id="2657" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1156 %add_ln72_148 = add i24 %shl_ln72_192, i24 %mul_ln72_132

]]></Node>
<StgValue><ssdm name="add_ln72_148"/></StgValue>
</operation>

<operation id="2658" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:1157 %shl_ln72_193 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_25_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_193"/></StgValue>
</operation>

<operation id="2659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="21" op_0_bw="20">
<![CDATA[
entry:1158 %sext_ln72_212 = sext i20 %shl_ln72_193

]]></Node>
<StgValue><ssdm name="sext_ln72_212"/></StgValue>
</operation>

<operation id="2660" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1159 %sub_ln72_36 = sub i21 0, i21 %sext_ln72_212

]]></Node>
<StgValue><ssdm name="sub_ln72_36"/></StgValue>
</operation>

<operation id="2661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1160 %shl_ln72_194 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_25_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_194"/></StgValue>
</operation>

<operation id="2662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="21" op_0_bw="18">
<![CDATA[
entry:1161 %sext_ln72_213 = sext i18 %shl_ln72_194

]]></Node>
<StgValue><ssdm name="sext_ln72_213"/></StgValue>
</operation>

<operation id="2663" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1162 %sub_ln72_37 = sub i21 %sub_ln72_36, i21 %sext_ln72_213

]]></Node>
<StgValue><ssdm name="sub_ln72_37"/></StgValue>
</operation>

<operation id="2664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1163 %tmp_150 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_148, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1164 %shl_ln72_195 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_150, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_195"/></StgValue>
</operation>

<operation id="2666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="24" op_0_bw="21">
<![CDATA[
entry:1165 %sext_ln72_214 = sext i21 %sub_ln72_37

]]></Node>
<StgValue><ssdm name="sext_ln72_214"/></StgValue>
</operation>

<operation id="2667" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1166 %add_ln72_149 = add i24 %shl_ln72_195, i24 %sext_ln72_214

]]></Node>
<StgValue><ssdm name="add_ln72_149"/></StgValue>
</operation>

<operation id="2668" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1167 %mul_ln72_133 = mul i24 %sext_ln72_177, i24 119

]]></Node>
<StgValue><ssdm name="mul_ln72_133"/></StgValue>
</operation>

<operation id="2669" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1168 %tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_149, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2670" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1171 %mul_ln72_134 = mul i24 %sext_ln72_188, i24 16775854

]]></Node>
<StgValue><ssdm name="mul_ln72_134"/></StgValue>
</operation>

<operation id="2671" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1216 %add_ln72_158 = add i24 %shl_ln72_205, i24 %mul_ln72_141

]]></Node>
<StgValue><ssdm name="add_ln72_158"/></StgValue>
</operation>

<operation id="2672" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1217 %tmp_160 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_158, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2673" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1218 %shl_ln72_206 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_160, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_206"/></StgValue>
</operation>

<operation id="2674" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1219 %mul_ln72_142 = mul i24 %sext_ln72_94, i24 1708

]]></Node>
<StgValue><ssdm name="mul_ln72_142"/></StgValue>
</operation>

<operation id="2675" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1220 %add_ln72_159 = add i24 %shl_ln72_206, i24 %mul_ln72_142

]]></Node>
<StgValue><ssdm name="add_ln72_159"/></StgValue>
</operation>

<operation id="2676" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1221 %mul_ln72_143 = mul i24 %sext_ln72_100, i24 16777102

]]></Node>
<StgValue><ssdm name="mul_ln72_143"/></StgValue>
</operation>

<operation id="2677" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1227 %mul_ln72_144 = mul i24 %sext_ln72_20, i24 16776986

]]></Node>
<StgValue><ssdm name="mul_ln72_144"/></StgValue>
</operation>

<operation id="2678" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1267 %add_ln72_167 = add i24 %shl_ln72_215, i24 %sext_ln72_224

]]></Node>
<StgValue><ssdm name="add_ln72_167"/></StgValue>
</operation>

<operation id="2679" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1268 %mul_ln72_151 = mul i24 %sext_ln72_192, i24 16776887

]]></Node>
<StgValue><ssdm name="mul_ln72_151"/></StgValue>
</operation>

<operation id="2680" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1269 %tmp_169 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_167, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2681" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1274 %mul_ln72_152 = mul i24 %sext_ln72_177, i24 16776495

]]></Node>
<StgValue><ssdm name="mul_ln72_152"/></StgValue>
</operation>

<operation id="2682" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1321 %add_ln72_177 = add i24 %shl_ln72_226, i24 %sext_ln72_229

]]></Node>
<StgValue><ssdm name="add_ln72_177"/></StgValue>
</operation>

<operation id="2683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1322 %tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_177, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2684" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1323 %shl_ln72_227 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_179, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_227"/></StgValue>
</operation>

<operation id="2685" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1324 %mul_ln72_161 = mul i24 %sext_ln72_114, i24 422

]]></Node>
<StgValue><ssdm name="mul_ln72_161"/></StgValue>
</operation>

<operation id="2686" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1325 %add_ln72_178 = add i24 %shl_ln72_227, i24 %mul_ln72_161

]]></Node>
<StgValue><ssdm name="add_ln72_178"/></StgValue>
</operation>

<operation id="2687" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1326 %mul_ln72_162 = mul i24 %sext_ln72_79, i24 189

]]></Node>
<StgValue><ssdm name="mul_ln72_162"/></StgValue>
</operation>

<operation id="2688" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1332 %mul_ln72_163 = mul i24 %sext_ln72_94, i24 639

]]></Node>
<StgValue><ssdm name="mul_ln72_163"/></StgValue>
</operation>

<operation id="2689" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1388 %add_ln72_188 = add i24 %shl_ln72_240, i24 %sext_ln72_240

]]></Node>
<StgValue><ssdm name="add_ln72_188"/></StgValue>
</operation>

<operation id="2690" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1389 %mul_ln72_169 = mul i24 %sext_ln72_192, i24 97

]]></Node>
<StgValue><ssdm name="mul_ln72_169"/></StgValue>
</operation>

<operation id="2691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1390 %tmp_190 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_188, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1391 %shl_ln72_241 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_190, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_241"/></StgValue>
</operation>

<operation id="2693" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1392 %add_ln72_189 = add i24 %shl_ln72_241, i24 %mul_ln72_169

]]></Node>
<StgValue><ssdm name="add_ln72_189"/></StgValue>
</operation>

<operation id="2694" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1393 %mul_ln72_170 = mul i23 %sext_ln72_76, i23 55

]]></Node>
<StgValue><ssdm name="mul_ln72_170"/></StgValue>
</operation>

<operation id="2695" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1398 %mul_ln72_171 = mul i23 %sext_ln72_175, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln72_171"/></StgValue>
</operation>

<operation id="2696" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1442 %add_ln72_198 = add i24 %shl_ln72_250, i24 %sext_ln72_247

]]></Node>
<StgValue><ssdm name="add_ln72_198"/></StgValue>
</operation>

<operation id="2697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1443 %tmp_201 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_198, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1444 %shl_ln72_251 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_201, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_251"/></StgValue>
</operation>

<operation id="2699" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1445 %mul_ln72_177 = mul i24 %sext_ln72_192, i24 16773525

]]></Node>
<StgValue><ssdm name="mul_ln72_177"/></StgValue>
</operation>

<operation id="2700" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1446 %add_ln72_199 = add i24 %shl_ln72_251, i24 %mul_ln72_177

]]></Node>
<StgValue><ssdm name="add_ln72_199"/></StgValue>
</operation>

<operation id="2701" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1457 %mul_ln72_178 = mul i24 %sext_ln72_177, i24 1878

]]></Node>
<StgValue><ssdm name="mul_ln72_178"/></StgValue>
</operation>

<operation id="2702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:1489 %shl_ln72_261 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_23_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_261"/></StgValue>
</operation>

<operation id="2703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="21" op_0_bw="20">
<![CDATA[
entry:1490 %sext_ln72_254 = sext i20 %shl_ln72_261

]]></Node>
<StgValue><ssdm name="sext_ln72_254"/></StgValue>
</operation>

<operation id="2704" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1491 %sub_ln72_50 = sub i21 0, i21 %sext_ln72_254

]]></Node>
<StgValue><ssdm name="sub_ln72_50"/></StgValue>
</operation>

<operation id="2705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1493 %shl_ln72_262 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_208, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_262"/></StgValue>
</operation>

<operation id="2706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="24" op_0_bw="21">
<![CDATA[
entry:1494 %sext_ln72_255 = sext i21 %sub_ln72_50

]]></Node>
<StgValue><ssdm name="sext_ln72_255"/></StgValue>
</operation>

<operation id="2707" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1495 %add_ln72_206 = add i24 %shl_ln72_262, i24 %sext_ln72_255

]]></Node>
<StgValue><ssdm name="add_ln72_206"/></StgValue>
</operation>

<operation id="2708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="22" op_0_bw="21">
<![CDATA[
entry:1496 %sext_ln72_256 = sext i21 %shl_ln72_115

]]></Node>
<StgValue><ssdm name="sext_ln72_256"/></StgValue>
</operation>

<operation id="2709" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1497 %sub_ln72_122 = sub i22 %sext_ln72_80, i22 %sext_ln72_256

]]></Node>
<StgValue><ssdm name="sub_ln72_122"/></StgValue>
</operation>

<operation id="2710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1498 %tmp_209 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_206, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1499 %shl_ln72_263 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_209, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_263"/></StgValue>
</operation>

<operation id="2712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="24" op_0_bw="22">
<![CDATA[
entry:1500 %sext_ln72_257 = sext i22 %sub_ln72_122

]]></Node>
<StgValue><ssdm name="sext_ln72_257"/></StgValue>
</operation>

<operation id="2713" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1501 %add_ln72_207 = add i24 %shl_ln72_263, i24 %sext_ln72_257

]]></Node>
<StgValue><ssdm name="add_ln72_207"/></StgValue>
</operation>

<operation id="2714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1503 %tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_207, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2715" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1538 %add_ln72_214 = add i24 %shl_ln72_270, i24 %sext_ln72_259

]]></Node>
<StgValue><ssdm name="add_ln72_214"/></StgValue>
</operation>

<operation id="2716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1539 %tmp_217 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_214, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1540 %shl_ln72_271 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_217, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_271"/></StgValue>
</operation>

<operation id="2718" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1541 %mul_ln72_191 = mul i24 %sext_ln72_177, i24 579

]]></Node>
<StgValue><ssdm name="mul_ln72_191"/></StgValue>
</operation>

<operation id="2719" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1542 %add_ln72_215 = add i24 %shl_ln72_271, i24 %mul_ln72_191

]]></Node>
<StgValue><ssdm name="add_ln72_215"/></StgValue>
</operation>

<operation id="2720" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1545 %mul_ln72_192 = mul i24 %sext_ln72_100, i24 16776351

]]></Node>
<StgValue><ssdm name="mul_ln72_192"/></StgValue>
</operation>

<operation id="2721" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1549 %mul_ln72_193 = mul i24 %sext_ln72_18, i24 1744

]]></Node>
<StgValue><ssdm name="mul_ln72_193"/></StgValue>
</operation>

<operation id="2722" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1597 %add_ln72_224 = add i24 %shl_ln72_281, i24 %sext_ln72_269

]]></Node>
<StgValue><ssdm name="add_ln72_224"/></StgValue>
</operation>

<operation id="2723" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1598 %mul_ln72_199 = mul i21 %sext_ln72_93, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_199"/></StgValue>
</operation>

<operation id="2724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1599 %tmp_228 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_224, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2725" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1600 %shl_ln72_282 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_228, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_282"/></StgValue>
</operation>

<operation id="2726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="24" op_0_bw="21">
<![CDATA[
entry:1601 %sext_ln72_270 = sext i21 %mul_ln72_199

]]></Node>
<StgValue><ssdm name="sext_ln72_270"/></StgValue>
</operation>

<operation id="2727" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1602 %add_ln72_225 = add i24 %shl_ln72_282, i24 %sext_ln72_270

]]></Node>
<StgValue><ssdm name="add_ln72_225"/></StgValue>
</operation>

<operation id="2728" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1624 %add_ln72_228 = add i24 %shl_ln72_283, i24 %sext_ln72_274

]]></Node>
<StgValue><ssdm name="add_ln72_228"/></StgValue>
</operation>

<operation id="2729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1626 %tmp_233 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_228, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2730" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1662 %add_ln72_235 = add i24 %shl_ln72_290, i24 %mul_ln72_208

]]></Node>
<StgValue><ssdm name="add_ln72_235"/></StgValue>
</operation>

<operation id="2731" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1663 %tmp_240 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_235, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1664 %shl_ln72_291 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_240, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_291"/></StgValue>
</operation>

<operation id="2733" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1665 %mul_ln72_209 = mul i24 %sext_ln72_69, i24 994

]]></Node>
<StgValue><ssdm name="mul_ln72_209"/></StgValue>
</operation>

<operation id="2734" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1666 %add_ln72_236 = add i24 %shl_ln72_291, i24 %mul_ln72_209

]]></Node>
<StgValue><ssdm name="add_ln72_236"/></StgValue>
</operation>

<operation id="2735" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1667 %mul_ln72_210 = mul i24 %sext_ln72_192, i24 16772644

]]></Node>
<StgValue><ssdm name="mul_ln72_210"/></StgValue>
</operation>

<operation id="2736" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1673 %mul_ln72_211 = mul i24 %sext_ln72_73, i24 2475

]]></Node>
<StgValue><ssdm name="mul_ln72_211"/></StgValue>
</operation>

<operation id="2737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:1711 %shl_ln72_300 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_26_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_300"/></StgValue>
</operation>

<operation id="2738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="22" op_0_bw="21">
<![CDATA[
entry:1712 %sext_ln72_280 = sext i21 %shl_ln72_300

]]></Node>
<StgValue><ssdm name="sext_ln72_280"/></StgValue>
</operation>

<operation id="2739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1713 %shl_ln72_301 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_26_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_301"/></StgValue>
</operation>

<operation id="2740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="22" op_0_bw="18">
<![CDATA[
entry:1714 %sext_ln72_281 = sext i18 %shl_ln72_301

]]></Node>
<StgValue><ssdm name="sext_ln72_281"/></StgValue>
</operation>

<operation id="2741" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1715 %sub_ln72_54 = sub i22 %sext_ln72_281, i22 %sext_ln72_280

]]></Node>
<StgValue><ssdm name="sub_ln72_54"/></StgValue>
</operation>

<operation id="2742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1717 %shl_ln72_302 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_250, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_302"/></StgValue>
</operation>

<operation id="2743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="24" op_0_bw="22">
<![CDATA[
entry:1718 %sext_ln72_282 = sext i22 %sub_ln72_54

]]></Node>
<StgValue><ssdm name="sext_ln72_282"/></StgValue>
</operation>

<operation id="2744" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1719 %add_ln72_246 = add i24 %shl_ln72_302, i24 %sext_ln72_282

]]></Node>
<StgValue><ssdm name="add_ln72_246"/></StgValue>
</operation>

<operation id="2745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1720 %tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_246, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="2746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1721 %shl_ln72_303 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_251, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_303"/></StgValue>
</operation>

<operation id="2747" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1722 %mul_ln72_219 = mul i24 %sext_ln72_122, i24 1289

]]></Node>
<StgValue><ssdm name="mul_ln72_219"/></StgValue>
</operation>

<operation id="2748" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1723 %add_ln72_247 = add i24 %shl_ln72_303, i24 %mul_ln72_219

]]></Node>
<StgValue><ssdm name="add_ln72_247"/></StgValue>
</operation>

<operation id="2749" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1724 %mul_ln72_220 = mul i24 %sext_ln72_73, i24 16776107

]]></Node>
<StgValue><ssdm name="mul_ln72_220"/></StgValue>
</operation>

<operation id="2750" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1730 %mul_ln72_221 = mul i24 %sext_ln72_100, i24 917

]]></Node>
<StgValue><ssdm name="mul_ln72_221"/></StgValue>
</operation>

<operation id="2751" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1789 %mul_ln72_224 = mul i22 %sext_ln72_74, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_224"/></StgValue>
</operation>

<operation id="2752" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1794 %mul_ln72_225 = mul i23 %sext_ln72_82, i23 8388570

]]></Node>
<StgValue><ssdm name="mul_ln72_225"/></StgValue>
</operation>

<operation id="2753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1851 %shl_ln72_330 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_272, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_330"/></StgValue>
</operation>

<operation id="2754" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1852 %mul_ln72_234 = mul i24 %sext_ln72_139, i24 625

]]></Node>
<StgValue><ssdm name="mul_ln72_234"/></StgValue>
</operation>

<operation id="2755" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1853 %add_ln72_267 = add i24 %shl_ln72_330, i24 %mul_ln72_234

]]></Node>
<StgValue><ssdm name="add_ln72_267"/></StgValue>
</operation>

<operation id="2756" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1854 %mul_ln72_235 = mul i23 %sext_ln72_66, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_235"/></StgValue>
</operation>

<operation id="2757" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1859 %mul_ln72_236 = mul i24 %sext_ln72_85, i24 16776525

]]></Node>
<StgValue><ssdm name="mul_ln72_236"/></StgValue>
</operation>

<operation id="2758" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1902 %add_ln72_277 = add i24 %shl_ln72_340, i24 %mul_ln72_244

]]></Node>
<StgValue><ssdm name="add_ln72_277"/></StgValue>
</operation>

<operation id="2759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1903 %tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_277, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1904 %shl_ln72_341 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_283, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_341"/></StgValue>
</operation>

<operation id="2761" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1905 %mul_ln72_245 = mul i24 %sext_ln72_139, i24 276

]]></Node>
<StgValue><ssdm name="mul_ln72_245"/></StgValue>
</operation>

<operation id="2762" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1906 %add_ln72_278 = add i24 %shl_ln72_341, i24 %mul_ln72_245

]]></Node>
<StgValue><ssdm name="add_ln72_278"/></StgValue>
</operation>

<operation id="2763" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1907 %mul_ln72_246 = mul i24 %sext_ln72_122, i24 16774950

]]></Node>
<StgValue><ssdm name="mul_ln72_246"/></StgValue>
</operation>

<operation id="2764" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1913 %mul_ln72_247 = mul i24 %sext_ln72_192, i24 1737

]]></Node>
<StgValue><ssdm name="mul_ln72_247"/></StgValue>
</operation>

<operation id="2765" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1960 %add_ln72_288 = add i24 %shl_ln72_353, i24 %sext_ln72_313

]]></Node>
<StgValue><ssdm name="add_ln72_288"/></StgValue>
</operation>

<operation id="2766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1961 %tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_288, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2767" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1963 %mul_ln72_256 = mul i24 %sext_ln72_147, i24 16776636

]]></Node>
<StgValue><ssdm name="mul_ln72_256"/></StgValue>
</operation>

<operation id="2768" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1965 %mul_ln72_257 = mul i24 %sext_ln72_79, i24 468

]]></Node>
<StgValue><ssdm name="mul_ln72_257"/></StgValue>
</operation>

<operation id="2769" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2015 %add_ln72_300 = add i24 %shl_ln72_365, i24 %mul_ln72_268

]]></Node>
<StgValue><ssdm name="add_ln72_300"/></StgValue>
</operation>

<operation id="2770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2017 %tmp_306 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_300, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2771" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2018 %shl_ln72_366 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_306, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_366"/></StgValue>
</operation>

<operation id="2772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="24" op_0_bw="21">
<![CDATA[
entry:2019 %sext_ln72_314 = sext i21 %sub_ln72_64

]]></Node>
<StgValue><ssdm name="sext_ln72_314"/></StgValue>
</operation>

<operation id="2773" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2020 %add_ln72_301 = add i24 %shl_ln72_366, i24 %sext_ln72_314

]]></Node>
<StgValue><ssdm name="add_ln72_301"/></StgValue>
</operation>

<operation id="2774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2021 %tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_301, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2775" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2022 %shl_ln72_367 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_307, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_367"/></StgValue>
</operation>

<operation id="2776" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2023 %mul_ln72_269 = mul i24 %sext_ln72_59, i24 217

]]></Node>
<StgValue><ssdm name="mul_ln72_269"/></StgValue>
</operation>

<operation id="2777" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2024 %add_ln72_302 = add i24 %shl_ln72_367, i24 %mul_ln72_269

]]></Node>
<StgValue><ssdm name="add_ln72_302"/></StgValue>
</operation>

<operation id="2778" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2045 %mul_ln72_270 = mul i24 %sext_ln72_192, i24 1189

]]></Node>
<StgValue><ssdm name="mul_ln72_270"/></StgValue>
</operation>

<operation id="2779" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2089 %add_ln72_313 = add i24 %shl_ln72_380, i24 %mul_ln72_278

]]></Node>
<StgValue><ssdm name="add_ln72_313"/></StgValue>
</operation>

<operation id="2780" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2090 %mul_ln72_279 = mul i24 %sext_ln72_46, i24 16774607

]]></Node>
<StgValue><ssdm name="mul_ln72_279"/></StgValue>
</operation>

<operation id="2781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2091 %tmp_320 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_313, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2092 %shl_ln72_381 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_320, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_381"/></StgValue>
</operation>

<operation id="2783" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2093 %add_ln72_314 = add i24 %shl_ln72_381, i24 %mul_ln72_279

]]></Node>
<StgValue><ssdm name="add_ln72_314"/></StgValue>
</operation>

<operation id="2784" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2094 %mul_ln72_280 = mul i24 %sext_ln72_143, i24 16771774

]]></Node>
<StgValue><ssdm name="mul_ln72_280"/></StgValue>
</operation>

<operation id="2785" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2098 %mul_ln72_281 = mul i23 %sext_ln72_82, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln72_281"/></StgValue>
</operation>

<operation id="2786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2160 %shl_ln72_396 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_332, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_396"/></StgValue>
</operation>

<operation id="2787" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2161 %mul_ln72_290 = mul i24 %sext_ln72_139, i24 524

]]></Node>
<StgValue><ssdm name="mul_ln72_290"/></StgValue>
</operation>

<operation id="2788" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2162 %add_ln72_326 = add i24 %shl_ln72_396, i24 %mul_ln72_290

]]></Node>
<StgValue><ssdm name="add_ln72_326"/></StgValue>
</operation>

<operation id="2789" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2163 %mul_ln72_291 = mul i23 %sext_ln72_121, i23 8388571

]]></Node>
<StgValue><ssdm name="mul_ln72_291"/></StgValue>
</operation>

<operation id="2790" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2177 %mul_ln72_292 = mul i24 %sext_ln72_94, i24 505

]]></Node>
<StgValue><ssdm name="mul_ln72_292"/></StgValue>
</operation>

<operation id="2791" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2218 %add_ln72_334 = add i24 %shl_ln72_408, i24 %sext_ln72_344

]]></Node>
<StgValue><ssdm name="add_ln72_334"/></StgValue>
</operation>

<operation id="2792" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2219 %tmp_342 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_32_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="2793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="23" op_0_bw="22">
<![CDATA[
entry:2220 %sext_ln72_345 = sext i22 %tmp_342

]]></Node>
<StgValue><ssdm name="sext_ln72_345"/></StgValue>
</operation>

<operation id="2794" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2221 %sub_ln72_125 = sub i23 %sext_ln72_86, i23 %sext_ln72_345

]]></Node>
<StgValue><ssdm name="sub_ln72_125"/></StgValue>
</operation>

<operation id="2795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2222 %tmp_343 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_334, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2223 %shl_ln72_409 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_343, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_409"/></StgValue>
</operation>

<operation id="2797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="24" op_0_bw="23">
<![CDATA[
entry:2224 %sext_ln72_346 = sext i23 %sub_ln72_125

]]></Node>
<StgValue><ssdm name="sext_ln72_346"/></StgValue>
</operation>

<operation id="2798" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2225 %add_ln72_335 = add i24 %shl_ln72_409, i24 %sext_ln72_346

]]></Node>
<StgValue><ssdm name="add_ln72_335"/></StgValue>
</operation>

<operation id="2799" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2229 %tmp_344 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_335, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="2800" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2260 %add_ln72_341 = add i24 %shl_ln72_416, i24 %mul_ln72_302

]]></Node>
<StgValue><ssdm name="add_ln72_341"/></StgValue>
</operation>

<operation id="2801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2261 %tmp_350 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_341, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2262 %shl_ln72_417 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_350, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_417"/></StgValue>
</operation>

<operation id="2803" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2263 %mul_ln72_303 = mul i24 %sext_ln72_192, i24 16774755

]]></Node>
<StgValue><ssdm name="mul_ln72_303"/></StgValue>
</operation>

<operation id="2804" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2264 %add_ln72_342 = add i24 %shl_ln72_417, i24 %mul_ln72_303

]]></Node>
<StgValue><ssdm name="add_ln72_342"/></StgValue>
</operation>

<operation id="2805" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2265 %mul_ln72_304 = mul i24 %sext_ln72_73, i24 16772410

]]></Node>
<StgValue><ssdm name="mul_ln72_304"/></StgValue>
</operation>

<operation id="2806" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2315 %sub_ln72_1 = sub i17 0, i17 %sext_ln72_55

]]></Node>
<StgValue><ssdm name="sub_ln72_1"/></StgValue>
</operation>

<operation id="2807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2317 %shl_ln72_429 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_360, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_429"/></StgValue>
</operation>

<operation id="2808" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="24" op_0_bw="17">
<![CDATA[
entry:2318 %sext_ln72_355 = sext i17 %sub_ln72_1

]]></Node>
<StgValue><ssdm name="sext_ln72_355"/></StgValue>
</operation>

<operation id="2809" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2319 %add_ln72_352 = add i24 %shl_ln72_429, i24 %sext_ln72_355

]]></Node>
<StgValue><ssdm name="add_ln72_352"/></StgValue>
</operation>

<operation id="2810" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2320 %mul_ln72_312 = mul i22 %sext_ln72_63, i22 25

]]></Node>
<StgValue><ssdm name="mul_ln72_312"/></StgValue>
</operation>

<operation id="2811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2321 %tmp_361 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_352, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2322 %shl_ln72_430 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_361, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_430"/></StgValue>
</operation>

<operation id="2813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="24" op_0_bw="22">
<![CDATA[
entry:2323 %sext_ln72_356 = sext i22 %mul_ln72_312

]]></Node>
<StgValue><ssdm name="sext_ln72_356"/></StgValue>
</operation>

<operation id="2814" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2324 %add_ln72_353 = add i24 %shl_ln72_430, i24 %sext_ln72_356

]]></Node>
<StgValue><ssdm name="add_ln72_353"/></StgValue>
</operation>

<operation id="2815" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2327 %mul_ln72_313 = mul i24 %sext_ln72_177, i24 530

]]></Node>
<StgValue><ssdm name="mul_ln72_313"/></StgValue>
</operation>

<operation id="2816" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2331 %mul_ln72_314 = mul i24 %sext_ln72_125, i24 1001

]]></Node>
<StgValue><ssdm name="mul_ln72_314"/></StgValue>
</operation>

<operation id="2817" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2357 %mul_ln72_319 = mul i24 %sext_ln72_69, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_319"/></StgValue>
</operation>

<operation id="2818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2359 %shl_ln72_438 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_368, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_438"/></StgValue>
</operation>

<operation id="2819" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2360 %add_ln72_360 = add i24 %shl_ln72_438, i24 %mul_ln72_319

]]></Node>
<StgValue><ssdm name="add_ln72_360"/></StgValue>
</operation>

<operation id="2820" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2361 %mul_ln72_320 = mul i22 %sext_ln72_74, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_320"/></StgValue>
</operation>

<operation id="2821" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2368 %mul_ln72_321 = mul i24 %sext_ln72_79, i24 811

]]></Node>
<StgValue><ssdm name="mul_ln72_321"/></StgValue>
</operation>

<operation id="2822" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2406 %add_ln72_369 = add i24 %shl_ln72_447, i24 %mul_ln72_327

]]></Node>
<StgValue><ssdm name="add_ln72_369"/></StgValue>
</operation>

<operation id="2823" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2407 %tmp_378 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_369, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2824" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2408 %shl_ln72_448 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_378, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_448"/></StgValue>
</operation>

<operation id="2825" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2409 %mul_ln72_328 = mul i24 %sext_ln72_139, i24 765

]]></Node>
<StgValue><ssdm name="mul_ln72_328"/></StgValue>
</operation>

<operation id="2826" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2410 %add_ln72_370 = add i24 %shl_ln72_448, i24 %mul_ln72_328

]]></Node>
<StgValue><ssdm name="add_ln72_370"/></StgValue>
</operation>

<operation id="2827" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2413 %mul_ln72_329 = mul i24 %sext_ln72_94, i24 1495

]]></Node>
<StgValue><ssdm name="mul_ln72_329"/></StgValue>
</operation>

<operation id="2828" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2449 %add_ln72_377 = add i24 %shl_ln72_455, i24 %mul_ln72_335

]]></Node>
<StgValue><ssdm name="add_ln72_377"/></StgValue>
</operation>

<operation id="2829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2450 %tmp_386 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_377, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2830" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2451 %shl_ln72_456 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_386, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_456"/></StgValue>
</operation>

<operation id="2831" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2452 %mul_ln72_336 = mul i24 %sext_ln72_73, i24 3973

]]></Node>
<StgValue><ssdm name="mul_ln72_336"/></StgValue>
</operation>

<operation id="2832" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2453 %add_ln72_378 = add i24 %shl_ln72_456, i24 %mul_ln72_336

]]></Node>
<StgValue><ssdm name="add_ln72_378"/></StgValue>
</operation>

<operation id="2833" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2456 %mul_ln72_337 = mul i24 %sext_ln72_79, i24 816

]]></Node>
<StgValue><ssdm name="mul_ln72_337"/></StgValue>
</operation>

<operation id="2834" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2458 %mul_ln72_338 = mul i24 %sext_ln72_85, i24 16776756

]]></Node>
<StgValue><ssdm name="mul_ln72_338"/></StgValue>
</operation>

<operation id="2835" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2504 %add_ln72_388 = add i24 %shl_ln72_465, i24 %mul_ln72_345

]]></Node>
<StgValue><ssdm name="add_ln72_388"/></StgValue>
</operation>

<operation id="2836" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2505 %tmp_398 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_388, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2837" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2507 %mul_ln72_346 = mul i24 %sext_ln72_69, i24 1945

]]></Node>
<StgValue><ssdm name="mul_ln72_346"/></StgValue>
</operation>

<operation id="2838" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2509 %mul_ln72_347 = mul i23 %sext_ln72_86, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_347"/></StgValue>
</operation>

<operation id="2839" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2544 %add_ln72_396 = add i24 %shl_ln72_473, i24 %mul_ln72_354

]]></Node>
<StgValue><ssdm name="add_ln72_396"/></StgValue>
</operation>

<operation id="2840" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2545 %mul_ln72_355 = mul i24 %sext_ln72_139, i24 16777017

]]></Node>
<StgValue><ssdm name="mul_ln72_355"/></StgValue>
</operation>

<operation id="2841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2546 %tmp_406 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_396, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2842" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2547 %shl_ln72_474 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_406, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_474"/></StgValue>
</operation>

<operation id="2843" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2548 %add_ln72_397 = add i24 %shl_ln72_474, i24 %mul_ln72_355

]]></Node>
<StgValue><ssdm name="add_ln72_397"/></StgValue>
</operation>

<operation id="2844" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2551 %mul_ln72_356 = mul i24 %sext_ln72_147, i24 16776605

]]></Node>
<StgValue><ssdm name="mul_ln72_356"/></StgValue>
</operation>

<operation id="2845" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2553 %mul_ln72_357 = mul i22 %sext_ln72_80, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_357"/></StgValue>
</operation>

<operation id="2846" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2613 %add_ln72_410 = add i24 %shl_ln72_485, i24 %mul_ln72_366

]]></Node>
<StgValue><ssdm name="add_ln72_410"/></StgValue>
</operation>

<operation id="2847" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2614 %tmp_421 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_410, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2848" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2615 %shl_ln72_486 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_421, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_486"/></StgValue>
</operation>

<operation id="2849" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2616 %mul_ln72_367 = mul i24 %sext_ln72_192, i24 1306

]]></Node>
<StgValue><ssdm name="mul_ln72_367"/></StgValue>
</operation>

<operation id="2850" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2617 %add_ln72_411 = add i24 %shl_ln72_486, i24 %mul_ln72_367

]]></Node>
<StgValue><ssdm name="add_ln72_411"/></StgValue>
</operation>

<operation id="2851" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2618 %mul_ln72_368 = mul i24 %sext_ln72_79, i24 16776124

]]></Node>
<StgValue><ssdm name="mul_ln72_368"/></StgValue>
</operation>

<operation id="2852" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2624 %mul_ln72_369 = mul i24 %sext_ln72_125, i24 1469

]]></Node>
<StgValue><ssdm name="mul_ln72_369"/></StgValue>
</operation>

<operation id="2853" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2645 %mul_ln72_374 = mul i24 %sext_ln72_165, i24 16772597

]]></Node>
<StgValue><ssdm name="mul_ln72_374"/></StgValue>
</operation>

<operation id="2854" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2647 %shl_ln72_492 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_427, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_492"/></StgValue>
</operation>

<operation id="2855" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2648 %add_ln72_417 = add i24 %shl_ln72_492, i24 %mul_ln72_374

]]></Node>
<StgValue><ssdm name="add_ln72_417"/></StgValue>
</operation>

<operation id="2856" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2649 %mul_ln72_375 = mul i22 %sext_ln72_65, i22 4194277

]]></Node>
<StgValue><ssdm name="mul_ln72_375"/></StgValue>
</operation>

<operation id="2857" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2656 %mul_ln72_376 = mul i24 %sext_ln72_126, i24 431

]]></Node>
<StgValue><ssdm name="mul_ln72_376"/></StgValue>
</operation>

<operation id="2858" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2713 %add_ln72_428 = add i24 %shl_ln72_503, i24 %sext_ln72_381

]]></Node>
<StgValue><ssdm name="add_ln72_428"/></StgValue>
</operation>

<operation id="2859" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2714 %sub_ln72_3 = sub i17 0, i17 %sext_ln72_60

]]></Node>
<StgValue><ssdm name="sub_ln72_3"/></StgValue>
</operation>

<operation id="2860" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2715 %tmp_440 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_428, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2861" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2716 %shl_ln72_504 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_440, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_504"/></StgValue>
</operation>

<operation id="2862" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="24" op_0_bw="17">
<![CDATA[
entry:2717 %sext_ln72_382 = sext i17 %sub_ln72_3

]]></Node>
<StgValue><ssdm name="sext_ln72_382"/></StgValue>
</operation>

<operation id="2863" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2718 %add_ln72_429 = add i24 %shl_ln72_504, i24 %sext_ln72_382

]]></Node>
<StgValue><ssdm name="add_ln72_429"/></StgValue>
</operation>

<operation id="2864" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:2719 %shl_ln72_505 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_24_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_505"/></StgValue>
</operation>

<operation id="2865" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="23" op_0_bw="19">
<![CDATA[
entry:2721 %sext_ln72_384 = sext i19 %shl_ln72_505

]]></Node>
<StgValue><ssdm name="sext_ln72_384"/></StgValue>
</operation>

<operation id="2866" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2724 %tmp_441 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_429, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2867" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2728 %mul_ln72_383 = mul i24 %sext_ln72_69, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_383"/></StgValue>
</operation>

<operation id="2868" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2789 %add_ln72_439 = add i24 %shl_ln72_520, i24 %sext_ln72_400

]]></Node>
<StgValue><ssdm name="add_ln72_439"/></StgValue>
</operation>

<operation id="2869" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2790 %mul_ln72_388 = mul i21 %sext_ln72_144, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_388"/></StgValue>
</operation>

<operation id="2870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2791 %tmp_451 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_439, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2871" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2792 %shl_ln72_521 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_451, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_521"/></StgValue>
</operation>

<operation id="2872" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="24" op_0_bw="21">
<![CDATA[
entry:2793 %sext_ln72_401 = sext i21 %mul_ln72_388

]]></Node>
<StgValue><ssdm name="sext_ln72_401"/></StgValue>
</operation>

<operation id="2873" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2794 %add_ln72_440 = add i24 %shl_ln72_521, i24 %sext_ln72_401

]]></Node>
<StgValue><ssdm name="add_ln72_440"/></StgValue>
</operation>

<operation id="2874" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2795 %mul_ln72_389 = mul i24 %sext_ln72_122, i24 16777139

]]></Node>
<StgValue><ssdm name="mul_ln72_389"/></StgValue>
</operation>

<operation id="2875" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2834 %mul_ln72_394 = mul i24 %sext_ln72_147, i24 268

]]></Node>
<StgValue><ssdm name="mul_ln72_394"/></StgValue>
</operation>

<operation id="2876" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2868 %add_ln72_453 = add i24 %shl_ln72_537, i24 %mul_ln72_400

]]></Node>
<StgValue><ssdm name="add_ln72_453"/></StgValue>
</operation>

<operation id="2877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2869 %tmp_465 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_453, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2878" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2870 %shl_ln72_538 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_465, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_538"/></StgValue>
</operation>

<operation id="2879" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2871 %mul_ln72_401 = mul i24 %sext_ln72_143, i24 328

]]></Node>
<StgValue><ssdm name="mul_ln72_401"/></StgValue>
</operation>

<operation id="2880" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2872 %add_ln72_454 = add i24 %shl_ln72_538, i24 %mul_ln72_401

]]></Node>
<StgValue><ssdm name="add_ln72_454"/></StgValue>
</operation>

<operation id="2881" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2875 %mul_ln72_402 = mul i24 %sext_ln72_125, i24 922

]]></Node>
<StgValue><ssdm name="mul_ln72_402"/></StgValue>
</operation>

<operation id="2882" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2879 %mul_ln72_403 = mul i24 %sext_ln72_94, i24 441

]]></Node>
<StgValue><ssdm name="mul_ln72_403"/></StgValue>
</operation>

<operation id="2883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="24" op_0_bw="24" op_1_bw="14" op_2_bw="10">
<![CDATA[
entry:2920 %shl_ln72_549 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i14.i10, i14 %trunc_ln72_23, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln72_549"/></StgValue>
</operation>

<operation id="2884" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:2921 %shl_ln72_550 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_20_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_550"/></StgValue>
</operation>

<operation id="2885" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="24" op_0_bw="23">
<![CDATA[
entry:2922 %sext_ln72_408 = sext i23 %shl_ln72_550

]]></Node>
<StgValue><ssdm name="sext_ln72_408"/></StgValue>
</operation>

<operation id="2886" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2923 %sub_ln72_93 = sub i24 %sext_ln72_408, i24 %shl_ln72_549

]]></Node>
<StgValue><ssdm name="sub_ln72_93"/></StgValue>
</operation>

<operation id="2887" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2925 %shl_ln72_551 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_475, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_551"/></StgValue>
</operation>

<operation id="2888" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2926 %add_ln72_464 = add i24 %shl_ln72_551, i24 %sub_ln72_93

]]></Node>
<StgValue><ssdm name="add_ln72_464"/></StgValue>
</operation>

<operation id="2889" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2927 %mul_ln72_410 = mul i23 %sext_ln72_49, i23 8388573

]]></Node>
<StgValue><ssdm name="mul_ln72_410"/></StgValue>
</operation>

<operation id="2890" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2928 %tmp_476 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_464, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2891" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2929 %shl_ln72_552 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_476, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_552"/></StgValue>
</operation>

<operation id="2892" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="24" op_0_bw="23">
<![CDATA[
entry:2930 %sext_ln72_409 = sext i23 %mul_ln72_410

]]></Node>
<StgValue><ssdm name="sext_ln72_409"/></StgValue>
</operation>

<operation id="2893" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2931 %add_ln72_465 = add i24 %shl_ln72_552, i24 %sext_ln72_409

]]></Node>
<StgValue><ssdm name="add_ln72_465"/></StgValue>
</operation>

<operation id="2894" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2934 %mul_ln72_411 = mul i24 %sext_ln72_139, i24 16776509

]]></Node>
<StgValue><ssdm name="mul_ln72_411"/></StgValue>
</operation>

<operation id="2895" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2936 %mul_ln72_412 = mul i24 %sext_ln72_85, i24 16777110

]]></Node>
<StgValue><ssdm name="mul_ln72_412"/></StgValue>
</operation>

<operation id="2896" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:2990 %shl_ln72_564 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_26_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_564"/></StgValue>
</operation>

<operation id="2897" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="20" op_0_bw="19">
<![CDATA[
entry:2991 %sext_ln72_422 = sext i19 %shl_ln72_564

]]></Node>
<StgValue><ssdm name="sext_ln72_422"/></StgValue>
</operation>

<operation id="2898" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="22" op_0_bw="19">
<![CDATA[
entry:2992 %sext_ln72_423 = sext i19 %shl_ln72_564

]]></Node>
<StgValue><ssdm name="sext_ln72_423"/></StgValue>
</operation>

<operation id="2899" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2993 %sub_ln72_96 = sub i22 %sext_ln72_280, i22 %sext_ln72_423

]]></Node>
<StgValue><ssdm name="sub_ln72_96"/></StgValue>
</operation>

<operation id="2900" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2995 %shl_ln72_565 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_487, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_565"/></StgValue>
</operation>

<operation id="2901" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="24" op_0_bw="22">
<![CDATA[
entry:2996 %sext_ln72_424 = sext i22 %sub_ln72_96

]]></Node>
<StgValue><ssdm name="sext_ln72_424"/></StgValue>
</operation>

<operation id="2902" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2997 %add_ln72_475 = add i24 %shl_ln72_565, i24 %sext_ln72_424

]]></Node>
<StgValue><ssdm name="add_ln72_475"/></StgValue>
</operation>

<operation id="2903" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2998 %mul_ln72_417 = mul i23 %sext_ln72_191, i23 58

]]></Node>
<StgValue><ssdm name="mul_ln72_417"/></StgValue>
</operation>

<operation id="2904" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2999 %tmp_488 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_475, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="2905" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3000 %shl_ln72_566 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_488, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_566"/></StgValue>
</operation>

<operation id="2906" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="24" op_0_bw="23">
<![CDATA[
entry:3001 %sext_ln72_425 = sext i23 %mul_ln72_417

]]></Node>
<StgValue><ssdm name="sext_ln72_425"/></StgValue>
</operation>

<operation id="2907" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3002 %add_ln72_476 = add i24 %shl_ln72_566, i24 %sext_ln72_425

]]></Node>
<StgValue><ssdm name="add_ln72_476"/></StgValue>
</operation>

<operation id="2908" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3003 %mul_ln72_418 = mul i23 %sext_ln72_175, i23 8388553

]]></Node>
<StgValue><ssdm name="mul_ln72_418"/></StgValue>
</operation>

<operation id="2909" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3032 %mul_ln72_420 = mul i23 %sext_ln72_140, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln72_420"/></StgValue>
</operation>

<operation id="2910" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3042 %mul_ln72_421 = mul i22 %sext_ln72_96, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_421"/></StgValue>
</operation>

<operation id="2911" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3085 %add_ln72_489 = add i24 %shl_ln72_580, i24 %sext_ln72_439

]]></Node>
<StgValue><ssdm name="add_ln72_489"/></StgValue>
</operation>

<operation id="2912" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3086 %tmp_502 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_489, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2913" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3087 %shl_ln72_581 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_502, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_581"/></StgValue>
</operation>

<operation id="2914" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3088 %mul_ln72_429 = mul i24 %sext_ln72_143, i24 16776796

]]></Node>
<StgValue><ssdm name="mul_ln72_429"/></StgValue>
</operation>

<operation id="2915" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3089 %add_ln72_490 = add i24 %shl_ln72_581, i24 %mul_ln72_429

]]></Node>
<StgValue><ssdm name="add_ln72_490"/></StgValue>
</operation>

<operation id="2916" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3092 %mul_ln72_430 = mul i24 %sext_ln72_147, i24 16776714

]]></Node>
<StgValue><ssdm name="mul_ln72_430"/></StgValue>
</operation>

<operation id="2917" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3096 %mul_ln72_431 = mul i24 %sext_ln72_73, i24 16774704

]]></Node>
<StgValue><ssdm name="mul_ln72_431"/></StgValue>
</operation>

<operation id="2918" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3144 %add_ln72_502 = add i24 %shl_ln72_593, i24 %mul_ln72_442

]]></Node>
<StgValue><ssdm name="add_ln72_502"/></StgValue>
</operation>

<operation id="2919" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3145 %tmp_515 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_502, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="2920" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3146 %shl_ln72_594 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_515, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_594"/></StgValue>
</operation>

<operation id="2921" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3147 %add_ln72_503 = add i24 %shl_ln72_594, i24 %sext_ln72_314

]]></Node>
<StgValue><ssdm name="add_ln72_503"/></StgValue>
</operation>

<operation id="2922" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3148 %tmp_516 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_503, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="2923" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3149 %shl_ln72_595 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_516, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_595"/></StgValue>
</operation>

<operation id="2924" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3150 %mul_ln72_443 = mul i24 %sext_ln72_122, i24 1451

]]></Node>
<StgValue><ssdm name="mul_ln72_443"/></StgValue>
</operation>

<operation id="2925" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3151 %add_ln72_504 = add i24 %shl_ln72_595, i24 %mul_ln72_443

]]></Node>
<StgValue><ssdm name="add_ln72_504"/></StgValue>
</operation>

<operation id="2926" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3154 %mul_ln72_444 = mul i24 %sext_ln72_73, i24 16776710

]]></Node>
<StgValue><ssdm name="mul_ln72_444"/></StgValue>
</operation>

<operation id="2927" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3223 %shl_ln72_615 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_529, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_615"/></StgValue>
</operation>

<operation id="2928" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3224 %mul_ln72_452 = mul i24 %sext_ln72_143, i24 16776793

]]></Node>
<StgValue><ssdm name="mul_ln72_452"/></StgValue>
</operation>

<operation id="2929" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3225 %add_ln72_517 = add i24 %shl_ln72_615, i24 %mul_ln72_452

]]></Node>
<StgValue><ssdm name="add_ln72_517"/></StgValue>
</operation>

<operation id="2930" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3226 %mul_ln72_453 = mul i23 %sext_ln72_66, i23 8388566

]]></Node>
<StgValue><ssdm name="mul_ln72_453"/></StgValue>
</operation>

<operation id="2931" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3233 %mul_ln72_454 = mul i24 %sext_ln72_94, i24 968

]]></Node>
<StgValue><ssdm name="mul_ln72_454"/></StgValue>
</operation>

<operation id="2932" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:3289 %shl_ln72_628 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_24_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_628"/></StgValue>
</operation>

<operation id="2933" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="23" op_0_bw="22">
<![CDATA[
entry:3290 %sext_ln72_455 = sext i22 %shl_ln72_628

]]></Node>
<StgValue><ssdm name="sext_ln72_455"/></StgValue>
</operation>

<operation id="2934" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3291 %sub_ln72_106 = sub i23 0, i23 %sext_ln72_455

]]></Node>
<StgValue><ssdm name="sub_ln72_106"/></StgValue>
</operation>

<operation id="2935" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3292 %sub_ln72_107 = sub i23 %sub_ln72_106, i23 %sext_ln72_384

]]></Node>
<StgValue><ssdm name="sub_ln72_107"/></StgValue>
</operation>

<operation id="2936" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3294 %shl_ln72_629 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_541, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_629"/></StgValue>
</operation>

<operation id="2937" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="24" op_0_bw="23">
<![CDATA[
entry:3295 %sext_ln72_456 = sext i23 %sub_ln72_107

]]></Node>
<StgValue><ssdm name="sext_ln72_456"/></StgValue>
</operation>

<operation id="2938" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3296 %add_ln72_528 = add i24 %shl_ln72_629, i24 %sext_ln72_456

]]></Node>
<StgValue><ssdm name="add_ln72_528"/></StgValue>
</operation>

<operation id="2939" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3297 %sub_ln72_108 = sub i20 0, i20 %sext_ln72_422

]]></Node>
<StgValue><ssdm name="sub_ln72_108"/></StgValue>
</operation>

<operation id="2940" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3298 %sub_ln72_109 = sub i20 %sub_ln72_108, i20 %sext_ln72_67

]]></Node>
<StgValue><ssdm name="sub_ln72_109"/></StgValue>
</operation>

<operation id="2941" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3299 %tmp_542 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_528, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="2942" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3303 %mul_ln72_459 = mul i22 %sext_ln72_80, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_459"/></StgValue>
</operation>

<operation id="2943" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3357 %add_ln72_538 = add i24 %shl_ln72_641, i24 %mul_ln72_464

]]></Node>
<StgValue><ssdm name="add_ln72_538"/></StgValue>
</operation>

<operation id="2944" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3358 %mul_ln72_465 = mul i24 %sext_ln72_139, i24 1452

]]></Node>
<StgValue><ssdm name="mul_ln72_465"/></StgValue>
</operation>

<operation id="2945" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3359 %tmp_552 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_538, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="2946" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3360 %shl_ln72_642 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_552, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_642"/></StgValue>
</operation>

<operation id="2947" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3361 %add_ln72_539 = add i24 %shl_ln72_642, i24 %mul_ln72_465

]]></Node>
<StgValue><ssdm name="add_ln72_539"/></StgValue>
</operation>

<operation id="2948" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3364 %mul_ln72_466 = mul i24 %sext_ln72_147, i24 16776989

]]></Node>
<StgValue><ssdm name="mul_ln72_466"/></StgValue>
</operation>

<operation id="2949" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3368 %mul_ln72_467 = mul i24 %sext_ln72_161, i24 596

]]></Node>
<StgValue><ssdm name="mul_ln72_467"/></StgValue>
</operation>

<operation id="2950" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3429 %mul_ln72_472 = mul i23 %sext_ln72_76, i23 35

]]></Node>
<StgValue><ssdm name="mul_ln72_472"/></StgValue>
</operation>

<operation id="2951" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3465 %add_ln72_556 = add i24 %shl_ln72_663, i24 %mul_ln72_476

]]></Node>
<StgValue><ssdm name="add_ln72_556"/></StgValue>
</operation>

<operation id="2952" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:3466 %shl_ln72_664 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_38_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_664"/></StgValue>
</operation>

<operation id="2953" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="23" op_0_bw="22">
<![CDATA[
entry:3467 %sext_ln72_485 = sext i22 %shl_ln72_664

]]></Node>
<StgValue><ssdm name="sext_ln72_485"/></StgValue>
</operation>

<operation id="2954" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:3468 %shl_ln72_665 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_38_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_665"/></StgValue>
</operation>

<operation id="2955" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="23" op_0_bw="18">
<![CDATA[
entry:3469 %sext_ln72_486 = sext i18 %shl_ln72_665

]]></Node>
<StgValue><ssdm name="sext_ln72_486"/></StgValue>
</operation>

<operation id="2956" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3470 %sub_ln72_119 = sub i23 %sext_ln72_485, i23 %sext_ln72_486

]]></Node>
<StgValue><ssdm name="sub_ln72_119"/></StgValue>
</operation>

<operation id="2957" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3471 %tmp_571 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_556, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="2958" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3472 %shl_ln72_666 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_571, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_666"/></StgValue>
</operation>

<operation id="2959" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="24" op_0_bw="23">
<![CDATA[
entry:3473 %sext_ln72_487 = sext i23 %sub_ln72_119

]]></Node>
<StgValue><ssdm name="sext_ln72_487"/></StgValue>
</operation>

<operation id="2960" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3474 %add_ln72_557 = add i24 %shl_ln72_666, i24 %sext_ln72_487

]]></Node>
<StgValue><ssdm name="add_ln72_557"/></StgValue>
</operation>

<operation id="2961" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3475 %sum_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_557, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_111"/></StgValue>
</operation>

<operation id="2962" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3476 %trunc_ln74_54 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_557, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_54"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2963" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:210 %add_ln72_4 = add i24 %shl_ln72_16, i24 %mul_ln72_4

]]></Node>
<StgValue><ssdm name="add_ln72_4"/></StgValue>
</operation>

<operation id="2964" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:215 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2965" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:216 %shl_ln72_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_17"/></StgValue>
</operation>

<operation id="2966" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:217 %mul_ln72_5 = mul i24 %sext_ln72_20, i24 581

]]></Node>
<StgValue><ssdm name="mul_ln72_5"/></StgValue>
</operation>

<operation id="2967" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:218 %add_ln72_5 = add i24 %shl_ln72_17, i24 %mul_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_5"/></StgValue>
</operation>

<operation id="2968" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:338 %add_ln72_16 = add i24 %shl_ln72_33, i24 %sext_ln72_72

]]></Node>
<StgValue><ssdm name="add_ln72_16"/></StgValue>
</operation>

<operation id="2969" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:344 %mul_ln72_11 = mul i23 %sext_ln72_76, i23 41

]]></Node>
<StgValue><ssdm name="mul_ln72_11"/></StgValue>
</operation>

<operation id="2970" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:345 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2971" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:346 %shl_ln72_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_34"/></StgValue>
</operation>

<operation id="2972" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="23">
<![CDATA[
entry:347 %sext_ln72_77 = sext i23 %mul_ln72_11

]]></Node>
<StgValue><ssdm name="sext_ln72_77"/></StgValue>
</operation>

<operation id="2973" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:348 %add_ln72_17 = add i24 %shl_ln72_34, i24 %sext_ln72_77

]]></Node>
<StgValue><ssdm name="add_ln72_17"/></StgValue>
</operation>

<operation id="2974" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="22" op_0_bw="16">
<![CDATA[
entry:365 %sext_ln72_87 = sext i16 %input_32_read

]]></Node>
<StgValue><ssdm name="sext_ln72_87"/></StgValue>
</operation>

<operation id="2975" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="23" op_0_bw="16">
<![CDATA[
entry:378 %sext_ln72_92 = sext i16 %input_36_read

]]></Node>
<StgValue><ssdm name="sext_ln72_92"/></StgValue>
</operation>

<operation id="2976" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="22" op_0_bw="16">
<![CDATA[
entry:395 %sext_ln72_102 = sext i16 %input_38_read

]]></Node>
<StgValue><ssdm name="sext_ln72_102"/></StgValue>
</operation>

<operation id="2977" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:396 %mul_ln72_12 = mul i22 %sext_ln72_102, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_12"/></StgValue>
</operation>

<operation id="2978" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:455 %add_ln72_26 = add i24 %shl_ln72_48, i24 %mul_ln72_16

]]></Node>
<StgValue><ssdm name="add_ln72_26"/></StgValue>
</operation>

<operation id="2979" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:456 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2980" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:457 %shl_ln72_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_49"/></StgValue>
</operation>

<operation id="2981" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:458 %mul_ln72_17 = mul i24 %sext_ln72_94, i24 1123

]]></Node>
<StgValue><ssdm name="mul_ln72_17"/></StgValue>
</operation>

<operation id="2982" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:459 %add_ln72_27 = add i24 %shl_ln72_49, i24 %mul_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_27"/></StgValue>
</operation>

<operation id="2983" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:465 %mul_ln72_18 = mul i24 %sext_ln72_126, i24 2135

]]></Node>
<StgValue><ssdm name="mul_ln72_18"/></StgValue>
</operation>

<operation id="2984" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:469 %mul_ln72_19 = mul i24 %sext_ln72_20, i24 1540

]]></Node>
<StgValue><ssdm name="mul_ln72_19"/></StgValue>
</operation>

<operation id="2985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:533 %shl_ln72_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_62"/></StgValue>
</operation>

<operation id="2986" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:534 %mul_ln72_27 = mul i24 %sext_ln72_122, i24 16775984

]]></Node>
<StgValue><ssdm name="mul_ln72_27"/></StgValue>
</operation>

<operation id="2987" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:535 %add_ln72_38 = add i24 %shl_ln72_62, i24 %mul_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_38"/></StgValue>
</operation>

<operation id="2988" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:538 %mul_ln72_28 = mul i24 %sext_ln72_69, i24 16776701

]]></Node>
<StgValue><ssdm name="mul_ln72_28"/></StgValue>
</operation>

<operation id="2989" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:542 %mul_ln72_29 = mul i24 %sext_ln72_125, i24 16775950

]]></Node>
<StgValue><ssdm name="mul_ln72_29"/></StgValue>
</operation>

<operation id="2990" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:583 %add_ln72_47 = add i24 %shl_ln72_71, i24 %mul_ln72_37

]]></Node>
<StgValue><ssdm name="add_ln72_47"/></StgValue>
</operation>

<operation id="2991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:585 %tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_47, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2992" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:586 %shl_ln72_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_72"/></StgValue>
</operation>

<operation id="2993" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:587 %mul_ln72_38 = mul i24 %sext_ln72_147, i24 196

]]></Node>
<StgValue><ssdm name="mul_ln72_38"/></StgValue>
</operation>

<operation id="2994" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:588 %add_ln72_48 = add i24 %shl_ln72_72, i24 %mul_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_48"/></StgValue>
</operation>

<operation id="2995" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:591 %mul_ln72_39 = mul i24 %sext_ln72_125, i24 16776495

]]></Node>
<StgValue><ssdm name="mul_ln72_39"/></StgValue>
</operation>

<operation id="2996" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:595 %mul_ln72_40 = mul i24 %sext_ln72_94, i24 16775713

]]></Node>
<StgValue><ssdm name="mul_ln72_40"/></StgValue>
</operation>

<operation id="2997" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:662 %add_ln72_60 = add i24 %shl_ln72_89, i24 %mul_ln72_47

]]></Node>
<StgValue><ssdm name="add_ln72_60"/></StgValue>
</operation>

<operation id="2998" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:663 %mul_ln72_48 = mul i23 %sext_ln72_66, i23 44

]]></Node>
<StgValue><ssdm name="mul_ln72_48"/></StgValue>
</operation>

<operation id="2999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:664 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_60, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="3000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:665 %shl_ln72_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_90"/></StgValue>
</operation>

<operation id="3001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="24" op_0_bw="23">
<![CDATA[
entry:666 %sext_ln72_160 = sext i23 %mul_ln72_48

]]></Node>
<StgValue><ssdm name="sext_ln72_160"/></StgValue>
</operation>

<operation id="3002" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:667 %add_ln72_61 = add i24 %shl_ln72_90, i24 %sext_ln72_160

]]></Node>
<StgValue><ssdm name="add_ln72_61"/></StgValue>
</operation>

<operation id="3003" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:668 %mul_ln72_49 = mul i24 %sext_ln72_85, i24 16777105

]]></Node>
<StgValue><ssdm name="mul_ln72_49"/></StgValue>
</operation>

<operation id="3004" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:674 %mul_ln72_50 = mul i24 %sext_ln72_125, i24 16776934

]]></Node>
<StgValue><ssdm name="mul_ln72_50"/></StgValue>
</operation>

<operation id="3005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:732 %shl_ln72_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_102"/></StgValue>
</operation>

<operation id="3006" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:733 %mul_ln72_59 = mul i24 %sext_ln72_147, i24 16776892

]]></Node>
<StgValue><ssdm name="mul_ln72_59"/></StgValue>
</operation>

<operation id="3007" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:734 %add_ln72_72 = add i24 %shl_ln72_102, i24 %mul_ln72_59

]]></Node>
<StgValue><ssdm name="add_ln72_72"/></StgValue>
</operation>

<operation id="3008" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:735 %mul_ln72_60 = mul i24 %sext_ln72_122, i24 779

]]></Node>
<StgValue><ssdm name="mul_ln72_60"/></StgValue>
</operation>

<operation id="3009" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:739 %mul_ln72_61 = mul i22 %sext_ln72_87, i22 4194281

]]></Node>
<StgValue><ssdm name="mul_ln72_61"/></StgValue>
</operation>

<operation id="3010" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="22" op_0_bw="16">
<![CDATA[
entry:745 %sext_ln72_173 = sext i16 %input_33_read

]]></Node>
<StgValue><ssdm name="sext_ln72_173"/></StgValue>
</operation>

<operation id="3011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="16">
<![CDATA[
entry:746 %sext_ln72_174 = sext i16 %input_33_read

]]></Node>
<StgValue><ssdm name="sext_ln72_174"/></StgValue>
</operation>

<operation id="3012" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:808 %add_ln72_85 = add i24 %shl_ln72_117, i24 %mul_ln72_72

]]></Node>
<StgValue><ssdm name="add_ln72_85"/></StgValue>
</operation>

<operation id="3013" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:809 %mul_ln72_73 = mul i24 %sext_ln72_94, i24 16777005

]]></Node>
<StgValue><ssdm name="mul_ln72_73"/></StgValue>
</operation>

<operation id="3014" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:810 %tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="3015" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:811 %shl_ln72_118 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_118"/></StgValue>
</operation>

<operation id="3016" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:812 %add_ln72_86 = add i24 %shl_ln72_118, i24 %mul_ln72_73

]]></Node>
<StgValue><ssdm name="add_ln72_86"/></StgValue>
</operation>

<operation id="3017" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:813 %mul_ln72_74 = mul i24 %sext_ln72_126, i24 16777112

]]></Node>
<StgValue><ssdm name="mul_ln72_74"/></StgValue>
</operation>

<operation id="3018" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:819 %mul_ln72_75 = mul i24 %sext_ln72_100, i24 16777074

]]></Node>
<StgValue><ssdm name="mul_ln72_75"/></StgValue>
</operation>

<operation id="3019" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:863 %add_ln72_95 = add i24 %shl_ln72_129, i24 %mul_ln72_82

]]></Node>
<StgValue><ssdm name="add_ln72_95"/></StgValue>
</operation>

<operation id="3020" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:864 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_95, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="3021" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:865 %shl_ln72_130 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_130"/></StgValue>
</operation>

<operation id="3022" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:866 %mul_ln72_83 = mul i24 %sext_ln72_73, i24 16776884

]]></Node>
<StgValue><ssdm name="mul_ln72_83"/></StgValue>
</operation>

<operation id="3023" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:867 %add_ln72_96 = add i24 %shl_ln72_130, i24 %mul_ln72_83

]]></Node>
<StgValue><ssdm name="add_ln72_96"/></StgValue>
</operation>

<operation id="3024" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:868 %mul_ln72_84 = mul i24 %sext_ln72_85, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_84"/></StgValue>
</operation>

<operation id="3025" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:874 %mul_ln72_85 = mul i24 %sext_ln72_125, i24 16776629

]]></Node>
<StgValue><ssdm name="mul_ln72_85"/></StgValue>
</operation>

<operation id="3026" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="23" op_0_bw="16">
<![CDATA[
entry:881 %sext_ln72_187 = sext i16 %input_40_read

]]></Node>
<StgValue><ssdm name="sext_ln72_187"/></StgValue>
</operation>

<operation id="3027" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:907 %add_ln72_103 = add i24 %shl_ln72_137, i24 %mul_ln72_91

]]></Node>
<StgValue><ssdm name="add_ln72_103"/></StgValue>
</operation>

<operation id="3028" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:911 %tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_103, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3029" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:912 %shl_ln72_138 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_138"/></StgValue>
</operation>

<operation id="3030" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:913 %mul_ln72_92 = mul i24 %sext_ln72_192, i24 16775596

]]></Node>
<StgValue><ssdm name="mul_ln72_92"/></StgValue>
</operation>

<operation id="3031" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:914 %add_ln72_104 = add i24 %shl_ln72_138, i24 %mul_ln72_92

]]></Node>
<StgValue><ssdm name="add_ln72_104"/></StgValue>
</operation>

<operation id="3032" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:917 %mul_ln72_93 = mul i24 %sext_ln72_18, i24 1061

]]></Node>
<StgValue><ssdm name="mul_ln72_93"/></StgValue>
</operation>

<operation id="3033" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:964 %add_ln72_112 = add i24 %shl_ln72_148, i24 %mul_ln72_99

]]></Node>
<StgValue><ssdm name="add_ln72_112"/></StgValue>
</operation>

<operation id="3034" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:965 %tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_112, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="3035" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:966 %shl_ln72_149 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_149"/></StgValue>
</operation>

<operation id="3036" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:967 %mul_ln72_100 = mul i24 %sext_ln72_94, i24 2019

]]></Node>
<StgValue><ssdm name="mul_ln72_100"/></StgValue>
</operation>

<operation id="3037" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:968 %add_ln72_113 = add i24 %shl_ln72_149, i24 %mul_ln72_100

]]></Node>
<StgValue><ssdm name="add_ln72_113"/></StgValue>
</operation>

<operation id="3038" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1013 %add_ln72_121 = add i24 %shl_ln72_159, i24 %mul_ln72_107

]]></Node>
<StgValue><ssdm name="add_ln72_121"/></StgValue>
</operation>

<operation id="3039" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1014 %mul_ln72_108 = mul i24 %sext_ln72_73, i24 134

]]></Node>
<StgValue><ssdm name="mul_ln72_108"/></StgValue>
</operation>

<operation id="3040" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1015 %tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_121, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3041" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1016 %shl_ln72_160 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_122, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_160"/></StgValue>
</operation>

<operation id="3042" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1017 %add_ln72_122 = add i24 %shl_ln72_160, i24 %mul_ln72_108

]]></Node>
<StgValue><ssdm name="add_ln72_122"/></StgValue>
</operation>

<operation id="3043" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1018 %mul_ln72_109 = mul i23 %sext_ln72_175, i23 8388554

]]></Node>
<StgValue><ssdm name="mul_ln72_109"/></StgValue>
</operation>

<operation id="3044" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1025 %mul_ln72_110 = mul i24 %sext_ln72_125, i24 16775935

]]></Node>
<StgValue><ssdm name="mul_ln72_110"/></StgValue>
</operation>

<operation id="3045" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1090 %add_ln72_136 = add i24 %shl_ln72_179, i24 %mul_ln72_120

]]></Node>
<StgValue><ssdm name="add_ln72_136"/></StgValue>
</operation>

<operation id="3046" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1091 %sum_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_136, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="3047" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1092 %trunc_ln74_11 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_136, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_11"/></StgValue>
</operation>

<operation id="3048" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1093 %sum_147 = add i16 %sum_24, i16 390

]]></Node>
<StgValue><ssdm name="sum_147"/></StgValue>
</operation>

<operation id="3049" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1094 %add_ln69_12 = add i15 %trunc_ln74_11, i15 390

]]></Node>
<StgValue><ssdm name="add_ln69_12"/></StgValue>
</operation>

<operation id="3050" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1095 %icmp_ln14_12 = icmp_sgt  i16 %sum_147, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_12"/></StgValue>
</operation>

<operation id="3051" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1124 %add_ln72_142 = add i24 %shl_ln72_186, i24 %mul_ln72_126

]]></Node>
<StgValue><ssdm name="add_ln72_142"/></StgValue>
</operation>

<operation id="3052" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1125 %tmp_144 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_142, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3053" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1126 %shl_ln72_187 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_144, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_187"/></StgValue>
</operation>

<operation id="3054" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1127 %mul_ln72_127 = mul i24 %sext_ln72_73, i24 16773378

]]></Node>
<StgValue><ssdm name="mul_ln72_127"/></StgValue>
</operation>

<operation id="3055" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1128 %add_ln72_143 = add i24 %shl_ln72_187, i24 %mul_ln72_127

]]></Node>
<StgValue><ssdm name="add_ln72_143"/></StgValue>
</operation>

<operation id="3056" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1167 %mul_ln72_133 = mul i24 %sext_ln72_177, i24 119

]]></Node>
<StgValue><ssdm name="mul_ln72_133"/></StgValue>
</operation>

<operation id="3057" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1169 %shl_ln72_196 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_151, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_196"/></StgValue>
</operation>

<operation id="3058" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1170 %add_ln72_150 = add i24 %shl_ln72_196, i24 %mul_ln72_133

]]></Node>
<StgValue><ssdm name="add_ln72_150"/></StgValue>
</operation>

<operation id="3059" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1171 %mul_ln72_134 = mul i24 %sext_ln72_188, i24 16775854

]]></Node>
<StgValue><ssdm name="mul_ln72_134"/></StgValue>
</operation>

<operation id="3060" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1177 %mul_ln72_135 = mul i24 %sext_ln72_20, i24 857

]]></Node>
<StgValue><ssdm name="mul_ln72_135"/></StgValue>
</operation>

<operation id="3061" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1220 %add_ln72_159 = add i24 %shl_ln72_206, i24 %mul_ln72_142

]]></Node>
<StgValue><ssdm name="add_ln72_159"/></StgValue>
</operation>

<operation id="3062" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1221 %mul_ln72_143 = mul i24 %sext_ln72_100, i24 16777102

]]></Node>
<StgValue><ssdm name="mul_ln72_143"/></StgValue>
</operation>

<operation id="3063" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1222 %tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_159, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3064" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1223 %shl_ln72_207 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_161, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_207"/></StgValue>
</operation>

<operation id="3065" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1224 %add_ln72_160 = add i24 %shl_ln72_207, i24 %mul_ln72_143

]]></Node>
<StgValue><ssdm name="add_ln72_160"/></StgValue>
</operation>

<operation id="3066" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1227 %mul_ln72_144 = mul i24 %sext_ln72_20, i24 16776986

]]></Node>
<StgValue><ssdm name="mul_ln72_144"/></StgValue>
</operation>

<operation id="3067" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1268 %mul_ln72_151 = mul i24 %sext_ln72_192, i24 16776887

]]></Node>
<StgValue><ssdm name="mul_ln72_151"/></StgValue>
</operation>

<operation id="3068" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1270 %shl_ln72_216 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_169, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_216"/></StgValue>
</operation>

<operation id="3069" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1271 %add_ln72_168 = add i24 %shl_ln72_216, i24 %mul_ln72_151

]]></Node>
<StgValue><ssdm name="add_ln72_168"/></StgValue>
</operation>

<operation id="3070" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1274 %mul_ln72_152 = mul i24 %sext_ln72_177, i24 16776495

]]></Node>
<StgValue><ssdm name="mul_ln72_152"/></StgValue>
</operation>

<operation id="3071" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1278 %mul_ln72_153 = mul i24 %sext_ln72_20, i24 470

]]></Node>
<StgValue><ssdm name="mul_ln72_153"/></StgValue>
</operation>

<operation id="3072" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1325 %add_ln72_178 = add i24 %shl_ln72_227, i24 %mul_ln72_161

]]></Node>
<StgValue><ssdm name="add_ln72_178"/></StgValue>
</operation>

<operation id="3073" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1326 %mul_ln72_162 = mul i24 %sext_ln72_79, i24 189

]]></Node>
<StgValue><ssdm name="mul_ln72_162"/></StgValue>
</operation>

<operation id="3074" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1327 %tmp_180 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_178, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="3075" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1328 %shl_ln72_228 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_180, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_228"/></StgValue>
</operation>

<operation id="3076" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1329 %add_ln72_179 = add i24 %shl_ln72_228, i24 %mul_ln72_162

]]></Node>
<StgValue><ssdm name="add_ln72_179"/></StgValue>
</operation>

<operation id="3077" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1332 %mul_ln72_163 = mul i24 %sext_ln72_94, i24 639

]]></Node>
<StgValue><ssdm name="mul_ln72_163"/></StgValue>
</operation>

<operation id="3078" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1334 %mul_ln72_164 = mul i23 %sext_ln72_187, i23 8388553

]]></Node>
<StgValue><ssdm name="mul_ln72_164"/></StgValue>
</operation>

<operation id="3079" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1392 %add_ln72_189 = add i24 %shl_ln72_241, i24 %mul_ln72_169

]]></Node>
<StgValue><ssdm name="add_ln72_189"/></StgValue>
</operation>

<operation id="3080" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1393 %mul_ln72_170 = mul i23 %sext_ln72_76, i23 55

]]></Node>
<StgValue><ssdm name="mul_ln72_170"/></StgValue>
</operation>

<operation id="3081" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1394 %tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_189, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3082" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1395 %shl_ln72_242 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_191, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_242"/></StgValue>
</operation>

<operation id="3083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="24" op_0_bw="23">
<![CDATA[
entry:1396 %sext_ln72_241 = sext i23 %mul_ln72_170

]]></Node>
<StgValue><ssdm name="sext_ln72_241"/></StgValue>
</operation>

<operation id="3084" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1397 %add_ln72_190 = add i24 %shl_ln72_242, i24 %sext_ln72_241

]]></Node>
<StgValue><ssdm name="add_ln72_190"/></StgValue>
</operation>

<operation id="3085" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1398 %mul_ln72_171 = mul i23 %sext_ln72_175, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln72_171"/></StgValue>
</operation>

<operation id="3086" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1403 %mul_ln72_172 = mul i24 %sext_ln72_94, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_172"/></StgValue>
</operation>

<operation id="3087" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1446 %add_ln72_199 = add i24 %shl_ln72_251, i24 %mul_ln72_177

]]></Node>
<StgValue><ssdm name="add_ln72_199"/></StgValue>
</operation>

<operation id="3088" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:1447 %shl_ln72_252 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_33_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_252"/></StgValue>
</operation>

<operation id="3089" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="24" op_0_bw="23">
<![CDATA[
entry:1448 %sext_ln72_248 = sext i23 %shl_ln72_252

]]></Node>
<StgValue><ssdm name="sext_ln72_248"/></StgValue>
</operation>

<operation id="3090" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:1449 %shl_ln72_253 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_33_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_253"/></StgValue>
</operation>

<operation id="3091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="24" op_0_bw="19">
<![CDATA[
entry:1450 %sext_ln72_249 = sext i19 %shl_ln72_253

]]></Node>
<StgValue><ssdm name="sext_ln72_249"/></StgValue>
</operation>

<operation id="3092" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1451 %sub_ln72_47 = sub i24 %sext_ln72_248, i24 %sext_ln72_249

]]></Node>
<StgValue><ssdm name="sub_ln72_47"/></StgValue>
</operation>

<operation id="3093" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1452 %tmp_202 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_199, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3094" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1453 %shl_ln72_254 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_202, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_254"/></StgValue>
</operation>

<operation id="3095" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1454 %add_ln72_200 = add i24 %shl_ln72_254, i24 %sub_ln72_47

]]></Node>
<StgValue><ssdm name="add_ln72_200"/></StgValue>
</operation>

<operation id="3096" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1455 %tmp_203 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_200, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3097" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1457 %mul_ln72_178 = mul i24 %sext_ln72_177, i24 1878

]]></Node>
<StgValue><ssdm name="mul_ln72_178"/></StgValue>
</operation>

<operation id="3098" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1502 %mul_ln72_183 = mul i24 %sext_ln72_174, i24 16777139

]]></Node>
<StgValue><ssdm name="mul_ln72_183"/></StgValue>
</operation>

<operation id="3099" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1542 %add_ln72_215 = add i24 %shl_ln72_271, i24 %mul_ln72_191

]]></Node>
<StgValue><ssdm name="add_ln72_215"/></StgValue>
</operation>

<operation id="3100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1543 %tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_215, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="3101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1544 %shl_ln72_272 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_218, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_272"/></StgValue>
</operation>

<operation id="3102" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1545 %mul_ln72_192 = mul i24 %sext_ln72_100, i24 16776351

]]></Node>
<StgValue><ssdm name="mul_ln72_192"/></StgValue>
</operation>

<operation id="3103" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1546 %add_ln72_216 = add i24 %shl_ln72_272, i24 %mul_ln72_192

]]></Node>
<StgValue><ssdm name="add_ln72_216"/></StgValue>
</operation>

<operation id="3104" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1549 %mul_ln72_193 = mul i24 %sext_ln72_18, i24 1744

]]></Node>
<StgValue><ssdm name="mul_ln72_193"/></StgValue>
</operation>

<operation id="3105" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1553 %mul_ln72_194 = mul i24 %sext_ln72_20, i24 16776263

]]></Node>
<StgValue><ssdm name="mul_ln72_194"/></StgValue>
</operation>

<operation id="3106" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1602 %add_ln72_225 = add i24 %shl_ln72_282, i24 %sext_ln72_270

]]></Node>
<StgValue><ssdm name="add_ln72_225"/></StgValue>
</operation>

<operation id="3107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1603 %sum_157 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_225, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_157"/></StgValue>
</operation>

<operation id="3108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1604 %trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_225, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="3109" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1605 %icmp_ln14_22 = icmp_sgt  i16 %sum_157, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_22"/></StgValue>
</operation>

<operation id="3110" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1606 %layer1_output_22 = select i1 %icmp_ln14_22, i15 %trunc_ln2, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_22"/></StgValue>
</operation>

<operation id="3111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:1625 %shl_ln72_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_35_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_5"/></StgValue>
</operation>

<operation id="3112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1627 %shl_ln72_284 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_233, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_284"/></StgValue>
</operation>

<operation id="3113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="24" op_0_bw="19">
<![CDATA[
entry:1628 %sext_ln72_275 = sext i19 %shl_ln72_5

]]></Node>
<StgValue><ssdm name="sext_ln72_275"/></StgValue>
</operation>

<operation id="3114" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1629 %add_ln72_229 = add i24 %shl_ln72_284, i24 %sext_ln72_275

]]></Node>
<StgValue><ssdm name="add_ln72_229"/></StgValue>
</operation>

<operation id="3115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1630 %sum_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_229, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="3116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1631 %trunc_ln74_21 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_229, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_21"/></StgValue>
</operation>

<operation id="3117" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1632 %sum_158 = add i16 %sum_45, i16 65514

]]></Node>
<StgValue><ssdm name="sum_158"/></StgValue>
</operation>

<operation id="3118" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1634 %icmp_ln14_23 = icmp_sgt  i16 %sum_158, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_23"/></StgValue>
</operation>

<operation id="3119" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1666 %add_ln72_236 = add i24 %shl_ln72_291, i24 %mul_ln72_209

]]></Node>
<StgValue><ssdm name="add_ln72_236"/></StgValue>
</operation>

<operation id="3120" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1667 %mul_ln72_210 = mul i24 %sext_ln72_192, i24 16772644

]]></Node>
<StgValue><ssdm name="mul_ln72_210"/></StgValue>
</operation>

<operation id="3121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1668 %tmp_241 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_236, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1669 %shl_ln72_292 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_241, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_292"/></StgValue>
</operation>

<operation id="3123" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1670 %add_ln72_237 = add i24 %shl_ln72_292, i24 %mul_ln72_210

]]></Node>
<StgValue><ssdm name="add_ln72_237"/></StgValue>
</operation>

<operation id="3124" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1673 %mul_ln72_211 = mul i24 %sext_ln72_73, i24 2475

]]></Node>
<StgValue><ssdm name="mul_ln72_211"/></StgValue>
</operation>

<operation id="3125" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1677 %mul_ln72_212 = mul i24 %sext_ln72_125, i24 16776781

]]></Node>
<StgValue><ssdm name="mul_ln72_212"/></StgValue>
</operation>

<operation id="3126" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1723 %add_ln72_247 = add i24 %shl_ln72_303, i24 %mul_ln72_219

]]></Node>
<StgValue><ssdm name="add_ln72_247"/></StgValue>
</operation>

<operation id="3127" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1724 %mul_ln72_220 = mul i24 %sext_ln72_73, i24 16776107

]]></Node>
<StgValue><ssdm name="mul_ln72_220"/></StgValue>
</operation>

<operation id="3128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1725 %tmp_252 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_247, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1726 %shl_ln72_304 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_252, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_304"/></StgValue>
</operation>

<operation id="3130" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1727 %add_ln72_248 = add i24 %shl_ln72_304, i24 %mul_ln72_220

]]></Node>
<StgValue><ssdm name="add_ln72_248"/></StgValue>
</operation>

<operation id="3131" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1730 %mul_ln72_221 = mul i24 %sext_ln72_100, i24 917

]]></Node>
<StgValue><ssdm name="mul_ln72_221"/></StgValue>
</operation>

<operation id="3132" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1789 %mul_ln72_224 = mul i22 %sext_ln72_74, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_224"/></StgValue>
</operation>

<operation id="3133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1791 %shl_ln72_318 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_261, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_318"/></StgValue>
</operation>

<operation id="3134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="24" op_0_bw="22">
<![CDATA[
entry:1792 %sext_ln72_298 = sext i22 %mul_ln72_224

]]></Node>
<StgValue><ssdm name="sext_ln72_298"/></StgValue>
</operation>

<operation id="3135" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1793 %add_ln72_256 = add i24 %shl_ln72_318, i24 %sext_ln72_298

]]></Node>
<StgValue><ssdm name="add_ln72_256"/></StgValue>
</operation>

<operation id="3136" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1794 %mul_ln72_225 = mul i23 %sext_ln72_82, i23 8388570

]]></Node>
<StgValue><ssdm name="mul_ln72_225"/></StgValue>
</operation>

<operation id="3137" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1853 %add_ln72_267 = add i24 %shl_ln72_330, i24 %mul_ln72_234

]]></Node>
<StgValue><ssdm name="add_ln72_267"/></StgValue>
</operation>

<operation id="3138" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1854 %mul_ln72_235 = mul i23 %sext_ln72_66, i23 8388550

]]></Node>
<StgValue><ssdm name="mul_ln72_235"/></StgValue>
</operation>

<operation id="3139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1855 %tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_267, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="3140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1856 %shl_ln72_331 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_273, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_331"/></StgValue>
</operation>

<operation id="3141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="24" op_0_bw="23">
<![CDATA[
entry:1857 %sext_ln72_306 = sext i23 %mul_ln72_235

]]></Node>
<StgValue><ssdm name="sext_ln72_306"/></StgValue>
</operation>

<operation id="3142" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1858 %add_ln72_268 = add i24 %shl_ln72_331, i24 %sext_ln72_306

]]></Node>
<StgValue><ssdm name="add_ln72_268"/></StgValue>
</operation>

<operation id="3143" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1859 %mul_ln72_236 = mul i24 %sext_ln72_85, i24 16776525

]]></Node>
<StgValue><ssdm name="mul_ln72_236"/></StgValue>
</operation>

<operation id="3144" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1865 %mul_ln72_237 = mul i24 %sext_ln72_177, i24 289

]]></Node>
<StgValue><ssdm name="mul_ln72_237"/></StgValue>
</operation>

<operation id="3145" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1906 %add_ln72_278 = add i24 %shl_ln72_341, i24 %mul_ln72_245

]]></Node>
<StgValue><ssdm name="add_ln72_278"/></StgValue>
</operation>

<operation id="3146" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1907 %mul_ln72_246 = mul i24 %sext_ln72_122, i24 16774950

]]></Node>
<StgValue><ssdm name="mul_ln72_246"/></StgValue>
</operation>

<operation id="3147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1908 %tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_278, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1909 %shl_ln72_342 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_284, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_342"/></StgValue>
</operation>

<operation id="3149" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1910 %add_ln72_279 = add i24 %shl_ln72_342, i24 %mul_ln72_246

]]></Node>
<StgValue><ssdm name="add_ln72_279"/></StgValue>
</operation>

<operation id="3150" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1913 %mul_ln72_247 = mul i24 %sext_ln72_192, i24 1737

]]></Node>
<StgValue><ssdm name="mul_ln72_247"/></StgValue>
</operation>

<operation id="3151" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1917 %mul_ln72_248 = mul i24 %sext_ln72_100, i24 16776426

]]></Node>
<StgValue><ssdm name="mul_ln72_248"/></StgValue>
</operation>

<operation id="3152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1962 %shl_ln72_354 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_294, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_354"/></StgValue>
</operation>

<operation id="3153" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1963 %mul_ln72_256 = mul i24 %sext_ln72_147, i24 16776636

]]></Node>
<StgValue><ssdm name="mul_ln72_256"/></StgValue>
</operation>

<operation id="3154" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1964 %add_ln72_289 = add i24 %shl_ln72_354, i24 %mul_ln72_256

]]></Node>
<StgValue><ssdm name="add_ln72_289"/></StgValue>
</operation>

<operation id="3155" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1965 %mul_ln72_257 = mul i24 %sext_ln72_79, i24 468

]]></Node>
<StgValue><ssdm name="mul_ln72_257"/></StgValue>
</operation>

<operation id="3156" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1969 %mul_ln72_258 = mul i24 %sext_ln72_177, i24 16777112

]]></Node>
<StgValue><ssdm name="mul_ln72_258"/></StgValue>
</operation>

<operation id="3157" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2024 %add_ln72_302 = add i24 %shl_ln72_367, i24 %mul_ln72_269

]]></Node>
<StgValue><ssdm name="add_ln72_302"/></StgValue>
</operation>

<operation id="3158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:2025 %shl_ln72_368 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_24_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_368"/></StgValue>
</operation>

<operation id="3159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="22" op_0_bw="21">
<![CDATA[
entry:2026 %sext_ln72_315 = sext i21 %shl_ln72_368

]]></Node>
<StgValue><ssdm name="sext_ln72_315"/></StgValue>
</operation>

<operation id="3160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2027 %shl_ln72_369 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_24_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_369"/></StgValue>
</operation>

<operation id="3161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="20" op_0_bw="17">
<![CDATA[
entry:2028 %sext_ln72_316 = sext i17 %shl_ln72_369

]]></Node>
<StgValue><ssdm name="sext_ln72_316"/></StgValue>
</operation>

<operation id="3162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="22" op_0_bw="17">
<![CDATA[
entry:2029 %sext_ln72_317 = sext i17 %shl_ln72_369

]]></Node>
<StgValue><ssdm name="sext_ln72_317"/></StgValue>
</operation>

<operation id="3163" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2030 %sub_ln72_65 = sub i22 %sext_ln72_317, i22 %sext_ln72_315

]]></Node>
<StgValue><ssdm name="sub_ln72_65"/></StgValue>
</operation>

<operation id="3164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2031 %tmp_308 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_302, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="3165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2032 %shl_ln72_370 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_308, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_370"/></StgValue>
</operation>

<operation id="3166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="24" op_0_bw="22">
<![CDATA[
entry:2033 %sext_ln72_318 = sext i22 %sub_ln72_65

]]></Node>
<StgValue><ssdm name="sext_ln72_318"/></StgValue>
</operation>

<operation id="3167" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2034 %add_ln72_303 = add i24 %shl_ln72_370, i24 %sext_ln72_318

]]></Node>
<StgValue><ssdm name="add_ln72_303"/></StgValue>
</operation>

<operation id="3168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2040 %tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_303, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="3169" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2045 %mul_ln72_270 = mul i24 %sext_ln72_192, i24 1189

]]></Node>
<StgValue><ssdm name="mul_ln72_270"/></StgValue>
</operation>

<operation id="3170" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2049 %mul_ln72_271 = mul i24 %sext_ln72_94, i24 683

]]></Node>
<StgValue><ssdm name="mul_ln72_271"/></StgValue>
</operation>

<operation id="3171" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2093 %add_ln72_314 = add i24 %shl_ln72_381, i24 %mul_ln72_279

]]></Node>
<StgValue><ssdm name="add_ln72_314"/></StgValue>
</operation>

<operation id="3172" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2094 %mul_ln72_280 = mul i24 %sext_ln72_143, i24 16771774

]]></Node>
<StgValue><ssdm name="mul_ln72_280"/></StgValue>
</operation>

<operation id="3173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2095 %tmp_321 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_314, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="3174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2096 %shl_ln72_382 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_321, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_382"/></StgValue>
</operation>

<operation id="3175" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2097 %add_ln72_315 = add i24 %shl_ln72_382, i24 %mul_ln72_280

]]></Node>
<StgValue><ssdm name="add_ln72_315"/></StgValue>
</operation>

<operation id="3176" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2098 %mul_ln72_281 = mul i23 %sext_ln72_82, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln72_281"/></StgValue>
</operation>

<operation id="3177" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2105 %mul_ln72_282 = mul i24 %sext_ln72_94, i24 1367

]]></Node>
<StgValue><ssdm name="mul_ln72_282"/></StgValue>
</operation>

<operation id="3178" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2162 %add_ln72_326 = add i24 %shl_ln72_396, i24 %mul_ln72_290

]]></Node>
<StgValue><ssdm name="add_ln72_326"/></StgValue>
</operation>

<operation id="3179" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2163 %mul_ln72_291 = mul i23 %sext_ln72_121, i23 8388571

]]></Node>
<StgValue><ssdm name="mul_ln72_291"/></StgValue>
</operation>

<operation id="3180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2164 %tmp_333 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_326, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="3181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2165 %shl_ln72_397 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_333, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_397"/></StgValue>
</operation>

<operation id="3182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="24" op_0_bw="23">
<![CDATA[
entry:2166 %sext_ln72_334 = sext i23 %mul_ln72_291

]]></Node>
<StgValue><ssdm name="sext_ln72_334"/></StgValue>
</operation>

<operation id="3183" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2167 %add_ln72_327 = add i24 %shl_ln72_397, i24 %sext_ln72_334

]]></Node>
<StgValue><ssdm name="add_ln72_327"/></StgValue>
</operation>

<operation id="3184" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2177 %mul_ln72_292 = mul i24 %sext_ln72_94, i24 505

]]></Node>
<StgValue><ssdm name="mul_ln72_292"/></StgValue>
</operation>

<operation id="3185" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2181 %mul_ln72_293 = mul i24 %sext_ln72_20, i24 16776643

]]></Node>
<StgValue><ssdm name="mul_ln72_293"/></StgValue>
</operation>

<operation id="3186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:2226 %shl_ln72_410 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_36_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_410"/></StgValue>
</operation>

<operation id="3187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="22" op_0_bw="21">
<![CDATA[
entry:2227 %sext_ln72_347 = sext i21 %shl_ln72_410

]]></Node>
<StgValue><ssdm name="sext_ln72_347"/></StgValue>
</operation>

<operation id="3188" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2228 %sub_ln72_73 = sub i22 0, i22 %sext_ln72_347

]]></Node>
<StgValue><ssdm name="sub_ln72_73"/></StgValue>
</operation>

<operation id="3189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2230 %shl_ln72_411 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_344, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_411"/></StgValue>
</operation>

<operation id="3190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="24" op_0_bw="22">
<![CDATA[
entry:2231 %sext_ln72_348 = sext i22 %sub_ln72_73

]]></Node>
<StgValue><ssdm name="sext_ln72_348"/></StgValue>
</operation>

<operation id="3191" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2232 %add_ln72_336 = add i24 %shl_ln72_411, i24 %sext_ln72_348

]]></Node>
<StgValue><ssdm name="add_ln72_336"/></StgValue>
</operation>

<operation id="3192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2234 %tmp_345 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_336, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="3193" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2264 %add_ln72_342 = add i24 %shl_ln72_417, i24 %mul_ln72_303

]]></Node>
<StgValue><ssdm name="add_ln72_342"/></StgValue>
</operation>

<operation id="3194" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2265 %mul_ln72_304 = mul i24 %sext_ln72_73, i24 16772410

]]></Node>
<StgValue><ssdm name="mul_ln72_304"/></StgValue>
</operation>

<operation id="3195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2266 %tmp_351 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_342, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="3196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2267 %shl_ln72_418 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_351, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_418"/></StgValue>
</operation>

<operation id="3197" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2268 %add_ln72_343 = add i24 %shl_ln72_418, i24 %mul_ln72_304

]]></Node>
<StgValue><ssdm name="add_ln72_343"/></StgValue>
</operation>

<operation id="3198" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2278 %mul_ln72_305 = mul i22 %sext_ln72_102, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_305"/></StgValue>
</operation>

<operation id="3199" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2324 %add_ln72_353 = add i24 %shl_ln72_430, i24 %sext_ln72_356

]]></Node>
<StgValue><ssdm name="add_ln72_353"/></StgValue>
</operation>

<operation id="3200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2325 %tmp_362 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_353, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="3201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2326 %shl_ln72_431 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_362, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_431"/></StgValue>
</operation>

<operation id="3202" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2327 %mul_ln72_313 = mul i24 %sext_ln72_177, i24 530

]]></Node>
<StgValue><ssdm name="mul_ln72_313"/></StgValue>
</operation>

<operation id="3203" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2328 %add_ln72_354 = add i24 %shl_ln72_431, i24 %mul_ln72_313

]]></Node>
<StgValue><ssdm name="add_ln72_354"/></StgValue>
</operation>

<operation id="3204" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2331 %mul_ln72_314 = mul i24 %sext_ln72_125, i24 1001

]]></Node>
<StgValue><ssdm name="mul_ln72_314"/></StgValue>
</operation>

<operation id="3205" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2333 %mul_ln72_315 = mul i24 %sext_ln72_100, i24 2926

]]></Node>
<StgValue><ssdm name="mul_ln72_315"/></StgValue>
</operation>

<operation id="3206" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2360 %add_ln72_360 = add i24 %shl_ln72_438, i24 %mul_ln72_319

]]></Node>
<StgValue><ssdm name="add_ln72_360"/></StgValue>
</operation>

<operation id="3207" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2361 %mul_ln72_320 = mul i22 %sext_ln72_74, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_320"/></StgValue>
</operation>

<operation id="3208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2362 %tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_360, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2363 %shl_ln72_439 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_369, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_439"/></StgValue>
</operation>

<operation id="3210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="24" op_0_bw="22">
<![CDATA[
entry:2364 %sext_ln72_357 = sext i22 %mul_ln72_320

]]></Node>
<StgValue><ssdm name="sext_ln72_357"/></StgValue>
</operation>

<operation id="3211" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2365 %add_ln72_361 = add i24 %shl_ln72_439, i24 %sext_ln72_357

]]></Node>
<StgValue><ssdm name="add_ln72_361"/></StgValue>
</operation>

<operation id="3212" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2368 %mul_ln72_321 = mul i24 %sext_ln72_79, i24 811

]]></Node>
<StgValue><ssdm name="mul_ln72_321"/></StgValue>
</operation>

<operation id="3213" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2370 %mul_ln72_322 = mul i22 %sext_ln72_173, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_322"/></StgValue>
</operation>

<operation id="3214" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2410 %add_ln72_370 = add i24 %shl_ln72_448, i24 %mul_ln72_328

]]></Node>
<StgValue><ssdm name="add_ln72_370"/></StgValue>
</operation>

<operation id="3215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2411 %tmp_379 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_370, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="3216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2412 %shl_ln72_449 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_379, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_449"/></StgValue>
</operation>

<operation id="3217" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2413 %mul_ln72_329 = mul i24 %sext_ln72_94, i24 1495

]]></Node>
<StgValue><ssdm name="mul_ln72_329"/></StgValue>
</operation>

<operation id="3218" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2414 %add_ln72_371 = add i24 %shl_ln72_449, i24 %mul_ln72_329

]]></Node>
<StgValue><ssdm name="add_ln72_371"/></StgValue>
</operation>

<operation id="3219" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2453 %add_ln72_378 = add i24 %shl_ln72_456, i24 %mul_ln72_336

]]></Node>
<StgValue><ssdm name="add_ln72_378"/></StgValue>
</operation>

<operation id="3220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2454 %tmp_387 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_378, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="3221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2455 %shl_ln72_457 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_387, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_457"/></StgValue>
</operation>

<operation id="3222" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2456 %mul_ln72_337 = mul i24 %sext_ln72_79, i24 816

]]></Node>
<StgValue><ssdm name="mul_ln72_337"/></StgValue>
</operation>

<operation id="3223" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2457 %add_ln72_379 = add i24 %shl_ln72_457, i24 %mul_ln72_337

]]></Node>
<StgValue><ssdm name="add_ln72_379"/></StgValue>
</operation>

<operation id="3224" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2458 %mul_ln72_338 = mul i24 %sext_ln72_85, i24 16776756

]]></Node>
<StgValue><ssdm name="mul_ln72_338"/></StgValue>
</operation>

<operation id="3225" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2462 %mul_ln72_339 = mul i24 %sext_ln72_100, i24 7138

]]></Node>
<StgValue><ssdm name="mul_ln72_339"/></StgValue>
</operation>

<operation id="3226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2506 %shl_ln72_466 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_398, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_466"/></StgValue>
</operation>

<operation id="3227" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2507 %mul_ln72_346 = mul i24 %sext_ln72_69, i24 1945

]]></Node>
<StgValue><ssdm name="mul_ln72_346"/></StgValue>
</operation>

<operation id="3228" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2508 %add_ln72_389 = add i24 %shl_ln72_466, i24 %mul_ln72_346

]]></Node>
<StgValue><ssdm name="add_ln72_389"/></StgValue>
</operation>

<operation id="3229" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2509 %mul_ln72_347 = mul i23 %sext_ln72_86, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_347"/></StgValue>
</operation>

<operation id="3230" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2514 %mul_ln72_348 = mul i24 %sext_ln72_126, i24 204

]]></Node>
<StgValue><ssdm name="mul_ln72_348"/></StgValue>
</operation>

<operation id="3231" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2548 %add_ln72_397 = add i24 %shl_ln72_474, i24 %mul_ln72_355

]]></Node>
<StgValue><ssdm name="add_ln72_397"/></StgValue>
</operation>

<operation id="3232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2549 %tmp_407 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_397, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="3233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2550 %shl_ln72_475 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_407, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_475"/></StgValue>
</operation>

<operation id="3234" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2551 %mul_ln72_356 = mul i24 %sext_ln72_147, i24 16776605

]]></Node>
<StgValue><ssdm name="mul_ln72_356"/></StgValue>
</operation>

<operation id="3235" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2552 %add_ln72_398 = add i24 %shl_ln72_475, i24 %mul_ln72_356

]]></Node>
<StgValue><ssdm name="add_ln72_398"/></StgValue>
</operation>

<operation id="3236" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2553 %mul_ln72_357 = mul i22 %sext_ln72_80, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_357"/></StgValue>
</operation>

<operation id="3237" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2560 %mul_ln72_358 = mul i24 %sext_ln72_174, i24 203

]]></Node>
<StgValue><ssdm name="mul_ln72_358"/></StgValue>
</operation>

<operation id="3238" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2617 %add_ln72_411 = add i24 %shl_ln72_486, i24 %mul_ln72_367

]]></Node>
<StgValue><ssdm name="add_ln72_411"/></StgValue>
</operation>

<operation id="3239" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2618 %mul_ln72_368 = mul i24 %sext_ln72_79, i24 16776124

]]></Node>
<StgValue><ssdm name="mul_ln72_368"/></StgValue>
</operation>

<operation id="3240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2619 %tmp_422 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_411, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="3241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2620 %shl_ln72_487 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_422, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_487"/></StgValue>
</operation>

<operation id="3242" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2621 %add_ln72_412 = add i24 %shl_ln72_487, i24 %mul_ln72_368

]]></Node>
<StgValue><ssdm name="add_ln72_412"/></StgValue>
</operation>

<operation id="3243" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2624 %mul_ln72_369 = mul i24 %sext_ln72_125, i24 1469

]]></Node>
<StgValue><ssdm name="mul_ln72_369"/></StgValue>
</operation>

<operation id="3244" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2628 %mul_ln72_370 = mul i24 %sext_ln72_20, i24 16776632

]]></Node>
<StgValue><ssdm name="mul_ln72_370"/></StgValue>
</operation>

<operation id="3245" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2648 %add_ln72_417 = add i24 %shl_ln72_492, i24 %mul_ln72_374

]]></Node>
<StgValue><ssdm name="add_ln72_417"/></StgValue>
</operation>

<operation id="3246" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2649 %mul_ln72_375 = mul i22 %sext_ln72_65, i22 4194277

]]></Node>
<StgValue><ssdm name="mul_ln72_375"/></StgValue>
</operation>

<operation id="3247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2650 %tmp_428 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_417, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="3248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2651 %shl_ln72_493 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_428, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_493"/></StgValue>
</operation>

<operation id="3249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="24" op_0_bw="22">
<![CDATA[
entry:2652 %sext_ln72_370 = sext i22 %mul_ln72_375

]]></Node>
<StgValue><ssdm name="sext_ln72_370"/></StgValue>
</operation>

<operation id="3250" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2653 %add_ln72_418 = add i24 %shl_ln72_493, i24 %sext_ln72_370

]]></Node>
<StgValue><ssdm name="add_ln72_418"/></StgValue>
</operation>

<operation id="3251" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2656 %mul_ln72_376 = mul i24 %sext_ln72_126, i24 431

]]></Node>
<StgValue><ssdm name="mul_ln72_376"/></StgValue>
</operation>

<operation id="3252" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2660 %mul_ln72_377 = mul i24 %sext_ln72_20, i24 1074

]]></Node>
<StgValue><ssdm name="mul_ln72_377"/></StgValue>
</operation>

<operation id="3253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="20" op_0_bw="19">
<![CDATA[
entry:2720 %sext_ln72_383 = sext i19 %shl_ln72_505

]]></Node>
<StgValue><ssdm name="sext_ln72_383"/></StgValue>
</operation>

<operation id="3254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="22" op_0_bw="19">
<![CDATA[
entry:2722 %sext_ln72_385 = sext i19 %shl_ln72_505

]]></Node>
<StgValue><ssdm name="sext_ln72_385"/></StgValue>
</operation>

<operation id="3255" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2723 %sub_ln72_83 = sub i22 %sext_ln72_315, i22 %sext_ln72_385

]]></Node>
<StgValue><ssdm name="sub_ln72_83"/></StgValue>
</operation>

<operation id="3256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2725 %shl_ln72_506 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_441, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_506"/></StgValue>
</operation>

<operation id="3257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="24" op_0_bw="22">
<![CDATA[
entry:2726 %sext_ln72_386 = sext i22 %sub_ln72_83

]]></Node>
<StgValue><ssdm name="sext_ln72_386"/></StgValue>
</operation>

<operation id="3258" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2727 %add_ln72_430 = add i24 %shl_ln72_506, i24 %sext_ln72_386

]]></Node>
<StgValue><ssdm name="add_ln72_430"/></StgValue>
</operation>

<operation id="3259" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2728 %mul_ln72_383 = mul i24 %sext_ln72_69, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_383"/></StgValue>
</operation>

<operation id="3260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2729 %tmp_442 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_430, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2730 %shl_ln72_507 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_442, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_507"/></StgValue>
</operation>

<operation id="3262" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2731 %add_ln72_431 = add i24 %shl_ln72_507, i24 %mul_ln72_383

]]></Node>
<StgValue><ssdm name="add_ln72_431"/></StgValue>
</operation>

<operation id="3263" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2749 %mul_ln72_384 = mul i23 %sext_ln72_92, i23 8388573

]]></Node>
<StgValue><ssdm name="mul_ln72_384"/></StgValue>
</operation>

<operation id="3264" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2794 %add_ln72_440 = add i24 %shl_ln72_521, i24 %sext_ln72_401

]]></Node>
<StgValue><ssdm name="add_ln72_440"/></StgValue>
</operation>

<operation id="3265" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2795 %mul_ln72_389 = mul i24 %sext_ln72_122, i24 16777139

]]></Node>
<StgValue><ssdm name="mul_ln72_389"/></StgValue>
</operation>

<operation id="3266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2796 %tmp_452 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_440, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="3267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2797 %shl_ln72_522 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_452, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_522"/></StgValue>
</operation>

<operation id="3268" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2798 %add_ln72_441 = add i24 %shl_ln72_522, i24 %mul_ln72_389

]]></Node>
<StgValue><ssdm name="add_ln72_441"/></StgValue>
</operation>

<operation id="3269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2833 %shl_ln72_530 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_458, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_530"/></StgValue>
</operation>

<operation id="3270" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2834 %mul_ln72_394 = mul i24 %sext_ln72_147, i24 268

]]></Node>
<StgValue><ssdm name="mul_ln72_394"/></StgValue>
</operation>

<operation id="3271" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2835 %add_ln72_447 = add i24 %shl_ln72_530, i24 %mul_ln72_394

]]></Node>
<StgValue><ssdm name="add_ln72_447"/></StgValue>
</operation>

<operation id="3272" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2838 %mul_ln72_395 = mul i24 %sext_ln72_174, i24 188

]]></Node>
<StgValue><ssdm name="mul_ln72_395"/></StgValue>
</operation>

<operation id="3273" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2872 %add_ln72_454 = add i24 %shl_ln72_538, i24 %mul_ln72_401

]]></Node>
<StgValue><ssdm name="add_ln72_454"/></StgValue>
</operation>

<operation id="3274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2873 %tmp_466 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_454, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="3275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2874 %shl_ln72_539 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_466, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_539"/></StgValue>
</operation>

<operation id="3276" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2875 %mul_ln72_402 = mul i24 %sext_ln72_125, i24 922

]]></Node>
<StgValue><ssdm name="mul_ln72_402"/></StgValue>
</operation>

<operation id="3277" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2876 %add_ln72_455 = add i24 %shl_ln72_539, i24 %mul_ln72_402

]]></Node>
<StgValue><ssdm name="add_ln72_455"/></StgValue>
</operation>

<operation id="3278" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2879 %mul_ln72_403 = mul i24 %sext_ln72_94, i24 441

]]></Node>
<StgValue><ssdm name="mul_ln72_403"/></StgValue>
</operation>

<operation id="3279" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2931 %add_ln72_465 = add i24 %shl_ln72_552, i24 %sext_ln72_409

]]></Node>
<StgValue><ssdm name="add_ln72_465"/></StgValue>
</operation>

<operation id="3280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2932 %tmp_477 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_465, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="3281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2933 %shl_ln72_553 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_477, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_553"/></StgValue>
</operation>

<operation id="3282" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2934 %mul_ln72_411 = mul i24 %sext_ln72_139, i24 16776509

]]></Node>
<StgValue><ssdm name="mul_ln72_411"/></StgValue>
</operation>

<operation id="3283" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2935 %add_ln72_466 = add i24 %shl_ln72_553, i24 %mul_ln72_411

]]></Node>
<StgValue><ssdm name="add_ln72_466"/></StgValue>
</operation>

<operation id="3284" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2936 %mul_ln72_412 = mul i24 %sext_ln72_85, i24 16777110

]]></Node>
<StgValue><ssdm name="mul_ln72_412"/></StgValue>
</operation>

<operation id="3285" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2940 %mul_ln72_413 = mul i23 %sext_ln72_187, i23 54

]]></Node>
<StgValue><ssdm name="mul_ln72_413"/></StgValue>
</operation>

<operation id="3286" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3002 %add_ln72_476 = add i24 %shl_ln72_566, i24 %sext_ln72_425

]]></Node>
<StgValue><ssdm name="add_ln72_476"/></StgValue>
</operation>

<operation id="3287" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3003 %mul_ln72_418 = mul i23 %sext_ln72_175, i23 8388553

]]></Node>
<StgValue><ssdm name="mul_ln72_418"/></StgValue>
</operation>

<operation id="3288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3004 %tmp_489 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_476, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="3289" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3032 %mul_ln72_420 = mul i23 %sext_ln72_140, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln72_420"/></StgValue>
</operation>

<operation id="3290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:3033 %tmp_492 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_17, i8 0

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="3291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="24" op_0_bw="23">
<![CDATA[
entry:3034 %sext_ln72_432 = sext i23 %tmp_492

]]></Node>
<StgValue><ssdm name="sext_ln72_432"/></StgValue>
</operation>

<operation id="3292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="24" op_0_bw="23">
<![CDATA[
entry:3035 %sext_ln72_433 = sext i23 %mul_ln72_420

]]></Node>
<StgValue><ssdm name="sext_ln72_433"/></StgValue>
</operation>

<operation id="3293" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3036 %add_ln72_480 = add i24 %sext_ln72_432, i24 %sext_ln72_433

]]></Node>
<StgValue><ssdm name="add_ln72_480"/></StgValue>
</operation>

<operation id="3294" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3042 %mul_ln72_421 = mul i22 %sext_ln72_96, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_421"/></StgValue>
</operation>

<operation id="3295" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3052 %mul_ln72_422 = mul i22 %sext_ln72_102, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_422"/></StgValue>
</operation>

<operation id="3296" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3089 %add_ln72_490 = add i24 %shl_ln72_581, i24 %mul_ln72_429

]]></Node>
<StgValue><ssdm name="add_ln72_490"/></StgValue>
</operation>

<operation id="3297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3090 %tmp_503 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_490, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="3298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3091 %shl_ln72_582 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_503, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_582"/></StgValue>
</operation>

<operation id="3299" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3092 %mul_ln72_430 = mul i24 %sext_ln72_147, i24 16776714

]]></Node>
<StgValue><ssdm name="mul_ln72_430"/></StgValue>
</operation>

<operation id="3300" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3093 %add_ln72_491 = add i24 %shl_ln72_582, i24 %mul_ln72_430

]]></Node>
<StgValue><ssdm name="add_ln72_491"/></StgValue>
</operation>

<operation id="3301" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3096 %mul_ln72_431 = mul i24 %sext_ln72_73, i24 16774704

]]></Node>
<StgValue><ssdm name="mul_ln72_431"/></StgValue>
</operation>

<operation id="3302" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3100 %mul_ln72_432 = mul i24 %sext_ln72_125, i24 630

]]></Node>
<StgValue><ssdm name="mul_ln72_432"/></StgValue>
</operation>

<operation id="3303" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3151 %add_ln72_504 = add i24 %shl_ln72_595, i24 %mul_ln72_443

]]></Node>
<StgValue><ssdm name="add_ln72_504"/></StgValue>
</operation>

<operation id="3304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3152 %tmp_517 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_504, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="3305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3153 %shl_ln72_596 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_517, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_596"/></StgValue>
</operation>

<operation id="3306" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3154 %mul_ln72_444 = mul i24 %sext_ln72_73, i24 16776710

]]></Node>
<StgValue><ssdm name="mul_ln72_444"/></StgValue>
</operation>

<operation id="3307" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3155 %add_ln72_505 = add i24 %shl_ln72_596, i24 %mul_ln72_444

]]></Node>
<StgValue><ssdm name="add_ln72_505"/></StgValue>
</operation>

<operation id="3308" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3166 %mul_ln72_445 = mul i24 %sext_ln72_125, i24 16776869

]]></Node>
<StgValue><ssdm name="mul_ln72_445"/></StgValue>
</operation>

<operation id="3309" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3225 %add_ln72_517 = add i24 %shl_ln72_615, i24 %mul_ln72_452

]]></Node>
<StgValue><ssdm name="add_ln72_517"/></StgValue>
</operation>

<operation id="3310" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3226 %mul_ln72_453 = mul i23 %sext_ln72_66, i23 8388566

]]></Node>
<StgValue><ssdm name="mul_ln72_453"/></StgValue>
</operation>

<operation id="3311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3227 %tmp_530 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_517, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="3312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3228 %shl_ln72_616 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_530, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_616"/></StgValue>
</operation>

<operation id="3313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="24" op_0_bw="23">
<![CDATA[
entry:3229 %sext_ln72_445 = sext i23 %mul_ln72_453

]]></Node>
<StgValue><ssdm name="sext_ln72_445"/></StgValue>
</operation>

<operation id="3314" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3230 %add_ln72_518 = add i24 %shl_ln72_616, i24 %sext_ln72_445

]]></Node>
<StgValue><ssdm name="add_ln72_518"/></StgValue>
</operation>

<operation id="3315" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3233 %mul_ln72_454 = mul i24 %sext_ln72_94, i24 968

]]></Node>
<StgValue><ssdm name="mul_ln72_454"/></StgValue>
</operation>

<operation id="3316" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3237 %mul_ln72_455 = mul i24 %sext_ln72_100, i24 153

]]></Node>
<StgValue><ssdm name="mul_ln72_455"/></StgValue>
</operation>

<operation id="3317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3300 %shl_ln72_630 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_542, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_630"/></StgValue>
</operation>

<operation id="3318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="24" op_0_bw="20">
<![CDATA[
entry:3301 %sext_ln72_457 = sext i20 %sub_ln72_109

]]></Node>
<StgValue><ssdm name="sext_ln72_457"/></StgValue>
</operation>

<operation id="3319" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3302 %add_ln72_529 = add i24 %shl_ln72_630, i24 %sext_ln72_457

]]></Node>
<StgValue><ssdm name="add_ln72_529"/></StgValue>
</operation>

<operation id="3320" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3303 %mul_ln72_459 = mul i22 %sext_ln72_80, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_459"/></StgValue>
</operation>

<operation id="3321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3304 %tmp_543 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_529, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="3322" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3308 %mul_ln72_460 = mul i22 %sext_ln72_173, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_460"/></StgValue>
</operation>

<operation id="3323" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3361 %add_ln72_539 = add i24 %shl_ln72_642, i24 %mul_ln72_465

]]></Node>
<StgValue><ssdm name="add_ln72_539"/></StgValue>
</operation>

<operation id="3324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3362 %tmp_553 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_539, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="3325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3363 %shl_ln72_643 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_553, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_643"/></StgValue>
</operation>

<operation id="3326" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3364 %mul_ln72_466 = mul i24 %sext_ln72_147, i24 16776989

]]></Node>
<StgValue><ssdm name="mul_ln72_466"/></StgValue>
</operation>

<operation id="3327" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3365 %add_ln72_540 = add i24 %shl_ln72_643, i24 %mul_ln72_466

]]></Node>
<StgValue><ssdm name="add_ln72_540"/></StgValue>
</operation>

<operation id="3328" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3368 %mul_ln72_467 = mul i24 %sext_ln72_161, i24 596

]]></Node>
<StgValue><ssdm name="mul_ln72_467"/></StgValue>
</operation>

<operation id="3329" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3424 %add_ln72_568 = add i20 %sext_ln72_383, i20 %sext_ln72_316

]]></Node>
<StgValue><ssdm name="add_ln72_568"/></StgValue>
</operation>

<operation id="3330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3426 %shl_ln72_657 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_563, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_657"/></StgValue>
</operation>

<operation id="3331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="24" op_0_bw="20">
<![CDATA[
entry:3427 %sext_ln72_479 = sext i20 %add_ln72_568

]]></Node>
<StgValue><ssdm name="sext_ln72_479"/></StgValue>
</operation>

<operation id="3332" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3428 %add_ln72_550 = add i24 %shl_ln72_657, i24 %sext_ln72_479

]]></Node>
<StgValue><ssdm name="add_ln72_550"/></StgValue>
</operation>

<operation id="3333" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3429 %mul_ln72_472 = mul i23 %sext_ln72_76, i23 35

]]></Node>
<StgValue><ssdm name="mul_ln72_472"/></StgValue>
</operation>

<operation id="3334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3430 %tmp_564 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_550, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="3335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3431 %shl_ln72_658 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_564, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_658"/></StgValue>
</operation>

<operation id="3336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="24" op_0_bw="23">
<![CDATA[
entry:3432 %sext_ln72_480 = sext i23 %mul_ln72_472

]]></Node>
<StgValue><ssdm name="sext_ln72_480"/></StgValue>
</operation>

<operation id="3337" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3433 %add_ln72_551 = add i24 %shl_ln72_658, i24 %sext_ln72_480

]]></Node>
<StgValue><ssdm name="add_ln72_551"/></StgValue>
</operation>

<operation id="3338" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3477 %sum_191 = add i16 %sum_111, i16 289

]]></Node>
<StgValue><ssdm name="sum_191"/></StgValue>
</operation>

<operation id="3339" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3478 %add_ln69_55 = add i15 %trunc_ln74_54, i15 289

]]></Node>
<StgValue><ssdm name="add_ln69_55"/></StgValue>
</operation>

<operation id="3340" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3479 %icmp_ln14_56 = icmp_sgt  i16 %sum_191, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_56"/></StgValue>
</operation>

<operation id="3341" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3480 %layer1_output_56 = select i1 %icmp_ln14_56, i15 %add_ln69_55, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_56"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="3342" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:218 %add_ln72_5 = add i24 %shl_ln72_17, i24 %mul_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_5"/></StgValue>
</operation>

<operation id="3343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:219 %sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="3344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:220 %trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="3345" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:221 %sum_135 = add i16 %sum, i16 119

]]></Node>
<StgValue><ssdm name="sum_135"/></StgValue>
</operation>

<operation id="3346" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:222 %add_ln69 = add i15 %trunc_ln1, i15 119

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="3347" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:223 %icmp_ln14 = icmp_sgt  i16 %sum_135, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="3348" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:348 %add_ln72_17 = add i24 %shl_ln72_34, i24 %sext_ln72_77

]]></Node>
<StgValue><ssdm name="add_ln72_17"/></StgValue>
</operation>

<operation id="3349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="17" op_0_bw="16">
<![CDATA[
entry:350 %sext_ln72_78 = sext i16 %input_31_read

]]></Node>
<StgValue><ssdm name="sext_ln72_78"/></StgValue>
</operation>

<operation id="3350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="21" op_0_bw="16">
<![CDATA[
entry:353 %sext_ln72_81 = sext i16 %input_31_read

]]></Node>
<StgValue><ssdm name="sext_ln72_81"/></StgValue>
</operation>

<operation id="3351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:355 %tmp_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_31_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="23" op_0_bw="22">
<![CDATA[
entry:356 %sext_ln72_83 = sext i22 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln72_83"/></StgValue>
</operation>

<operation id="3353" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:357 %sub_ln72_120 = sub i23 %sext_ln72_82, i23 %sext_ln72_83

]]></Node>
<StgValue><ssdm name="sub_ln72_120"/></StgValue>
</operation>

<operation id="3354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:358 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:359 %shl_ln72_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_35"/></StgValue>
</operation>

<operation id="3356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="23">
<![CDATA[
entry:360 %sext_ln72_84 = sext i23 %sub_ln72_120

]]></Node>
<StgValue><ssdm name="sext_ln72_84"/></StgValue>
</operation>

<operation id="3357" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:361 %add_ln72_18 = add i24 %shl_ln72_35, i24 %sext_ln72_84

]]></Node>
<StgValue><ssdm name="add_ln72_18"/></StgValue>
</operation>

<operation id="3358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:366 %shl_ln72_36 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_32_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_36"/></StgValue>
</operation>

<operation id="3359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="22" op_0_bw="21">
<![CDATA[
entry:367 %sext_ln72_88 = sext i21 %shl_ln72_36

]]></Node>
<StgValue><ssdm name="sext_ln72_88"/></StgValue>
</operation>

<operation id="3360" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:368 %sub_ln72_13 = sub i22 0, i22 %sext_ln72_88

]]></Node>
<StgValue><ssdm name="sub_ln72_13"/></StgValue>
</operation>

<operation id="3361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:369 %shl_ln72_37 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_32_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_37"/></StgValue>
</operation>

<operation id="3362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="20" op_0_bw="19">
<![CDATA[
entry:370 %sext_ln72_89 = sext i19 %shl_ln72_37

]]></Node>
<StgValue><ssdm name="sext_ln72_89"/></StgValue>
</operation>

<operation id="3363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="22" op_0_bw="19">
<![CDATA[
entry:371 %sext_ln72_90 = sext i19 %shl_ln72_37

]]></Node>
<StgValue><ssdm name="sext_ln72_90"/></StgValue>
</operation>

<operation id="3364" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:372 %sub_ln72_14 = sub i22 %sub_ln72_13, i22 %sext_ln72_90

]]></Node>
<StgValue><ssdm name="sub_ln72_14"/></StgValue>
</operation>

<operation id="3365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:373 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="23" op_0_bw="16">
<![CDATA[
entry:394 %sext_ln72_101 = sext i16 %input_38_read

]]></Node>
<StgValue><ssdm name="sext_ln72_101"/></StgValue>
</operation>

<operation id="3367" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:396 %mul_ln72_12 = mul i22 %sext_ln72_102, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_12"/></StgValue>
</operation>

<operation id="3368" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:459 %add_ln72_27 = add i24 %shl_ln72_49, i24 %mul_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_27"/></StgValue>
</operation>

<operation id="3369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:463 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="3370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:464 %shl_ln72_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_50"/></StgValue>
</operation>

<operation id="3371" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:465 %mul_ln72_18 = mul i24 %sext_ln72_126, i24 2135

]]></Node>
<StgValue><ssdm name="mul_ln72_18"/></StgValue>
</operation>

<operation id="3372" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:466 %add_ln72_28 = add i24 %shl_ln72_50, i24 %mul_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_28"/></StgValue>
</operation>

<operation id="3373" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:469 %mul_ln72_19 = mul i24 %sext_ln72_20, i24 1540

]]></Node>
<StgValue><ssdm name="mul_ln72_19"/></StgValue>
</operation>

<operation id="3374" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:535 %add_ln72_38 = add i24 %shl_ln72_62, i24 %mul_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_38"/></StgValue>
</operation>

<operation id="3375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:536 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="3376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:537 %shl_ln72_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_63"/></StgValue>
</operation>

<operation id="3377" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:538 %mul_ln72_28 = mul i24 %sext_ln72_69, i24 16776701

]]></Node>
<StgValue><ssdm name="mul_ln72_28"/></StgValue>
</operation>

<operation id="3378" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:539 %add_ln72_39 = add i24 %shl_ln72_63, i24 %mul_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_39"/></StgValue>
</operation>

<operation id="3379" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:542 %mul_ln72_29 = mul i24 %sext_ln72_125, i24 16775950

]]></Node>
<StgValue><ssdm name="mul_ln72_29"/></StgValue>
</operation>

<operation id="3380" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:546 %mul_ln72_30 = mul i24 %sext_ln72_126, i24 2412

]]></Node>
<StgValue><ssdm name="mul_ln72_30"/></StgValue>
</operation>

<operation id="3381" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:588 %add_ln72_48 = add i24 %shl_ln72_72, i24 %mul_ln72_38

]]></Node>
<StgValue><ssdm name="add_ln72_48"/></StgValue>
</operation>

<operation id="3382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:589 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="3383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:590 %shl_ln72_73 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_73"/></StgValue>
</operation>

<operation id="3384" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:591 %mul_ln72_39 = mul i24 %sext_ln72_125, i24 16776495

]]></Node>
<StgValue><ssdm name="mul_ln72_39"/></StgValue>
</operation>

<operation id="3385" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:592 %add_ln72_49 = add i24 %shl_ln72_73, i24 %mul_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_49"/></StgValue>
</operation>

<operation id="3386" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:595 %mul_ln72_40 = mul i24 %sext_ln72_94, i24 16775713

]]></Node>
<StgValue><ssdm name="mul_ln72_40"/></StgValue>
</operation>

<operation id="3387" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:599 %mul_ln72_41 = mul i24 %sext_ln72_126, i24 1442

]]></Node>
<StgValue><ssdm name="mul_ln72_41"/></StgValue>
</operation>

<operation id="3388" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:667 %add_ln72_61 = add i24 %shl_ln72_90, i24 %sext_ln72_160

]]></Node>
<StgValue><ssdm name="add_ln72_61"/></StgValue>
</operation>

<operation id="3389" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:668 %mul_ln72_49 = mul i24 %sext_ln72_85, i24 16777105

]]></Node>
<StgValue><ssdm name="mul_ln72_49"/></StgValue>
</operation>

<operation id="3390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:669 %tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_61, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="3391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:670 %shl_ln72_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_91"/></StgValue>
</operation>

<operation id="3392" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:671 %add_ln72_62 = add i24 %shl_ln72_91, i24 %mul_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_62"/></StgValue>
</operation>

<operation id="3393" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:674 %mul_ln72_50 = mul i24 %sext_ln72_125, i24 16776934

]]></Node>
<StgValue><ssdm name="mul_ln72_50"/></StgValue>
</operation>

<operation id="3394" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:679 %mul_ln72_51 = mul i24 %sext_ln72_161, i24 3376

]]></Node>
<StgValue><ssdm name="mul_ln72_51"/></StgValue>
</operation>

<operation id="3395" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:734 %add_ln72_72 = add i24 %shl_ln72_102, i24 %mul_ln72_59

]]></Node>
<StgValue><ssdm name="add_ln72_72"/></StgValue>
</operation>

<operation id="3396" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:735 %mul_ln72_60 = mul i24 %sext_ln72_122, i24 779

]]></Node>
<StgValue><ssdm name="mul_ln72_60"/></StgValue>
</operation>

<operation id="3397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:736 %tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:737 %shl_ln72_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_103"/></StgValue>
</operation>

<operation id="3399" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:738 %add_ln72_73 = add i24 %shl_ln72_103, i24 %mul_ln72_60

]]></Node>
<StgValue><ssdm name="add_ln72_73"/></StgValue>
</operation>

<operation id="3400" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:739 %mul_ln72_61 = mul i22 %sext_ln72_87, i22 4194281

]]></Node>
<StgValue><ssdm name="mul_ln72_61"/></StgValue>
</operation>

<operation id="3401" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:748 %mul_ln72_62 = mul i24 %sext_ln72_174, i24 16776836

]]></Node>
<StgValue><ssdm name="mul_ln72_62"/></StgValue>
</operation>

<operation id="3402" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:812 %add_ln72_86 = add i24 %shl_ln72_118, i24 %mul_ln72_73

]]></Node>
<StgValue><ssdm name="add_ln72_86"/></StgValue>
</operation>

<operation id="3403" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:813 %mul_ln72_74 = mul i24 %sext_ln72_126, i24 16777112

]]></Node>
<StgValue><ssdm name="mul_ln72_74"/></StgValue>
</operation>

<operation id="3404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:814 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_86, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="3405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:815 %shl_ln72_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_119"/></StgValue>
</operation>

<operation id="3406" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:816 %add_ln72_87 = add i24 %shl_ln72_119, i24 %mul_ln72_74

]]></Node>
<StgValue><ssdm name="add_ln72_87"/></StgValue>
</operation>

<operation id="3407" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:819 %mul_ln72_75 = mul i24 %sext_ln72_100, i24 16777074

]]></Node>
<StgValue><ssdm name="mul_ln72_75"/></StgValue>
</operation>

<operation id="3408" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:823 %mul_ln72_76 = mul i24 %sext_ln72_18, i24 16776860

]]></Node>
<StgValue><ssdm name="mul_ln72_76"/></StgValue>
</operation>

<operation id="3409" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:867 %add_ln72_96 = add i24 %shl_ln72_130, i24 %mul_ln72_83

]]></Node>
<StgValue><ssdm name="add_ln72_96"/></StgValue>
</operation>

<operation id="3410" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:868 %mul_ln72_84 = mul i24 %sext_ln72_85, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_84"/></StgValue>
</operation>

<operation id="3411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:869 %tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_96, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:870 %shl_ln72_131 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_131"/></StgValue>
</operation>

<operation id="3413" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:871 %add_ln72_97 = add i24 %shl_ln72_131, i24 %mul_ln72_84

]]></Node>
<StgValue><ssdm name="add_ln72_97"/></StgValue>
</operation>

<operation id="3414" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:874 %mul_ln72_85 = mul i24 %sext_ln72_125, i24 16776629

]]></Node>
<StgValue><ssdm name="mul_ln72_85"/></StgValue>
</operation>

<operation id="3415" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:876 %mul_ln72_86 = mul i24 %sext_ln72_94, i24 16771905

]]></Node>
<StgValue><ssdm name="mul_ln72_86"/></StgValue>
</operation>

<operation id="3416" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:914 %add_ln72_104 = add i24 %shl_ln72_138, i24 %mul_ln72_92

]]></Node>
<StgValue><ssdm name="add_ln72_104"/></StgValue>
</operation>

<operation id="3417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:915 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_104, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="3418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:916 %shl_ln72_139 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_139"/></StgValue>
</operation>

<operation id="3419" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:917 %mul_ln72_93 = mul i24 %sext_ln72_18, i24 1061

]]></Node>
<StgValue><ssdm name="mul_ln72_93"/></StgValue>
</operation>

<operation id="3420" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:918 %add_ln72_105 = add i24 %shl_ln72_139, i24 %mul_ln72_93

]]></Node>
<StgValue><ssdm name="add_ln72_105"/></StgValue>
</operation>

<operation id="3421" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:968 %add_ln72_113 = add i24 %shl_ln72_149, i24 %mul_ln72_100

]]></Node>
<StgValue><ssdm name="add_ln72_113"/></StgValue>
</operation>

<operation id="3422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:969 %sum_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_113, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="3423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:970 %trunc_ln74_s = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_113, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_s"/></StgValue>
</operation>

<operation id="3424" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:971 %sum_145 = add i16 %sum_20, i16 170

]]></Node>
<StgValue><ssdm name="sum_145"/></StgValue>
</operation>

<operation id="3425" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:973 %icmp_ln14_10 = icmp_sgt  i16 %sum_145, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_10"/></StgValue>
</operation>

<operation id="3426" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1017 %add_ln72_122 = add i24 %shl_ln72_160, i24 %mul_ln72_108

]]></Node>
<StgValue><ssdm name="add_ln72_122"/></StgValue>
</operation>

<operation id="3427" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1018 %mul_ln72_109 = mul i23 %sext_ln72_175, i23 8388554

]]></Node>
<StgValue><ssdm name="mul_ln72_109"/></StgValue>
</operation>

<operation id="3428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1019 %tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_122, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="3429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1020 %shl_ln72_161 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_123, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_161"/></StgValue>
</operation>

<operation id="3430" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="24" op_0_bw="23">
<![CDATA[
entry:1021 %sext_ln72_206 = sext i23 %mul_ln72_109

]]></Node>
<StgValue><ssdm name="sext_ln72_206"/></StgValue>
</operation>

<operation id="3431" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1022 %add_ln72_123 = add i24 %shl_ln72_161, i24 %sext_ln72_206

]]></Node>
<StgValue><ssdm name="add_ln72_123"/></StgValue>
</operation>

<operation id="3432" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1025 %mul_ln72_110 = mul i24 %sext_ln72_125, i24 16775935

]]></Node>
<StgValue><ssdm name="mul_ln72_110"/></StgValue>
</operation>

<operation id="3433" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1029 %mul_ln72_111 = mul i24 %sext_ln72_126, i24 16776836

]]></Node>
<StgValue><ssdm name="mul_ln72_111"/></StgValue>
</operation>

<operation id="3434" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1096 %layer1_output_12 = select i1 %icmp_ln14_12, i15 %add_ln69_12, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_12"/></StgValue>
</operation>

<operation id="3435" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1128 %add_ln72_143 = add i24 %shl_ln72_187, i24 %mul_ln72_127

]]></Node>
<StgValue><ssdm name="add_ln72_143"/></StgValue>
</operation>

<operation id="3436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1129 %sum_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_143, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="3437" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1130 %trunc_ln74_12 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_143, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_12"/></StgValue>
</operation>

<operation id="3438" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1131 %sum_148 = add i16 %sum_26, i16 60

]]></Node>
<StgValue><ssdm name="sum_148"/></StgValue>
</operation>

<operation id="3439" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1133 %icmp_ln14_13 = icmp_sgt  i16 %sum_148, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_13"/></StgValue>
</operation>

<operation id="3440" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1170 %add_ln72_150 = add i24 %shl_ln72_196, i24 %mul_ln72_133

]]></Node>
<StgValue><ssdm name="add_ln72_150"/></StgValue>
</operation>

<operation id="3441" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1171 %mul_ln72_134 = mul i24 %sext_ln72_188, i24 16775854

]]></Node>
<StgValue><ssdm name="mul_ln72_134"/></StgValue>
</operation>

<operation id="3442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1172 %tmp_152 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_150, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="3443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1173 %shl_ln72_197 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_152, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_197"/></StgValue>
</operation>

<operation id="3444" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1174 %add_ln72_151 = add i24 %shl_ln72_197, i24 %mul_ln72_134

]]></Node>
<StgValue><ssdm name="add_ln72_151"/></StgValue>
</operation>

<operation id="3445" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1177 %mul_ln72_135 = mul i24 %sext_ln72_20, i24 857

]]></Node>
<StgValue><ssdm name="mul_ln72_135"/></StgValue>
</operation>

<operation id="3446" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1224 %add_ln72_160 = add i24 %shl_ln72_207, i24 %mul_ln72_143

]]></Node>
<StgValue><ssdm name="add_ln72_160"/></StgValue>
</operation>

<operation id="3447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1225 %tmp_162 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_160, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1226 %shl_ln72_208 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_162, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_208"/></StgValue>
</operation>

<operation id="3449" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1227 %mul_ln72_144 = mul i24 %sext_ln72_20, i24 16776986

]]></Node>
<StgValue><ssdm name="mul_ln72_144"/></StgValue>
</operation>

<operation id="3450" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1228 %add_ln72_161 = add i24 %shl_ln72_208, i24 %mul_ln72_144

]]></Node>
<StgValue><ssdm name="add_ln72_161"/></StgValue>
</operation>

<operation id="3451" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1271 %add_ln72_168 = add i24 %shl_ln72_216, i24 %mul_ln72_151

]]></Node>
<StgValue><ssdm name="add_ln72_168"/></StgValue>
</operation>

<operation id="3452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1272 %tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_168, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1273 %shl_ln72_217 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_170, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_217"/></StgValue>
</operation>

<operation id="3454" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1274 %mul_ln72_152 = mul i24 %sext_ln72_177, i24 16776495

]]></Node>
<StgValue><ssdm name="mul_ln72_152"/></StgValue>
</operation>

<operation id="3455" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1275 %add_ln72_169 = add i24 %shl_ln72_217, i24 %mul_ln72_152

]]></Node>
<StgValue><ssdm name="add_ln72_169"/></StgValue>
</operation>

<operation id="3456" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1278 %mul_ln72_153 = mul i24 %sext_ln72_20, i24 470

]]></Node>
<StgValue><ssdm name="mul_ln72_153"/></StgValue>
</operation>

<operation id="3457" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1329 %add_ln72_179 = add i24 %shl_ln72_228, i24 %mul_ln72_162

]]></Node>
<StgValue><ssdm name="add_ln72_179"/></StgValue>
</operation>

<operation id="3458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1330 %tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_179, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="3459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1331 %shl_ln72_229 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_181, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_229"/></StgValue>
</operation>

<operation id="3460" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1332 %mul_ln72_163 = mul i24 %sext_ln72_94, i24 639

]]></Node>
<StgValue><ssdm name="mul_ln72_163"/></StgValue>
</operation>

<operation id="3461" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1333 %add_ln72_180 = add i24 %shl_ln72_229, i24 %mul_ln72_163

]]></Node>
<StgValue><ssdm name="add_ln72_180"/></StgValue>
</operation>

<operation id="3462" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1334 %mul_ln72_164 = mul i23 %sext_ln72_187, i23 8388553

]]></Node>
<StgValue><ssdm name="mul_ln72_164"/></StgValue>
</operation>

<operation id="3463" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1397 %add_ln72_190 = add i24 %shl_ln72_242, i24 %sext_ln72_241

]]></Node>
<StgValue><ssdm name="add_ln72_190"/></StgValue>
</operation>

<operation id="3464" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1398 %mul_ln72_171 = mul i23 %sext_ln72_175, i23 8388556

]]></Node>
<StgValue><ssdm name="mul_ln72_171"/></StgValue>
</operation>

<operation id="3465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1399 %tmp_192 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_190, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="3466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1400 %shl_ln72_243 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_192, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_243"/></StgValue>
</operation>

<operation id="3467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="24" op_0_bw="23">
<![CDATA[
entry:1401 %sext_ln72_242 = sext i23 %mul_ln72_171

]]></Node>
<StgValue><ssdm name="sext_ln72_242"/></StgValue>
</operation>

<operation id="3468" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1402 %add_ln72_191 = add i24 %shl_ln72_243, i24 %sext_ln72_242

]]></Node>
<StgValue><ssdm name="add_ln72_191"/></StgValue>
</operation>

<operation id="3469" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1403 %mul_ln72_172 = mul i24 %sext_ln72_94, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_172"/></StgValue>
</operation>

<operation id="3470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1456 %shl_ln72_255 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_203, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_255"/></StgValue>
</operation>

<operation id="3471" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1457 %mul_ln72_178 = mul i24 %sext_ln72_177, i24 1878

]]></Node>
<StgValue><ssdm name="mul_ln72_178"/></StgValue>
</operation>

<operation id="3472" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1458 %add_ln72_201 = add i24 %shl_ln72_255, i24 %mul_ln72_178

]]></Node>
<StgValue><ssdm name="add_ln72_201"/></StgValue>
</operation>

<operation id="3473" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1502 %mul_ln72_183 = mul i24 %sext_ln72_174, i24 16777139

]]></Node>
<StgValue><ssdm name="mul_ln72_183"/></StgValue>
</operation>

<operation id="3474" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1508 %mul_ln72_184 = mul i24 %sext_ln72_126, i24 1587

]]></Node>
<StgValue><ssdm name="mul_ln72_184"/></StgValue>
</operation>

<operation id="3475" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1546 %add_ln72_216 = add i24 %shl_ln72_272, i24 %mul_ln72_192

]]></Node>
<StgValue><ssdm name="add_ln72_216"/></StgValue>
</operation>

<operation id="3476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1547 %tmp_219 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_216, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="3477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1548 %shl_ln72_273 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_219, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_273"/></StgValue>
</operation>

<operation id="3478" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1549 %mul_ln72_193 = mul i24 %sext_ln72_18, i24 1744

]]></Node>
<StgValue><ssdm name="mul_ln72_193"/></StgValue>
</operation>

<operation id="3479" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1550 %add_ln72_217 = add i24 %shl_ln72_273, i24 %mul_ln72_193

]]></Node>
<StgValue><ssdm name="add_ln72_217"/></StgValue>
</operation>

<operation id="3480" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1553 %mul_ln72_194 = mul i24 %sext_ln72_20, i24 16776263

]]></Node>
<StgValue><ssdm name="mul_ln72_194"/></StgValue>
</operation>

<operation id="3481" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1633 %add_ln69_22 = add i15 %trunc_ln74_21, i15 32746

]]></Node>
<StgValue><ssdm name="add_ln69_22"/></StgValue>
</operation>

<operation id="3482" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1635 %layer1_output_23 = select i1 %icmp_ln14_23, i15 %add_ln69_22, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_23"/></StgValue>
</operation>

<operation id="3483" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1670 %add_ln72_237 = add i24 %shl_ln72_292, i24 %mul_ln72_210

]]></Node>
<StgValue><ssdm name="add_ln72_237"/></StgValue>
</operation>

<operation id="3484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1671 %tmp_242 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_237, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1672 %shl_ln72_293 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_242, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_293"/></StgValue>
</operation>

<operation id="3486" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1673 %mul_ln72_211 = mul i24 %sext_ln72_73, i24 2475

]]></Node>
<StgValue><ssdm name="mul_ln72_211"/></StgValue>
</operation>

<operation id="3487" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1674 %add_ln72_238 = add i24 %shl_ln72_293, i24 %mul_ln72_211

]]></Node>
<StgValue><ssdm name="add_ln72_238"/></StgValue>
</operation>

<operation id="3488" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1677 %mul_ln72_212 = mul i24 %sext_ln72_125, i24 16776781

]]></Node>
<StgValue><ssdm name="mul_ln72_212"/></StgValue>
</operation>

<operation id="3489" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1681 %mul_ln72_213 = mul i24 %sext_ln72_20, i24 16776000

]]></Node>
<StgValue><ssdm name="mul_ln72_213"/></StgValue>
</operation>

<operation id="3490" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1727 %add_ln72_248 = add i24 %shl_ln72_304, i24 %mul_ln72_220

]]></Node>
<StgValue><ssdm name="add_ln72_248"/></StgValue>
</operation>

<operation id="3491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1728 %tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_248, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1729 %shl_ln72_305 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_253, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_305"/></StgValue>
</operation>

<operation id="3493" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1730 %mul_ln72_221 = mul i24 %sext_ln72_100, i24 917

]]></Node>
<StgValue><ssdm name="mul_ln72_221"/></StgValue>
</operation>

<operation id="3494" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1731 %add_ln72_249 = add i24 %shl_ln72_305, i24 %mul_ln72_221

]]></Node>
<StgValue><ssdm name="add_ln72_249"/></StgValue>
</operation>

<operation id="3495" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1793 %add_ln72_256 = add i24 %shl_ln72_318, i24 %sext_ln72_298

]]></Node>
<StgValue><ssdm name="add_ln72_256"/></StgValue>
</operation>

<operation id="3496" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1794 %mul_ln72_225 = mul i23 %sext_ln72_82, i23 8388570

]]></Node>
<StgValue><ssdm name="mul_ln72_225"/></StgValue>
</operation>

<operation id="3497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1795 %tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_256, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1796 %shl_ln72_319 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_262, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_319"/></StgValue>
</operation>

<operation id="3499" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="24" op_0_bw="23">
<![CDATA[
entry:1797 %sext_ln72_299 = sext i23 %mul_ln72_225

]]></Node>
<StgValue><ssdm name="sext_ln72_299"/></StgValue>
</operation>

<operation id="3500" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1798 %add_ln72_257 = add i24 %shl_ln72_319, i24 %sext_ln72_299

]]></Node>
<StgValue><ssdm name="add_ln72_257"/></StgValue>
</operation>

<operation id="3501" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1812 %mul_ln72_226 = mul i23 %sext_ln72_101, i23 53

]]></Node>
<StgValue><ssdm name="mul_ln72_226"/></StgValue>
</operation>

<operation id="3502" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1858 %add_ln72_268 = add i24 %shl_ln72_331, i24 %sext_ln72_306

]]></Node>
<StgValue><ssdm name="add_ln72_268"/></StgValue>
</operation>

<operation id="3503" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1859 %mul_ln72_236 = mul i24 %sext_ln72_85, i24 16776525

]]></Node>
<StgValue><ssdm name="mul_ln72_236"/></StgValue>
</operation>

<operation id="3504" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1860 %tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_268, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3505" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1861 %shl_ln72_332 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_274, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_332"/></StgValue>
</operation>

<operation id="3506" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1862 %add_ln72_269 = add i24 %shl_ln72_332, i24 %mul_ln72_236

]]></Node>
<StgValue><ssdm name="add_ln72_269"/></StgValue>
</operation>

<operation id="3507" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1865 %mul_ln72_237 = mul i24 %sext_ln72_177, i24 289

]]></Node>
<StgValue><ssdm name="mul_ln72_237"/></StgValue>
</operation>

<operation id="3508" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1869 %mul_ln72_238 = mul i24 %sext_ln72_20, i24 867

]]></Node>
<StgValue><ssdm name="mul_ln72_238"/></StgValue>
</operation>

<operation id="3509" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1910 %add_ln72_279 = add i24 %shl_ln72_342, i24 %mul_ln72_246

]]></Node>
<StgValue><ssdm name="add_ln72_279"/></StgValue>
</operation>

<operation id="3510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1911 %tmp_285 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_279, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1912 %shl_ln72_343 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_285, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_343"/></StgValue>
</operation>

<operation id="3512" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1913 %mul_ln72_247 = mul i24 %sext_ln72_192, i24 1737

]]></Node>
<StgValue><ssdm name="mul_ln72_247"/></StgValue>
</operation>

<operation id="3513" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1914 %add_ln72_280 = add i24 %shl_ln72_343, i24 %mul_ln72_247

]]></Node>
<StgValue><ssdm name="add_ln72_280"/></StgValue>
</operation>

<operation id="3514" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1917 %mul_ln72_248 = mul i24 %sext_ln72_100, i24 16776426

]]></Node>
<StgValue><ssdm name="mul_ln72_248"/></StgValue>
</operation>

<operation id="3515" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1919 %mul_ln72_249 = mul i24 %sext_ln72_18, i24 166

]]></Node>
<StgValue><ssdm name="mul_ln72_249"/></StgValue>
</operation>

<operation id="3516" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1964 %add_ln72_289 = add i24 %shl_ln72_354, i24 %mul_ln72_256

]]></Node>
<StgValue><ssdm name="add_ln72_289"/></StgValue>
</operation>

<operation id="3517" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1965 %mul_ln72_257 = mul i24 %sext_ln72_79, i24 468

]]></Node>
<StgValue><ssdm name="mul_ln72_257"/></StgValue>
</operation>

<operation id="3518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1966 %tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_289, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="3519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1967 %shl_ln72_355 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_295, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_355"/></StgValue>
</operation>

<operation id="3520" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1968 %add_ln72_290 = add i24 %shl_ln72_355, i24 %mul_ln72_257

]]></Node>
<StgValue><ssdm name="add_ln72_290"/></StgValue>
</operation>

<operation id="3521" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1969 %mul_ln72_258 = mul i24 %sext_ln72_177, i24 16777112

]]></Node>
<StgValue><ssdm name="mul_ln72_258"/></StgValue>
</operation>

<operation id="3522" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1973 %mul_ln72_259 = mul i24 %sext_ln72_126, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_259"/></StgValue>
</operation>

<operation id="3523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:2035 %shl_ln72_371 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_25_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_371"/></StgValue>
</operation>

<operation id="3524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="24" op_0_bw="23">
<![CDATA[
entry:2036 %sext_ln72_319 = sext i23 %shl_ln72_371

]]></Node>
<StgValue><ssdm name="sext_ln72_319"/></StgValue>
</operation>

<operation id="3525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:2037 %shl_ln72_372 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_25_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_372"/></StgValue>
</operation>

<operation id="3526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="24" op_0_bw="19">
<![CDATA[
entry:2038 %sext_ln72_320 = sext i19 %shl_ln72_372

]]></Node>
<StgValue><ssdm name="sext_ln72_320"/></StgValue>
</operation>

<operation id="3527" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2039 %sub_ln72_66 = sub i24 %sext_ln72_319, i24 %sext_ln72_320

]]></Node>
<StgValue><ssdm name="sub_ln72_66"/></StgValue>
</operation>

<operation id="3528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2041 %shl_ln72_373 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_309, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_373"/></StgValue>
</operation>

<operation id="3529" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2042 %add_ln72_304 = add i24 %shl_ln72_373, i24 %sub_ln72_66

]]></Node>
<StgValue><ssdm name="add_ln72_304"/></StgValue>
</operation>

<operation id="3530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2043 %tmp_310 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_304, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="3531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2044 %shl_ln72_374 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_310, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_374"/></StgValue>
</operation>

<operation id="3532" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2045 %mul_ln72_270 = mul i24 %sext_ln72_192, i24 1189

]]></Node>
<StgValue><ssdm name="mul_ln72_270"/></StgValue>
</operation>

<operation id="3533" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2046 %add_ln72_305 = add i24 %shl_ln72_374, i24 %mul_ln72_270

]]></Node>
<StgValue><ssdm name="add_ln72_305"/></StgValue>
</operation>

<operation id="3534" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2049 %mul_ln72_271 = mul i24 %sext_ln72_94, i24 683

]]></Node>
<StgValue><ssdm name="mul_ln72_271"/></StgValue>
</operation>

<operation id="3535" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2053 %mul_ln72_272 = mul i24 %sext_ln72_126, i24 16775806

]]></Node>
<StgValue><ssdm name="mul_ln72_272"/></StgValue>
</operation>

<operation id="3536" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2097 %add_ln72_315 = add i24 %shl_ln72_382, i24 %mul_ln72_280

]]></Node>
<StgValue><ssdm name="add_ln72_315"/></StgValue>
</operation>

<operation id="3537" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2098 %mul_ln72_281 = mul i23 %sext_ln72_82, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln72_281"/></StgValue>
</operation>

<operation id="3538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2099 %tmp_322 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_315, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="3539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2100 %shl_ln72_383 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_322, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_383"/></StgValue>
</operation>

<operation id="3540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="24" op_0_bw="23">
<![CDATA[
entry:2101 %sext_ln72_324 = sext i23 %mul_ln72_281

]]></Node>
<StgValue><ssdm name="sext_ln72_324"/></StgValue>
</operation>

<operation id="3541" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2102 %add_ln72_316 = add i24 %shl_ln72_383, i24 %sext_ln72_324

]]></Node>
<StgValue><ssdm name="add_ln72_316"/></StgValue>
</operation>

<operation id="3542" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2105 %mul_ln72_282 = mul i24 %sext_ln72_94, i24 1367

]]></Node>
<StgValue><ssdm name="mul_ln72_282"/></StgValue>
</operation>

<operation id="3543" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2107 %mul_ln72_283 = mul i24 %sext_ln72_126, i24 76

]]></Node>
<StgValue><ssdm name="mul_ln72_283"/></StgValue>
</operation>

<operation id="3544" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2167 %add_ln72_327 = add i24 %shl_ln72_397, i24 %sext_ln72_334

]]></Node>
<StgValue><ssdm name="add_ln72_327"/></StgValue>
</operation>

<operation id="3545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2171 %tmp_335 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_327, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="3546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2172 %shl_ln72_398 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_335, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_398"/></StgValue>
</operation>

<operation id="3547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="24" op_0_bw="22">
<![CDATA[
entry:2173 %sext_ln72_336 = sext i22 %sub_ln72_124

]]></Node>
<StgValue><ssdm name="sext_ln72_336"/></StgValue>
</operation>

<operation id="3548" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2174 %add_ln72_328 = add i24 %shl_ln72_398, i24 %sext_ln72_336

]]></Node>
<StgValue><ssdm name="add_ln72_328"/></StgValue>
</operation>

<operation id="3549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2175 %tmp_336 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_328, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="3550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2176 %shl_ln72_399 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_336, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_399"/></StgValue>
</operation>

<operation id="3551" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2177 %mul_ln72_292 = mul i24 %sext_ln72_94, i24 505

]]></Node>
<StgValue><ssdm name="mul_ln72_292"/></StgValue>
</operation>

<operation id="3552" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2178 %add_ln72_329 = add i24 %shl_ln72_399, i24 %mul_ln72_292

]]></Node>
<StgValue><ssdm name="add_ln72_329"/></StgValue>
</operation>

<operation id="3553" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2181 %mul_ln72_293 = mul i24 %sext_ln72_20, i24 16776643

]]></Node>
<StgValue><ssdm name="mul_ln72_293"/></StgValue>
</operation>

<operation id="3554" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2268 %add_ln72_343 = add i24 %shl_ln72_418, i24 %mul_ln72_304

]]></Node>
<StgValue><ssdm name="add_ln72_343"/></StgValue>
</operation>

<operation id="3555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2274 %tmp_352 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_343, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3556" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2278 %mul_ln72_305 = mul i22 %sext_ln72_102, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_305"/></StgValue>
</operation>

<operation id="3557" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2328 %add_ln72_354 = add i24 %shl_ln72_431, i24 %mul_ln72_313

]]></Node>
<StgValue><ssdm name="add_ln72_354"/></StgValue>
</operation>

<operation id="3558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2329 %tmp_363 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_354, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="3559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2330 %shl_ln72_432 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_363, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_432"/></StgValue>
</operation>

<operation id="3560" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2331 %mul_ln72_314 = mul i24 %sext_ln72_125, i24 1001

]]></Node>
<StgValue><ssdm name="mul_ln72_314"/></StgValue>
</operation>

<operation id="3561" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2332 %add_ln72_355 = add i24 %shl_ln72_432, i24 %mul_ln72_314

]]></Node>
<StgValue><ssdm name="add_ln72_355"/></StgValue>
</operation>

<operation id="3562" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2333 %mul_ln72_315 = mul i24 %sext_ln72_100, i24 2926

]]></Node>
<StgValue><ssdm name="mul_ln72_315"/></StgValue>
</operation>

<operation id="3563" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2365 %add_ln72_361 = add i24 %shl_ln72_439, i24 %sext_ln72_357

]]></Node>
<StgValue><ssdm name="add_ln72_361"/></StgValue>
</operation>

<operation id="3564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2366 %tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_361, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="3565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2367 %shl_ln72_440 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_370, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_440"/></StgValue>
</operation>

<operation id="3566" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2368 %mul_ln72_321 = mul i24 %sext_ln72_79, i24 811

]]></Node>
<StgValue><ssdm name="mul_ln72_321"/></StgValue>
</operation>

<operation id="3567" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2369 %add_ln72_362 = add i24 %shl_ln72_440, i24 %mul_ln72_321

]]></Node>
<StgValue><ssdm name="add_ln72_362"/></StgValue>
</operation>

<operation id="3568" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2370 %mul_ln72_322 = mul i22 %sext_ln72_173, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_322"/></StgValue>
</operation>

<operation id="3569" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2377 %mul_ln72_323 = mul i24 %sext_ln72_94, i24 1836

]]></Node>
<StgValue><ssdm name="mul_ln72_323"/></StgValue>
</operation>

<operation id="3570" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2414 %add_ln72_371 = add i24 %shl_ln72_449, i24 %mul_ln72_329

]]></Node>
<StgValue><ssdm name="add_ln72_371"/></StgValue>
</operation>

<operation id="3571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2415 %sum_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_371, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_73"/></StgValue>
</operation>

<operation id="3572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2416 %trunc_ln74_35 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_371, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_35"/></StgValue>
</operation>

<operation id="3573" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2417 %sum_172 = add i16 %sum_73, i16 65521

]]></Node>
<StgValue><ssdm name="sum_172"/></StgValue>
</operation>

<operation id="3574" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2419 %icmp_ln14_37 = icmp_sgt  i16 %sum_172, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_37"/></StgValue>
</operation>

<operation id="3575" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2457 %add_ln72_379 = add i24 %shl_ln72_457, i24 %mul_ln72_337

]]></Node>
<StgValue><ssdm name="add_ln72_379"/></StgValue>
</operation>

<operation id="3576" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2458 %mul_ln72_338 = mul i24 %sext_ln72_85, i24 16776756

]]></Node>
<StgValue><ssdm name="mul_ln72_338"/></StgValue>
</operation>

<operation id="3577" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2459 %tmp_388 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_379, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="3578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2460 %shl_ln72_458 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_388, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_458"/></StgValue>
</operation>

<operation id="3579" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2461 %add_ln72_380 = add i24 %shl_ln72_458, i24 %mul_ln72_338

]]></Node>
<StgValue><ssdm name="add_ln72_380"/></StgValue>
</operation>

<operation id="3580" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2462 %mul_ln72_339 = mul i24 %sext_ln72_100, i24 7138

]]></Node>
<StgValue><ssdm name="mul_ln72_339"/></StgValue>
</operation>

<operation id="3581" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2468 %mul_ln72_340 = mul i24 %sext_ln72_20, i24 937

]]></Node>
<StgValue><ssdm name="mul_ln72_340"/></StgValue>
</operation>

<operation id="3582" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2508 %add_ln72_389 = add i24 %shl_ln72_466, i24 %mul_ln72_346

]]></Node>
<StgValue><ssdm name="add_ln72_389"/></StgValue>
</operation>

<operation id="3583" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2509 %mul_ln72_347 = mul i23 %sext_ln72_86, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_347"/></StgValue>
</operation>

<operation id="3584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2510 %tmp_399 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_389, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2511 %shl_ln72_467 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_399, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_467"/></StgValue>
</operation>

<operation id="3586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="24" op_0_bw="23">
<![CDATA[
entry:2512 %sext_ln72_366 = sext i23 %mul_ln72_347

]]></Node>
<StgValue><ssdm name="sext_ln72_366"/></StgValue>
</operation>

<operation id="3587" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2513 %add_ln72_390 = add i24 %shl_ln72_467, i24 %sext_ln72_366

]]></Node>
<StgValue><ssdm name="add_ln72_390"/></StgValue>
</operation>

<operation id="3588" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2514 %mul_ln72_348 = mul i24 %sext_ln72_126, i24 204

]]></Node>
<StgValue><ssdm name="mul_ln72_348"/></StgValue>
</operation>

<operation id="3589" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2520 %mul_ln72_349 = mul i24 %sext_ln72_20, i24 16775792

]]></Node>
<StgValue><ssdm name="mul_ln72_349"/></StgValue>
</operation>

<operation id="3590" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2552 %add_ln72_398 = add i24 %shl_ln72_475, i24 %mul_ln72_356

]]></Node>
<StgValue><ssdm name="add_ln72_398"/></StgValue>
</operation>

<operation id="3591" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2553 %mul_ln72_357 = mul i22 %sext_ln72_80, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_357"/></StgValue>
</operation>

<operation id="3592" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2554 %tmp_408 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_398, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="3593" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2555 %shl_ln72_476 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_408, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_476"/></StgValue>
</operation>

<operation id="3594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="24" op_0_bw="22">
<![CDATA[
entry:2556 %sext_ln72_367 = sext i22 %mul_ln72_357

]]></Node>
<StgValue><ssdm name="sext_ln72_367"/></StgValue>
</operation>

<operation id="3595" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2557 %add_ln72_399 = add i24 %shl_ln72_476, i24 %sext_ln72_367

]]></Node>
<StgValue><ssdm name="add_ln72_399"/></StgValue>
</operation>

<operation id="3596" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2560 %mul_ln72_358 = mul i24 %sext_ln72_174, i24 203

]]></Node>
<StgValue><ssdm name="mul_ln72_358"/></StgValue>
</operation>

<operation id="3597" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2569 %mul_ln72_359 = mul i24 %sext_ln72_188, i24 477

]]></Node>
<StgValue><ssdm name="mul_ln72_359"/></StgValue>
</operation>

<operation id="3598" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2621 %add_ln72_412 = add i24 %shl_ln72_487, i24 %mul_ln72_368

]]></Node>
<StgValue><ssdm name="add_ln72_412"/></StgValue>
</operation>

<operation id="3599" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2622 %tmp_423 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_412, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="3600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2623 %shl_ln72_488 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_423, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_488"/></StgValue>
</operation>

<operation id="3601" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2624 %mul_ln72_369 = mul i24 %sext_ln72_125, i24 1469

]]></Node>
<StgValue><ssdm name="mul_ln72_369"/></StgValue>
</operation>

<operation id="3602" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2625 %add_ln72_413 = add i24 %shl_ln72_488, i24 %mul_ln72_369

]]></Node>
<StgValue><ssdm name="add_ln72_413"/></StgValue>
</operation>

<operation id="3603" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2628 %mul_ln72_370 = mul i24 %sext_ln72_20, i24 16776632

]]></Node>
<StgValue><ssdm name="mul_ln72_370"/></StgValue>
</operation>

<operation id="3604" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2632 %mul_ln72_371 = mul i24 %sext_ln72_161, i24 16776849

]]></Node>
<StgValue><ssdm name="mul_ln72_371"/></StgValue>
</operation>

<operation id="3605" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2653 %add_ln72_418 = add i24 %shl_ln72_493, i24 %sext_ln72_370

]]></Node>
<StgValue><ssdm name="add_ln72_418"/></StgValue>
</operation>

<operation id="3606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2654 %tmp_429 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_418, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2655 %shl_ln72_494 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_429, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_494"/></StgValue>
</operation>

<operation id="3608" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2656 %mul_ln72_376 = mul i24 %sext_ln72_126, i24 431

]]></Node>
<StgValue><ssdm name="mul_ln72_376"/></StgValue>
</operation>

<operation id="3609" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2657 %add_ln72_419 = add i24 %shl_ln72_494, i24 %mul_ln72_376

]]></Node>
<StgValue><ssdm name="add_ln72_419"/></StgValue>
</operation>

<operation id="3610" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2660 %mul_ln72_377 = mul i24 %sext_ln72_20, i24 1074

]]></Node>
<StgValue><ssdm name="mul_ln72_377"/></StgValue>
</operation>

<operation id="3611" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2731 %add_ln72_431 = add i24 %shl_ln72_507, i24 %mul_ln72_383

]]></Node>
<StgValue><ssdm name="add_ln72_431"/></StgValue>
</operation>

<operation id="3612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2732 %shl_ln72_508 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_32_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_508"/></StgValue>
</operation>

<operation id="3613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="18" op_0_bw="17">
<![CDATA[
entry:2733 %sext_ln72_387 = sext i17 %shl_ln72_508

]]></Node>
<StgValue><ssdm name="sext_ln72_387"/></StgValue>
</operation>

<operation id="3614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="20" op_0_bw="17">
<![CDATA[
entry:2734 %sext_ln72_388 = sext i17 %shl_ln72_508

]]></Node>
<StgValue><ssdm name="sext_ln72_388"/></StgValue>
</operation>

<operation id="3615" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:2735 %sub_ln72_84 = sub i20 %sext_ln72_388, i20 %sext_ln72_89

]]></Node>
<StgValue><ssdm name="sub_ln72_84"/></StgValue>
</operation>

<operation id="3616" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2736 %tmp_443 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_431, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="3617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2737 %shl_ln72_509 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_443, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_509"/></StgValue>
</operation>

<operation id="3618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="24" op_0_bw="20">
<![CDATA[
entry:2738 %sext_ln72_389 = sext i20 %sub_ln72_84

]]></Node>
<StgValue><ssdm name="sext_ln72_389"/></StgValue>
</operation>

<operation id="3619" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2739 %add_ln72_432 = add i24 %shl_ln72_509, i24 %sext_ln72_389

]]></Node>
<StgValue><ssdm name="add_ln72_432"/></StgValue>
</operation>

<operation id="3620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2745 %tmp_444 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_432, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="3621" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2749 %mul_ln72_384 = mul i23 %sext_ln72_92, i23 8388573

]]></Node>
<StgValue><ssdm name="mul_ln72_384"/></StgValue>
</operation>

<operation id="3622" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2798 %add_ln72_441 = add i24 %shl_ln72_522, i24 %mul_ln72_389

]]></Node>
<StgValue><ssdm name="add_ln72_441"/></StgValue>
</operation>

<operation id="3623" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2799 %sub_ln72_88 = sub i18 0, i18 %sext_ln72_387

]]></Node>
<StgValue><ssdm name="sub_ln72_88"/></StgValue>
</operation>

<operation id="3624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2800 %tmp_453 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_441, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="3625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2801 %shl_ln72_523 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_453, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_523"/></StgValue>
</operation>

<operation id="3626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="24" op_0_bw="18">
<![CDATA[
entry:2802 %sext_ln72_402 = sext i18 %sub_ln72_88

]]></Node>
<StgValue><ssdm name="sext_ln72_402"/></StgValue>
</operation>

<operation id="3627" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2803 %add_ln72_442 = add i24 %shl_ln72_523, i24 %sext_ln72_402

]]></Node>
<StgValue><ssdm name="add_ln72_442"/></StgValue>
</operation>

<operation id="3628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2805 %tmp_454 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_442, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="3629" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2835 %add_ln72_447 = add i24 %shl_ln72_530, i24 %mul_ln72_394

]]></Node>
<StgValue><ssdm name="add_ln72_447"/></StgValue>
</operation>

<operation id="3630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2836 %tmp_459 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_447, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="3631" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2838 %mul_ln72_395 = mul i24 %sext_ln72_174, i24 188

]]></Node>
<StgValue><ssdm name="mul_ln72_395"/></StgValue>
</operation>

<operation id="3632" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2876 %add_ln72_455 = add i24 %shl_ln72_539, i24 %mul_ln72_402

]]></Node>
<StgValue><ssdm name="add_ln72_455"/></StgValue>
</operation>

<operation id="3633" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2877 %tmp_467 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_455, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="3634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2878 %shl_ln72_540 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_467, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_540"/></StgValue>
</operation>

<operation id="3635" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2879 %mul_ln72_403 = mul i24 %sext_ln72_94, i24 441

]]></Node>
<StgValue><ssdm name="mul_ln72_403"/></StgValue>
</operation>

<operation id="3636" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2880 %add_ln72_456 = add i24 %shl_ln72_540, i24 %mul_ln72_403

]]></Node>
<StgValue><ssdm name="add_ln72_456"/></StgValue>
</operation>

<operation id="3637" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2935 %add_ln72_466 = add i24 %shl_ln72_553, i24 %mul_ln72_411

]]></Node>
<StgValue><ssdm name="add_ln72_466"/></StgValue>
</operation>

<operation id="3638" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2936 %mul_ln72_412 = mul i24 %sext_ln72_85, i24 16777110

]]></Node>
<StgValue><ssdm name="mul_ln72_412"/></StgValue>
</operation>

<operation id="3639" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2937 %tmp_478 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_466, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="3640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2938 %shl_ln72_554 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_478, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_554"/></StgValue>
</operation>

<operation id="3641" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2939 %add_ln72_467 = add i24 %shl_ln72_554, i24 %mul_ln72_412

]]></Node>
<StgValue><ssdm name="add_ln72_467"/></StgValue>
</operation>

<operation id="3642" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2940 %mul_ln72_413 = mul i23 %sext_ln72_187, i23 54

]]></Node>
<StgValue><ssdm name="mul_ln72_413"/></StgValue>
</operation>

<operation id="3643" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2947 %mul_ln72_414 = mul i24 %sext_ln72_20, i24 1071

]]></Node>
<StgValue><ssdm name="mul_ln72_414"/></StgValue>
</operation>

<operation id="3644" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3003 %mul_ln72_418 = mul i23 %sext_ln72_175, i23 8388553

]]></Node>
<StgValue><ssdm name="mul_ln72_418"/></StgValue>
</operation>

<operation id="3645" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3005 %shl_ln72_567 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_489, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_567"/></StgValue>
</operation>

<operation id="3646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="24" op_0_bw="23">
<![CDATA[
entry:3006 %sext_ln72_426 = sext i23 %mul_ln72_418

]]></Node>
<StgValue><ssdm name="sext_ln72_426"/></StgValue>
</operation>

<operation id="3647" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3007 %add_ln72_477 = add i24 %shl_ln72_567, i24 %sext_ln72_426

]]></Node>
<StgValue><ssdm name="add_ln72_477"/></StgValue>
</operation>

<operation id="3648" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3036 %add_ln72_480 = add i24 %sext_ln72_432, i24 %sext_ln72_433

]]></Node>
<StgValue><ssdm name="add_ln72_480"/></StgValue>
</operation>

<operation id="3649" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:3037 %sub_ln72_4 = sub i17 0, i17 %sext_ln72_78

]]></Node>
<StgValue><ssdm name="sub_ln72_4"/></StgValue>
</operation>

<operation id="3650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3038 %tmp_493 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_480, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="3651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3039 %shl_ln72_573 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_493, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_573"/></StgValue>
</operation>

<operation id="3652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="24" op_0_bw="17">
<![CDATA[
entry:3040 %sext_ln72_434 = sext i17 %sub_ln72_4

]]></Node>
<StgValue><ssdm name="sext_ln72_434"/></StgValue>
</operation>

<operation id="3653" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3041 %add_ln72_481 = add i24 %shl_ln72_573, i24 %sext_ln72_434

]]></Node>
<StgValue><ssdm name="add_ln72_481"/></StgValue>
</operation>

<operation id="3654" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3042 %mul_ln72_421 = mul i22 %sext_ln72_96, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_421"/></StgValue>
</operation>

<operation id="3655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3043 %tmp_494 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_481, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="3656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3044 %shl_ln72_574 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_494, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_574"/></StgValue>
</operation>

<operation id="3657" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="24" op_0_bw="22">
<![CDATA[
entry:3045 %sext_ln72_435 = sext i22 %mul_ln72_421

]]></Node>
<StgValue><ssdm name="sext_ln72_435"/></StgValue>
</operation>

<operation id="3658" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3046 %add_ln72_482 = add i24 %shl_ln72_574, i24 %sext_ln72_435

]]></Node>
<StgValue><ssdm name="add_ln72_482"/></StgValue>
</operation>

<operation id="3659" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3052 %mul_ln72_422 = mul i22 %sext_ln72_102, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_422"/></StgValue>
</operation>

<operation id="3660" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3057 %mul_ln72_423 = mul i24 %sext_ln72_20, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_423"/></StgValue>
</operation>

<operation id="3661" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3093 %add_ln72_491 = add i24 %shl_ln72_582, i24 %mul_ln72_430

]]></Node>
<StgValue><ssdm name="add_ln72_491"/></StgValue>
</operation>

<operation id="3662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3094 %tmp_504 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_491, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="3663" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3095 %shl_ln72_583 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_504, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_583"/></StgValue>
</operation>

<operation id="3664" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3096 %mul_ln72_431 = mul i24 %sext_ln72_73, i24 16774704

]]></Node>
<StgValue><ssdm name="mul_ln72_431"/></StgValue>
</operation>

<operation id="3665" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3097 %add_ln72_492 = add i24 %shl_ln72_583, i24 %mul_ln72_431

]]></Node>
<StgValue><ssdm name="add_ln72_492"/></StgValue>
</operation>

<operation id="3666" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3100 %mul_ln72_432 = mul i24 %sext_ln72_125, i24 630

]]></Node>
<StgValue><ssdm name="mul_ln72_432"/></StgValue>
</operation>

<operation id="3667" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3104 %mul_ln72_433 = mul i24 %sext_ln72_126, i24 1825

]]></Node>
<StgValue><ssdm name="mul_ln72_433"/></StgValue>
</operation>

<operation id="3668" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3155 %add_ln72_505 = add i24 %shl_ln72_596, i24 %mul_ln72_444

]]></Node>
<StgValue><ssdm name="add_ln72_505"/></StgValue>
</operation>

<operation id="3669" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:3157 %shl_ln72_597 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_24, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln72_597"/></StgValue>
</operation>

<operation id="3670" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:3158 %shl_ln72_598 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_34_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_598"/></StgValue>
</operation>

<operation id="3671" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="24" op_0_bw="20">
<![CDATA[
entry:3159 %sext_ln72_440 = sext i20 %shl_ln72_598

]]></Node>
<StgValue><ssdm name="sext_ln72_440"/></StgValue>
</operation>

<operation id="3672" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3160 %sub_ln72_100 = sub i24 %shl_ln72_597, i24 %sext_ln72_440

]]></Node>
<StgValue><ssdm name="sub_ln72_100"/></StgValue>
</operation>

<operation id="3673" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3161 %tmp_518 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_505, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="3674" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3162 %shl_ln72_599 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_518, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_599"/></StgValue>
</operation>

<operation id="3675" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3163 %add_ln72_506 = add i24 %shl_ln72_599, i24 %sub_ln72_100

]]></Node>
<StgValue><ssdm name="add_ln72_506"/></StgValue>
</operation>

<operation id="3676" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3164 %tmp_519 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_506, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="3677" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3166 %mul_ln72_445 = mul i24 %sext_ln72_125, i24 16776869

]]></Node>
<StgValue><ssdm name="mul_ln72_445"/></StgValue>
</operation>

<operation id="3678" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3170 %mul_ln72_446 = mul i24 %sext_ln72_100, i24 241

]]></Node>
<StgValue><ssdm name="mul_ln72_446"/></StgValue>
</operation>

<operation id="3679" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3230 %add_ln72_518 = add i24 %shl_ln72_616, i24 %sext_ln72_445

]]></Node>
<StgValue><ssdm name="add_ln72_518"/></StgValue>
</operation>

<operation id="3680" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3231 %tmp_531 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_518, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="3681" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3232 %shl_ln72_617 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_531, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_617"/></StgValue>
</operation>

<operation id="3682" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3233 %mul_ln72_454 = mul i24 %sext_ln72_94, i24 968

]]></Node>
<StgValue><ssdm name="mul_ln72_454"/></StgValue>
</operation>

<operation id="3683" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3234 %add_ln72_519 = add i24 %shl_ln72_617, i24 %mul_ln72_454

]]></Node>
<StgValue><ssdm name="add_ln72_519"/></StgValue>
</operation>

<operation id="3684" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3237 %mul_ln72_455 = mul i24 %sext_ln72_100, i24 153

]]></Node>
<StgValue><ssdm name="mul_ln72_455"/></StgValue>
</operation>

<operation id="3685" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3303 %mul_ln72_459 = mul i22 %sext_ln72_80, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_459"/></StgValue>
</operation>

<operation id="3686" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3305 %shl_ln72_631 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_543, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_631"/></StgValue>
</operation>

<operation id="3687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="24" op_0_bw="22">
<![CDATA[
entry:3306 %sext_ln72_458 = sext i22 %mul_ln72_459

]]></Node>
<StgValue><ssdm name="sext_ln72_458"/></StgValue>
</operation>

<operation id="3688" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3307 %add_ln72_530 = add i24 %shl_ln72_631, i24 %sext_ln72_458

]]></Node>
<StgValue><ssdm name="add_ln72_530"/></StgValue>
</operation>

<operation id="3689" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3308 %mul_ln72_460 = mul i22 %sext_ln72_173, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_460"/></StgValue>
</operation>

<operation id="3690" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3365 %add_ln72_540 = add i24 %shl_ln72_643, i24 %mul_ln72_466

]]></Node>
<StgValue><ssdm name="add_ln72_540"/></StgValue>
</operation>

<operation id="3691" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3366 %tmp_554 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_540, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="3692" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3367 %shl_ln72_644 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_554, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_644"/></StgValue>
</operation>

<operation id="3693" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3368 %mul_ln72_467 = mul i24 %sext_ln72_161, i24 596

]]></Node>
<StgValue><ssdm name="mul_ln72_467"/></StgValue>
</operation>

<operation id="3694" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3369 %add_ln72_541 = add i24 %shl_ln72_644, i24 %mul_ln72_467

]]></Node>
<StgValue><ssdm name="add_ln72_541"/></StgValue>
</operation>

<operation id="3695" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3433 %add_ln72_551 = add i24 %shl_ln72_658, i24 %sext_ln72_480

]]></Node>
<StgValue><ssdm name="add_ln72_551"/></StgValue>
</operation>

<operation id="3696" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:3434 %tmp_565 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_31_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="3697" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="21" op_0_bw="20">
<![CDATA[
entry:3435 %sext_ln72_481 = sext i20 %tmp_565

]]></Node>
<StgValue><ssdm name="sext_ln72_481"/></StgValue>
</operation>

<operation id="3698" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3436 %sub_ln72_129 = sub i21 %sext_ln72_81, i21 %sext_ln72_481

]]></Node>
<StgValue><ssdm name="sub_ln72_129"/></StgValue>
</operation>

<operation id="3699" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3437 %tmp_566 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_551, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="3700" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3438 %shl_ln72_659 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_566, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_659"/></StgValue>
</operation>

<operation id="3701" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="24" op_0_bw="21">
<![CDATA[
entry:3439 %sext_ln72_482 = sext i21 %sub_ln72_129

]]></Node>
<StgValue><ssdm name="sext_ln72_482"/></StgValue>
</operation>

<operation id="3702" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3440 %add_ln72_552 = add i24 %shl_ln72_659, i24 %sext_ln72_482

]]></Node>
<StgValue><ssdm name="add_ln72_552"/></StgValue>
</operation>

<operation id="3703" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3441 %sum_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_552, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_109"/></StgValue>
</operation>

<operation id="3704" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3442 %trunc_ln74_53 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_552, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_53"/></StgValue>
</operation>

<operation id="3705" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="24" op_0_bw="15">
<![CDATA[
entry:3733 %zext_ln85_69 = zext i15 %layer1_output_12

]]></Node>
<StgValue><ssdm name="zext_ln85_69"/></StgValue>
</operation>

<operation id="3706" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3736 %mul_ln85_34 = mul i24 %zext_ln85_69, i24 714

]]></Node>
<StgValue><ssdm name="mul_ln85_34"/></StgValue>
</operation>

<operation id="3707" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3854 %mul_ln85_49 = mul i24 %zext_ln85_69, i24 16776904

]]></Node>
<StgValue><ssdm name="mul_ln85_49"/></StgValue>
</operation>

<operation id="3708" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3856 %tmp_632 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="3709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="21" op_0_bw="16">
<![CDATA[
entry:214 %sext_ln72_21 = sext i16 %input_41_read

]]></Node>
<StgValue><ssdm name="sext_ln72_21"/></StgValue>
</operation>

<operation id="3710" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:224 %layer1_output = select i1 %icmp_ln14, i15 %add_ln69, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output"/></StgValue>
</operation>

<operation id="3711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:374 %shl_ln72_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_38"/></StgValue>
</operation>

<operation id="3712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="22">
<![CDATA[
entry:375 %sext_ln72_91 = sext i22 %sub_ln72_14

]]></Node>
<StgValue><ssdm name="sext_ln72_91"/></StgValue>
</operation>

<operation id="3713" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:376 %add_ln72_19 = add i24 %shl_ln72_38, i24 %sext_ln72_91

]]></Node>
<StgValue><ssdm name="add_ln72_19"/></StgValue>
</operation>

<operation id="3714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="16">
<![CDATA[
entry:381 %sext_ln72_95 = sext i16 %input_36_read

]]></Node>
<StgValue><ssdm name="sext_ln72_95"/></StgValue>
</operation>

<operation id="3715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:383 %shl_ln72_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_36_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_39"/></StgValue>
</operation>

<operation id="3716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="23" op_0_bw="22">
<![CDATA[
entry:384 %sext_ln72_97 = sext i22 %shl_ln72_39

]]></Node>
<StgValue><ssdm name="sext_ln72_97"/></StgValue>
</operation>

<operation id="3717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:385 %shl_ln72_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_36_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_40"/></StgValue>
</operation>

<operation id="3718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="23" op_0_bw="20">
<![CDATA[
entry:386 %sext_ln72_98 = sext i20 %shl_ln72_40

]]></Node>
<StgValue><ssdm name="sext_ln72_98"/></StgValue>
</operation>

<operation id="3719" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:387 %sub_ln72_15 = sub i23 %sext_ln72_98, i23 %sext_ln72_97

]]></Node>
<StgValue><ssdm name="sub_ln72_15"/></StgValue>
</operation>

<operation id="3720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:388 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="3721" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:389 %shl_ln72_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_41"/></StgValue>
</operation>

<operation id="3722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="23">
<![CDATA[
entry:390 %sext_ln72_99 = sext i23 %sub_ln72_15

]]></Node>
<StgValue><ssdm name="sext_ln72_99"/></StgValue>
</operation>

<operation id="3723" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:391 %add_ln72_20 = add i24 %shl_ln72_41, i24 %sext_ln72_99

]]></Node>
<StgValue><ssdm name="add_ln72_20"/></StgValue>
</operation>

<operation id="3724" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:396 %mul_ln72_12 = mul i22 %sext_ln72_102, i22 21

]]></Node>
<StgValue><ssdm name="mul_ln72_12"/></StgValue>
</operation>

<operation id="3725" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:397 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="3726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:398 %shl_ln72_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_42"/></StgValue>
</operation>

<operation id="3727" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="22">
<![CDATA[
entry:399 %sext_ln72_103 = sext i22 %mul_ln72_12

]]></Node>
<StgValue><ssdm name="sext_ln72_103"/></StgValue>
</operation>

<operation id="3728" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:400 %add_ln72_21 = add i24 %shl_ln72_42, i24 %sext_ln72_103

]]></Node>
<StgValue><ssdm name="add_ln72_21"/></StgValue>
</operation>

<operation id="3729" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:466 %add_ln72_28 = add i24 %shl_ln72_50, i24 %mul_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_28"/></StgValue>
</operation>

<operation id="3730" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:467 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:468 %shl_ln72_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_51"/></StgValue>
</operation>

<operation id="3732" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:469 %mul_ln72_19 = mul i24 %sext_ln72_20, i24 1540

]]></Node>
<StgValue><ssdm name="mul_ln72_19"/></StgValue>
</operation>

<operation id="3733" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:470 %add_ln72_29 = add i24 %shl_ln72_51, i24 %mul_ln72_19

]]></Node>
<StgValue><ssdm name="add_ln72_29"/></StgValue>
</operation>

<operation id="3734" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:539 %add_ln72_39 = add i24 %shl_ln72_63, i24 %mul_ln72_28

]]></Node>
<StgValue><ssdm name="add_ln72_39"/></StgValue>
</operation>

<operation id="3735" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:540 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="3736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:541 %shl_ln72_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_64"/></StgValue>
</operation>

<operation id="3737" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:542 %mul_ln72_29 = mul i24 %sext_ln72_125, i24 16775950

]]></Node>
<StgValue><ssdm name="mul_ln72_29"/></StgValue>
</operation>

<operation id="3738" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:543 %add_ln72_40 = add i24 %shl_ln72_64, i24 %mul_ln72_29

]]></Node>
<StgValue><ssdm name="add_ln72_40"/></StgValue>
</operation>

<operation id="3739" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:546 %mul_ln72_30 = mul i24 %sext_ln72_126, i24 2412

]]></Node>
<StgValue><ssdm name="mul_ln72_30"/></StgValue>
</operation>

<operation id="3740" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:550 %mul_ln72_31 = mul i24 %sext_ln72_20, i24 439

]]></Node>
<StgValue><ssdm name="mul_ln72_31"/></StgValue>
</operation>

<operation id="3741" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:592 %add_ln72_49 = add i24 %shl_ln72_73, i24 %mul_ln72_39

]]></Node>
<StgValue><ssdm name="add_ln72_49"/></StgValue>
</operation>

<operation id="3742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:593 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:594 %shl_ln72_74 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_74"/></StgValue>
</operation>

<operation id="3744" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:595 %mul_ln72_40 = mul i24 %sext_ln72_94, i24 16775713

]]></Node>
<StgValue><ssdm name="mul_ln72_40"/></StgValue>
</operation>

<operation id="3745" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:596 %add_ln72_50 = add i24 %shl_ln72_74, i24 %mul_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_50"/></StgValue>
</operation>

<operation id="3746" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:599 %mul_ln72_41 = mul i24 %sext_ln72_126, i24 1442

]]></Node>
<StgValue><ssdm name="mul_ln72_41"/></StgValue>
</operation>

<operation id="3747" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:671 %add_ln72_62 = add i24 %shl_ln72_91, i24 %mul_ln72_49

]]></Node>
<StgValue><ssdm name="add_ln72_62"/></StgValue>
</operation>

<operation id="3748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:672 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_62, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="3749" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:673 %shl_ln72_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_92"/></StgValue>
</operation>

<operation id="3750" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:674 %mul_ln72_50 = mul i24 %sext_ln72_125, i24 16776934

]]></Node>
<StgValue><ssdm name="mul_ln72_50"/></StgValue>
</operation>

<operation id="3751" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:675 %add_ln72_63 = add i24 %shl_ln72_92, i24 %mul_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_63"/></StgValue>
</operation>

<operation id="3752" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:679 %mul_ln72_51 = mul i24 %sext_ln72_161, i24 3376

]]></Node>
<StgValue><ssdm name="mul_ln72_51"/></StgValue>
</operation>

<operation id="3753" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:738 %add_ln72_73 = add i24 %shl_ln72_103, i24 %mul_ln72_60

]]></Node>
<StgValue><ssdm name="add_ln72_73"/></StgValue>
</operation>

<operation id="3754" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:739 %mul_ln72_61 = mul i22 %sext_ln72_87, i22 4194281

]]></Node>
<StgValue><ssdm name="mul_ln72_61"/></StgValue>
</operation>

<operation id="3755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:740 %tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="3756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:741 %shl_ln72_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_104"/></StgValue>
</operation>

<operation id="3757" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="22">
<![CDATA[
entry:742 %sext_ln72_172 = sext i22 %mul_ln72_61

]]></Node>
<StgValue><ssdm name="sext_ln72_172"/></StgValue>
</operation>

<operation id="3758" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:743 %add_ln72_74 = add i24 %shl_ln72_104, i24 %sext_ln72_172

]]></Node>
<StgValue><ssdm name="add_ln72_74"/></StgValue>
</operation>

<operation id="3759" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:748 %mul_ln72_62 = mul i24 %sext_ln72_174, i24 16776836

]]></Node>
<StgValue><ssdm name="mul_ln72_62"/></StgValue>
</operation>

<operation id="3760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="20" op_0_bw="16">
<![CDATA[
entry:753 %sext_ln72_176 = sext i16 %input_34_read

]]></Node>
<StgValue><ssdm name="sext_ln72_176"/></StgValue>
</operation>

<operation id="3761" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:757 %mul_ln72_63 = mul i24 %sext_ln72_177, i24 16776875

]]></Node>
<StgValue><ssdm name="mul_ln72_63"/></StgValue>
</operation>

<operation id="3762" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:816 %add_ln72_87 = add i24 %shl_ln72_119, i24 %mul_ln72_74

]]></Node>
<StgValue><ssdm name="add_ln72_87"/></StgValue>
</operation>

<operation id="3763" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:817 %tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_87, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:818 %shl_ln72_120 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_120"/></StgValue>
</operation>

<operation id="3765" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:819 %mul_ln72_75 = mul i24 %sext_ln72_100, i24 16777074

]]></Node>
<StgValue><ssdm name="mul_ln72_75"/></StgValue>
</operation>

<operation id="3766" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:820 %add_ln72_88 = add i24 %shl_ln72_120, i24 %mul_ln72_75

]]></Node>
<StgValue><ssdm name="add_ln72_88"/></StgValue>
</operation>

<operation id="3767" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:823 %mul_ln72_76 = mul i24 %sext_ln72_18, i24 16776860

]]></Node>
<StgValue><ssdm name="mul_ln72_76"/></StgValue>
</operation>

<operation id="3768" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:827 %mul_ln72_77 = mul i24 %sext_ln72_20, i24 16775731

]]></Node>
<StgValue><ssdm name="mul_ln72_77"/></StgValue>
</operation>

<operation id="3769" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:871 %add_ln72_97 = add i24 %shl_ln72_131, i24 %mul_ln72_84

]]></Node>
<StgValue><ssdm name="add_ln72_97"/></StgValue>
</operation>

<operation id="3770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:872 %tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_97, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="3771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:873 %shl_ln72_132 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_132"/></StgValue>
</operation>

<operation id="3772" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:874 %mul_ln72_85 = mul i24 %sext_ln72_125, i24 16776629

]]></Node>
<StgValue><ssdm name="mul_ln72_85"/></StgValue>
</operation>

<operation id="3773" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:875 %add_ln72_98 = add i24 %shl_ln72_132, i24 %mul_ln72_85

]]></Node>
<StgValue><ssdm name="add_ln72_98"/></StgValue>
</operation>

<operation id="3774" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:876 %mul_ln72_86 = mul i24 %sext_ln72_94, i24 16771905

]]></Node>
<StgValue><ssdm name="mul_ln72_86"/></StgValue>
</operation>

<operation id="3775" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="21" op_0_bw="16">
<![CDATA[
entry:883 %sext_ln72_189 = sext i16 %input_40_read

]]></Node>
<StgValue><ssdm name="sext_ln72_189"/></StgValue>
</operation>

<operation id="3776" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:884 %mul_ln72_87 = mul i21 %sext_ln72_189, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_87"/></StgValue>
</operation>

<operation id="3777" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:918 %add_ln72_105 = add i24 %shl_ln72_139, i24 %mul_ln72_93

]]></Node>
<StgValue><ssdm name="add_ln72_105"/></StgValue>
</operation>

<operation id="3778" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:919 %sum_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_105, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="3779" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:920 %trunc_ln74_9 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_105, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_9"/></StgValue>
</operation>

<operation id="3780" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:921 %sum_144 = add i16 %sum_18, i16 65462

]]></Node>
<StgValue><ssdm name="sum_144"/></StgValue>
</operation>

<operation id="3781" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:923 %icmp_ln14_9 = icmp_sgt  i16 %sum_144, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_9"/></StgValue>
</operation>

<operation id="3782" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:972 %add_ln69_10 = add i15 %trunc_ln74_s, i15 170

]]></Node>
<StgValue><ssdm name="add_ln69_10"/></StgValue>
</operation>

<operation id="3783" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:974 %layer1_output_10 = select i1 %icmp_ln14_10, i15 %add_ln69_10, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_10"/></StgValue>
</operation>

<operation id="3784" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1022 %add_ln72_123 = add i24 %shl_ln72_161, i24 %sext_ln72_206

]]></Node>
<StgValue><ssdm name="add_ln72_123"/></StgValue>
</operation>

<operation id="3785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1023 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_123, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="3786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1024 %shl_ln72_162 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_124, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_162"/></StgValue>
</operation>

<operation id="3787" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1025 %mul_ln72_110 = mul i24 %sext_ln72_125, i24 16775935

]]></Node>
<StgValue><ssdm name="mul_ln72_110"/></StgValue>
</operation>

<operation id="3788" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1026 %add_ln72_124 = add i24 %shl_ln72_162, i24 %mul_ln72_110

]]></Node>
<StgValue><ssdm name="add_ln72_124"/></StgValue>
</operation>

<operation id="3789" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1029 %mul_ln72_111 = mul i24 %sext_ln72_126, i24 16776836

]]></Node>
<StgValue><ssdm name="mul_ln72_111"/></StgValue>
</operation>

<operation id="3790" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1132 %add_ln69_13 = add i15 %trunc_ln74_12, i15 60

]]></Node>
<StgValue><ssdm name="add_ln69_13"/></StgValue>
</operation>

<operation id="3791" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1134 %layer1_output_13 = select i1 %icmp_ln14_13, i15 %add_ln69_13, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_13"/></StgValue>
</operation>

<operation id="3792" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1174 %add_ln72_151 = add i24 %shl_ln72_197, i24 %mul_ln72_134

]]></Node>
<StgValue><ssdm name="add_ln72_151"/></StgValue>
</operation>

<operation id="3793" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1175 %tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_151, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1176 %shl_ln72_198 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_153, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_198"/></StgValue>
</operation>

<operation id="3795" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1177 %mul_ln72_135 = mul i24 %sext_ln72_20, i24 857

]]></Node>
<StgValue><ssdm name="mul_ln72_135"/></StgValue>
</operation>

<operation id="3796" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1178 %add_ln72_152 = add i24 %shl_ln72_198, i24 %mul_ln72_135

]]></Node>
<StgValue><ssdm name="add_ln72_152"/></StgValue>
</operation>

<operation id="3797" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1228 %add_ln72_161 = add i24 %shl_ln72_208, i24 %mul_ln72_144

]]></Node>
<StgValue><ssdm name="add_ln72_161"/></StgValue>
</operation>

<operation id="3798" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1229 %sum_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_161, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="3799" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1230 %trunc_ln74_14 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_161, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_14"/></StgValue>
</operation>

<operation id="3800" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1231 %sum_150 = add i16 %sum_30, i16 228

]]></Node>
<StgValue><ssdm name="sum_150"/></StgValue>
</operation>

<operation id="3801" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1233 %icmp_ln14_15 = icmp_sgt  i16 %sum_150, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_15"/></StgValue>
</operation>

<operation id="3802" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1275 %add_ln72_169 = add i24 %shl_ln72_217, i24 %mul_ln72_152

]]></Node>
<StgValue><ssdm name="add_ln72_169"/></StgValue>
</operation>

<operation id="3803" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1276 %tmp_171 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_169, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1277 %shl_ln72_218 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_171, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_218"/></StgValue>
</operation>

<operation id="3805" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1278 %mul_ln72_153 = mul i24 %sext_ln72_20, i24 470

]]></Node>
<StgValue><ssdm name="mul_ln72_153"/></StgValue>
</operation>

<operation id="3806" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1279 %add_ln72_170 = add i24 %shl_ln72_218, i24 %mul_ln72_153

]]></Node>
<StgValue><ssdm name="add_ln72_170"/></StgValue>
</operation>

<operation id="3807" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1333 %add_ln72_180 = add i24 %shl_ln72_229, i24 %mul_ln72_163

]]></Node>
<StgValue><ssdm name="add_ln72_180"/></StgValue>
</operation>

<operation id="3808" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1334 %mul_ln72_164 = mul i23 %sext_ln72_187, i23 8388553

]]></Node>
<StgValue><ssdm name="mul_ln72_164"/></StgValue>
</operation>

<operation id="3809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1335 %tmp_182 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_180, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="3810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1336 %shl_ln72_230 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_182, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_230"/></StgValue>
</operation>

<operation id="3811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="24" op_0_bw="23">
<![CDATA[
entry:1337 %sext_ln72_230 = sext i23 %mul_ln72_164

]]></Node>
<StgValue><ssdm name="sext_ln72_230"/></StgValue>
</operation>

<operation id="3812" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1338 %add_ln72_181 = add i24 %shl_ln72_230, i24 %sext_ln72_230

]]></Node>
<StgValue><ssdm name="add_ln72_181"/></StgValue>
</operation>

<operation id="3813" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1402 %add_ln72_191 = add i24 %shl_ln72_243, i24 %sext_ln72_242

]]></Node>
<StgValue><ssdm name="add_ln72_191"/></StgValue>
</operation>

<operation id="3814" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1403 %mul_ln72_172 = mul i24 %sext_ln72_94, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_172"/></StgValue>
</operation>

<operation id="3815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1404 %tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_191, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1405 %shl_ln72_244 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_193, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_244"/></StgValue>
</operation>

<operation id="3817" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1406 %add_ln72_192 = add i24 %shl_ln72_244, i24 %mul_ln72_172

]]></Node>
<StgValue><ssdm name="add_ln72_192"/></StgValue>
</operation>

<operation id="3818" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1417 %mul_ln72_173 = mul i21 %sext_ln72_21, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_173"/></StgValue>
</operation>

<operation id="3819" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1458 %add_ln72_201 = add i24 %shl_ln72_255, i24 %mul_ln72_178

]]></Node>
<StgValue><ssdm name="add_ln72_201"/></StgValue>
</operation>

<operation id="3820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1459 %sum_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_201, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="3821" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1460 %trunc_ln74_18 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_201, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_18"/></StgValue>
</operation>

<operation id="3822" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1461 %sum_154 = add i16 %sum_38, i16 9

]]></Node>
<StgValue><ssdm name="sum_154"/></StgValue>
</operation>

<operation id="3823" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1463 %icmp_ln14_19 = icmp_sgt  i16 %sum_154, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_19"/></StgValue>
</operation>

<operation id="3824" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1502 %mul_ln72_183 = mul i24 %sext_ln72_174, i24 16777139

]]></Node>
<StgValue><ssdm name="mul_ln72_183"/></StgValue>
</operation>

<operation id="3825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1504 %shl_ln72_264 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_210, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_264"/></StgValue>
</operation>

<operation id="3826" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1505 %add_ln72_208 = add i24 %shl_ln72_264, i24 %mul_ln72_183

]]></Node>
<StgValue><ssdm name="add_ln72_208"/></StgValue>
</operation>

<operation id="3827" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1508 %mul_ln72_184 = mul i24 %sext_ln72_126, i24 1587

]]></Node>
<StgValue><ssdm name="mul_ln72_184"/></StgValue>
</operation>

<operation id="3828" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1550 %add_ln72_217 = add i24 %shl_ln72_273, i24 %mul_ln72_193

]]></Node>
<StgValue><ssdm name="add_ln72_217"/></StgValue>
</operation>

<operation id="3829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1551 %tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_217, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="3830" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1552 %shl_ln72_274 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_220, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_274"/></StgValue>
</operation>

<operation id="3831" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1553 %mul_ln72_194 = mul i24 %sext_ln72_20, i24 16776263

]]></Node>
<StgValue><ssdm name="mul_ln72_194"/></StgValue>
</operation>

<operation id="3832" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1554 %add_ln72_218 = add i24 %shl_ln72_274, i24 %mul_ln72_194

]]></Node>
<StgValue><ssdm name="add_ln72_218"/></StgValue>
</operation>

<operation id="3833" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1674 %add_ln72_238 = add i24 %shl_ln72_293, i24 %mul_ln72_211

]]></Node>
<StgValue><ssdm name="add_ln72_238"/></StgValue>
</operation>

<operation id="3834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1675 %tmp_243 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_238, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1676 %shl_ln72_294 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_243, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_294"/></StgValue>
</operation>

<operation id="3836" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1677 %mul_ln72_212 = mul i24 %sext_ln72_125, i24 16776781

]]></Node>
<StgValue><ssdm name="mul_ln72_212"/></StgValue>
</operation>

<operation id="3837" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1678 %add_ln72_239 = add i24 %shl_ln72_294, i24 %mul_ln72_212

]]></Node>
<StgValue><ssdm name="add_ln72_239"/></StgValue>
</operation>

<operation id="3838" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1681 %mul_ln72_213 = mul i24 %sext_ln72_20, i24 16776000

]]></Node>
<StgValue><ssdm name="mul_ln72_213"/></StgValue>
</operation>

<operation id="3839" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1731 %add_ln72_249 = add i24 %shl_ln72_305, i24 %mul_ln72_221

]]></Node>
<StgValue><ssdm name="add_ln72_249"/></StgValue>
</operation>

<operation id="3840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1732 %sum_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_249, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="3841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1733 %trunc_ln74_23 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_249, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_23"/></StgValue>
</operation>

<operation id="3842" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1734 %sum_160 = add i16 %sum_49, i16 128

]]></Node>
<StgValue><ssdm name="sum_160"/></StgValue>
</operation>

<operation id="3843" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1736 %icmp_ln14_25 = icmp_sgt  i16 %sum_160, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_25"/></StgValue>
</operation>

<operation id="3844" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1798 %add_ln72_257 = add i24 %shl_ln72_319, i24 %sext_ln72_299

]]></Node>
<StgValue><ssdm name="add_ln72_257"/></StgValue>
</operation>

<operation id="3845" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:1799 %shl_ln72_320 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_36_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_320"/></StgValue>
</operation>

<operation id="3846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="20" op_0_bw="19">
<![CDATA[
entry:1800 %sext_ln72_300 = sext i19 %shl_ln72_320

]]></Node>
<StgValue><ssdm name="sext_ln72_300"/></StgValue>
</operation>

<operation id="3847" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:1801 %sub_ln72_61 = sub i20 0, i20 %sext_ln72_300

]]></Node>
<StgValue><ssdm name="sub_ln72_61"/></StgValue>
</operation>

<operation id="3848" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:1802 %sub_ln72_62 = sub i20 %sub_ln72_61, i20 %sext_ln72_95

]]></Node>
<StgValue><ssdm name="sub_ln72_62"/></StgValue>
</operation>

<operation id="3849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1803 %tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_257, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1804 %shl_ln72_321 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_263, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_321"/></StgValue>
</operation>

<operation id="3851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="24" op_0_bw="20">
<![CDATA[
entry:1805 %sext_ln72_301 = sext i20 %sub_ln72_62

]]></Node>
<StgValue><ssdm name="sext_ln72_301"/></StgValue>
</operation>

<operation id="3852" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1806 %add_ln72_258 = add i24 %shl_ln72_321, i24 %sext_ln72_301

]]></Node>
<StgValue><ssdm name="add_ln72_258"/></StgValue>
</operation>

<operation id="3853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1808 %tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_258, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3854" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1812 %mul_ln72_226 = mul i23 %sext_ln72_101, i23 53

]]></Node>
<StgValue><ssdm name="mul_ln72_226"/></StgValue>
</operation>

<operation id="3855" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1862 %add_ln72_269 = add i24 %shl_ln72_332, i24 %mul_ln72_236

]]></Node>
<StgValue><ssdm name="add_ln72_269"/></StgValue>
</operation>

<operation id="3856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1863 %tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_269, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="3857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1864 %shl_ln72_333 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_275, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_333"/></StgValue>
</operation>

<operation id="3858" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1865 %mul_ln72_237 = mul i24 %sext_ln72_177, i24 289

]]></Node>
<StgValue><ssdm name="mul_ln72_237"/></StgValue>
</operation>

<operation id="3859" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1866 %add_ln72_270 = add i24 %shl_ln72_333, i24 %mul_ln72_237

]]></Node>
<StgValue><ssdm name="add_ln72_270"/></StgValue>
</operation>

<operation id="3860" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1869 %mul_ln72_238 = mul i24 %sext_ln72_20, i24 867

]]></Node>
<StgValue><ssdm name="mul_ln72_238"/></StgValue>
</operation>

<operation id="3861" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1873 %mul_ln72_239 = mul i24 %sext_ln72_161, i24 331

]]></Node>
<StgValue><ssdm name="mul_ln72_239"/></StgValue>
</operation>

<operation id="3862" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1914 %add_ln72_280 = add i24 %shl_ln72_343, i24 %mul_ln72_247

]]></Node>
<StgValue><ssdm name="add_ln72_280"/></StgValue>
</operation>

<operation id="3863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1915 %tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_280, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="3864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1916 %shl_ln72_344 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_286, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_344"/></StgValue>
</operation>

<operation id="3865" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1917 %mul_ln72_248 = mul i24 %sext_ln72_100, i24 16776426

]]></Node>
<StgValue><ssdm name="mul_ln72_248"/></StgValue>
</operation>

<operation id="3866" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1918 %add_ln72_281 = add i24 %shl_ln72_344, i24 %mul_ln72_248

]]></Node>
<StgValue><ssdm name="add_ln72_281"/></StgValue>
</operation>

<operation id="3867" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1919 %mul_ln72_249 = mul i24 %sext_ln72_18, i24 166

]]></Node>
<StgValue><ssdm name="mul_ln72_249"/></StgValue>
</operation>

<operation id="3868" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1925 %mul_ln72_250 = mul i24 %sext_ln72_20, i24 253

]]></Node>
<StgValue><ssdm name="mul_ln72_250"/></StgValue>
</operation>

<operation id="3869" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1968 %add_ln72_290 = add i24 %shl_ln72_355, i24 %mul_ln72_257

]]></Node>
<StgValue><ssdm name="add_ln72_290"/></StgValue>
</operation>

<operation id="3870" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1969 %mul_ln72_258 = mul i24 %sext_ln72_177, i24 16777112

]]></Node>
<StgValue><ssdm name="mul_ln72_258"/></StgValue>
</operation>

<operation id="3871" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1970 %tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_290, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="3872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1971 %shl_ln72_356 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_296, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_356"/></StgValue>
</operation>

<operation id="3873" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1972 %add_ln72_291 = add i24 %shl_ln72_356, i24 %mul_ln72_258

]]></Node>
<StgValue><ssdm name="add_ln72_291"/></StgValue>
</operation>

<operation id="3874" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1973 %mul_ln72_259 = mul i24 %sext_ln72_126, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_259"/></StgValue>
</operation>

<operation id="3875" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1979 %mul_ln72_260 = mul i24 %sext_ln72_18, i24 755

]]></Node>
<StgValue><ssdm name="mul_ln72_260"/></StgValue>
</operation>

<operation id="3876" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2046 %add_ln72_305 = add i24 %shl_ln72_374, i24 %mul_ln72_270

]]></Node>
<StgValue><ssdm name="add_ln72_305"/></StgValue>
</operation>

<operation id="3877" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2047 %tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_305, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="3878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2048 %shl_ln72_375 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_311, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_375"/></StgValue>
</operation>

<operation id="3879" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2049 %mul_ln72_271 = mul i24 %sext_ln72_94, i24 683

]]></Node>
<StgValue><ssdm name="mul_ln72_271"/></StgValue>
</operation>

<operation id="3880" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2050 %add_ln72_306 = add i24 %shl_ln72_375, i24 %mul_ln72_271

]]></Node>
<StgValue><ssdm name="add_ln72_306"/></StgValue>
</operation>

<operation id="3881" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2053 %mul_ln72_272 = mul i24 %sext_ln72_126, i24 16775806

]]></Node>
<StgValue><ssdm name="mul_ln72_272"/></StgValue>
</operation>

<operation id="3882" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2102 %add_ln72_316 = add i24 %shl_ln72_383, i24 %sext_ln72_324

]]></Node>
<StgValue><ssdm name="add_ln72_316"/></StgValue>
</operation>

<operation id="3883" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2103 %tmp_323 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_316, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="3884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2104 %shl_ln72_384 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_323, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_384"/></StgValue>
</operation>

<operation id="3885" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2105 %mul_ln72_282 = mul i24 %sext_ln72_94, i24 1367

]]></Node>
<StgValue><ssdm name="mul_ln72_282"/></StgValue>
</operation>

<operation id="3886" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2106 %add_ln72_317 = add i24 %shl_ln72_384, i24 %mul_ln72_282

]]></Node>
<StgValue><ssdm name="add_ln72_317"/></StgValue>
</operation>

<operation id="3887" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2107 %mul_ln72_283 = mul i24 %sext_ln72_126, i24 76

]]></Node>
<StgValue><ssdm name="mul_ln72_283"/></StgValue>
</operation>

<operation id="3888" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2113 %mul_ln72_284 = mul i24 %sext_ln72_18, i24 16776624

]]></Node>
<StgValue><ssdm name="mul_ln72_284"/></StgValue>
</operation>

<operation id="3889" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2178 %add_ln72_329 = add i24 %shl_ln72_399, i24 %mul_ln72_292

]]></Node>
<StgValue><ssdm name="add_ln72_329"/></StgValue>
</operation>

<operation id="3890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2179 %tmp_337 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_329, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3891" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2180 %shl_ln72_400 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_337, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_400"/></StgValue>
</operation>

<operation id="3892" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2181 %mul_ln72_293 = mul i24 %sext_ln72_20, i24 16776643

]]></Node>
<StgValue><ssdm name="mul_ln72_293"/></StgValue>
</operation>

<operation id="3893" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2182 %add_ln72_330 = add i24 %shl_ln72_400, i24 %mul_ln72_293

]]></Node>
<StgValue><ssdm name="add_ln72_330"/></StgValue>
</operation>

<operation id="3894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:2269 %shl_ln72_419 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_37_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_419"/></StgValue>
</operation>

<operation id="3895" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="20" op_0_bw="19">
<![CDATA[
entry:2270 %sext_ln72_350 = sext i19 %shl_ln72_419

]]></Node>
<StgValue><ssdm name="sext_ln72_350"/></StgValue>
</operation>

<operation id="3896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2271 %shl_ln72_420 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_37_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_420"/></StgValue>
</operation>

<operation id="3897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="20" op_0_bw="17">
<![CDATA[
entry:2272 %sext_ln72_351 = sext i17 %shl_ln72_420

]]></Node>
<StgValue><ssdm name="sext_ln72_351"/></StgValue>
</operation>

<operation id="3898" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:2273 %add_ln72_561 = add i20 %sext_ln72_350, i20 %sext_ln72_351

]]></Node>
<StgValue><ssdm name="add_ln72_561"/></StgValue>
</operation>

<operation id="3899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2275 %shl_ln72_421 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_352, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_421"/></StgValue>
</operation>

<operation id="3900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="24" op_0_bw="20">
<![CDATA[
entry:2276 %sext_ln72_352 = sext i20 %add_ln72_561

]]></Node>
<StgValue><ssdm name="sext_ln72_352"/></StgValue>
</operation>

<operation id="3901" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2277 %add_ln72_344 = add i24 %shl_ln72_421, i24 %sext_ln72_352

]]></Node>
<StgValue><ssdm name="add_ln72_344"/></StgValue>
</operation>

<operation id="3902" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2278 %mul_ln72_305 = mul i22 %sext_ln72_102, i22 27

]]></Node>
<StgValue><ssdm name="mul_ln72_305"/></StgValue>
</operation>

<operation id="3903" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2279 %tmp_353 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_344, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="3904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2280 %shl_ln72_422 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_353, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_422"/></StgValue>
</operation>

<operation id="3905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="24" op_0_bw="22">
<![CDATA[
entry:2281 %sext_ln72_353 = sext i22 %mul_ln72_305

]]></Node>
<StgValue><ssdm name="sext_ln72_353"/></StgValue>
</operation>

<operation id="3906" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2282 %add_ln72_345 = add i24 %shl_ln72_422, i24 %sext_ln72_353

]]></Node>
<StgValue><ssdm name="add_ln72_345"/></StgValue>
</operation>

<operation id="3907" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2332 %add_ln72_355 = add i24 %shl_ln72_432, i24 %mul_ln72_314

]]></Node>
<StgValue><ssdm name="add_ln72_355"/></StgValue>
</operation>

<operation id="3908" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2333 %mul_ln72_315 = mul i24 %sext_ln72_100, i24 2926

]]></Node>
<StgValue><ssdm name="mul_ln72_315"/></StgValue>
</operation>

<operation id="3909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2334 %tmp_364 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_355, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="3910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2335 %shl_ln72_433 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_364, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_433"/></StgValue>
</operation>

<operation id="3911" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2336 %add_ln72_356 = add i24 %shl_ln72_433, i24 %mul_ln72_315

]]></Node>
<StgValue><ssdm name="add_ln72_356"/></StgValue>
</operation>

<operation id="3912" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2369 %add_ln72_362 = add i24 %shl_ln72_440, i24 %mul_ln72_321

]]></Node>
<StgValue><ssdm name="add_ln72_362"/></StgValue>
</operation>

<operation id="3913" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:2370 %mul_ln72_322 = mul i22 %sext_ln72_173, i22 22

]]></Node>
<StgValue><ssdm name="mul_ln72_322"/></StgValue>
</operation>

<operation id="3914" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2371 %tmp_371 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_362, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="3915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2372 %shl_ln72_441 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_371, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_441"/></StgValue>
</operation>

<operation id="3916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="24" op_0_bw="22">
<![CDATA[
entry:2373 %sext_ln72_358 = sext i22 %mul_ln72_322

]]></Node>
<StgValue><ssdm name="sext_ln72_358"/></StgValue>
</operation>

<operation id="3917" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2374 %add_ln72_363 = add i24 %shl_ln72_441, i24 %sext_ln72_358

]]></Node>
<StgValue><ssdm name="add_ln72_363"/></StgValue>
</operation>

<operation id="3918" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2377 %mul_ln72_323 = mul i24 %sext_ln72_94, i24 1836

]]></Node>
<StgValue><ssdm name="mul_ln72_323"/></StgValue>
</operation>

<operation id="3919" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2418 %add_ln69_36 = add i15 %trunc_ln74_35, i15 32753

]]></Node>
<StgValue><ssdm name="add_ln69_36"/></StgValue>
</operation>

<operation id="3920" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2420 %layer1_output_37 = select i1 %icmp_ln14_37, i15 %add_ln69_36, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_37"/></StgValue>
</operation>

<operation id="3921" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2461 %add_ln72_380 = add i24 %shl_ln72_458, i24 %mul_ln72_338

]]></Node>
<StgValue><ssdm name="add_ln72_380"/></StgValue>
</operation>

<operation id="3922" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2462 %mul_ln72_339 = mul i24 %sext_ln72_100, i24 7138

]]></Node>
<StgValue><ssdm name="mul_ln72_339"/></StgValue>
</operation>

<operation id="3923" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2463 %tmp_389 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_380, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="3924" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2464 %shl_ln72_459 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_389, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_459"/></StgValue>
</operation>

<operation id="3925" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2465 %add_ln72_381 = add i24 %shl_ln72_459, i24 %mul_ln72_339

]]></Node>
<StgValue><ssdm name="add_ln72_381"/></StgValue>
</operation>

<operation id="3926" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2468 %mul_ln72_340 = mul i24 %sext_ln72_20, i24 937

]]></Node>
<StgValue><ssdm name="mul_ln72_340"/></StgValue>
</operation>

<operation id="3927" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2513 %add_ln72_390 = add i24 %shl_ln72_467, i24 %sext_ln72_366

]]></Node>
<StgValue><ssdm name="add_ln72_390"/></StgValue>
</operation>

<operation id="3928" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2514 %mul_ln72_348 = mul i24 %sext_ln72_126, i24 204

]]></Node>
<StgValue><ssdm name="mul_ln72_348"/></StgValue>
</operation>

<operation id="3929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2515 %tmp_400 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_390, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="3930" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2516 %shl_ln72_468 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_400, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_468"/></StgValue>
</operation>

<operation id="3931" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2517 %add_ln72_391 = add i24 %shl_ln72_468, i24 %mul_ln72_348

]]></Node>
<StgValue><ssdm name="add_ln72_391"/></StgValue>
</operation>

<operation id="3932" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2520 %mul_ln72_349 = mul i24 %sext_ln72_20, i24 16775792

]]></Node>
<StgValue><ssdm name="mul_ln72_349"/></StgValue>
</operation>

<operation id="3933" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2557 %add_ln72_399 = add i24 %shl_ln72_476, i24 %sext_ln72_367

]]></Node>
<StgValue><ssdm name="add_ln72_399"/></StgValue>
</operation>

<operation id="3934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2558 %tmp_409 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_399, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="3935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2559 %shl_ln72_477 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_409, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_477"/></StgValue>
</operation>

<operation id="3936" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2560 %mul_ln72_358 = mul i24 %sext_ln72_174, i24 203

]]></Node>
<StgValue><ssdm name="mul_ln72_358"/></StgValue>
</operation>

<operation id="3937" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2561 %add_ln72_400 = add i24 %shl_ln72_477, i24 %mul_ln72_358

]]></Node>
<StgValue><ssdm name="add_ln72_400"/></StgValue>
</operation>

<operation id="3938" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2569 %mul_ln72_359 = mul i24 %sext_ln72_188, i24 477

]]></Node>
<StgValue><ssdm name="mul_ln72_359"/></StgValue>
</operation>

<operation id="3939" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2573 %mul_ln72_360 = mul i24 %sext_ln72_161, i24 600

]]></Node>
<StgValue><ssdm name="mul_ln72_360"/></StgValue>
</operation>

<operation id="3940" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2625 %add_ln72_413 = add i24 %shl_ln72_488, i24 %mul_ln72_369

]]></Node>
<StgValue><ssdm name="add_ln72_413"/></StgValue>
</operation>

<operation id="3941" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2626 %tmp_424 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_413, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="3942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2627 %shl_ln72_489 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_424, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_489"/></StgValue>
</operation>

<operation id="3943" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2628 %mul_ln72_370 = mul i24 %sext_ln72_20, i24 16776632

]]></Node>
<StgValue><ssdm name="mul_ln72_370"/></StgValue>
</operation>

<operation id="3944" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2629 %add_ln72_414 = add i24 %shl_ln72_489, i24 %mul_ln72_370

]]></Node>
<StgValue><ssdm name="add_ln72_414"/></StgValue>
</operation>

<operation id="3945" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2632 %mul_ln72_371 = mul i24 %sext_ln72_161, i24 16776849

]]></Node>
<StgValue><ssdm name="mul_ln72_371"/></StgValue>
</operation>

<operation id="3946" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2657 %add_ln72_419 = add i24 %shl_ln72_494, i24 %mul_ln72_376

]]></Node>
<StgValue><ssdm name="add_ln72_419"/></StgValue>
</operation>

<operation id="3947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2658 %tmp_430 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_419, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2659 %shl_ln72_495 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_430, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_495"/></StgValue>
</operation>

<operation id="3949" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2660 %mul_ln72_377 = mul i24 %sext_ln72_20, i24 1074

]]></Node>
<StgValue><ssdm name="mul_ln72_377"/></StgValue>
</operation>

<operation id="3950" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2661 %add_ln72_420 = add i24 %shl_ln72_495, i24 %mul_ln72_377

]]></Node>
<StgValue><ssdm name="add_ln72_420"/></StgValue>
</operation>

<operation id="3951" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2740 %shl_ln72_510 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_35_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_510"/></StgValue>
</operation>

<operation id="3952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="23" op_0_bw="22">
<![CDATA[
entry:2741 %sext_ln72_390 = sext i22 %shl_ln72_510

]]></Node>
<StgValue><ssdm name="sext_ln72_390"/></StgValue>
</operation>

<operation id="3953" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:2742 %shl_ln72_511 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_35_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_511"/></StgValue>
</operation>

<operation id="3954" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="23" op_0_bw="17">
<![CDATA[
entry:2743 %sext_ln72_391 = sext i17 %shl_ln72_511

]]></Node>
<StgValue><ssdm name="sext_ln72_391"/></StgValue>
</operation>

<operation id="3955" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2744 %sub_ln72_85 = sub i23 %sext_ln72_391, i23 %sext_ln72_390

]]></Node>
<StgValue><ssdm name="sub_ln72_85"/></StgValue>
</operation>

<operation id="3956" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2746 %shl_ln72_512 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_444, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_512"/></StgValue>
</operation>

<operation id="3957" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="24" op_0_bw="23">
<![CDATA[
entry:2747 %sext_ln72_392 = sext i23 %sub_ln72_85

]]></Node>
<StgValue><ssdm name="sext_ln72_392"/></StgValue>
</operation>

<operation id="3958" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2748 %add_ln72_433 = add i24 %shl_ln72_512, i24 %sext_ln72_392

]]></Node>
<StgValue><ssdm name="add_ln72_433"/></StgValue>
</operation>

<operation id="3959" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2749 %mul_ln72_384 = mul i23 %sext_ln72_92, i23 8388573

]]></Node>
<StgValue><ssdm name="mul_ln72_384"/></StgValue>
</operation>

<operation id="3960" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2750 %tmp_445 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_433, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="3961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2751 %shl_ln72_513 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_445, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_513"/></StgValue>
</operation>

<operation id="3962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="24" op_0_bw="23">
<![CDATA[
entry:2752 %sext_ln72_393 = sext i23 %mul_ln72_384

]]></Node>
<StgValue><ssdm name="sext_ln72_393"/></StgValue>
</operation>

<operation id="3963" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2753 %add_ln72_434 = add i24 %shl_ln72_513, i24 %sext_ln72_393

]]></Node>
<StgValue><ssdm name="add_ln72_434"/></StgValue>
</operation>

<operation id="3964" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2804 %mul_ln72_390 = mul i21 %sext_ln72_21, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_390"/></StgValue>
</operation>

<operation id="3965" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2837 %shl_ln72_531 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_459, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_531"/></StgValue>
</operation>

<operation id="3966" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2838 %mul_ln72_395 = mul i24 %sext_ln72_174, i24 188

]]></Node>
<StgValue><ssdm name="mul_ln72_395"/></StgValue>
</operation>

<operation id="3967" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2839 %add_ln72_448 = add i24 %shl_ln72_531, i24 %mul_ln72_395

]]></Node>
<StgValue><ssdm name="add_ln72_448"/></StgValue>
</operation>

<operation id="3968" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2880 %add_ln72_456 = add i24 %shl_ln72_540, i24 %mul_ln72_403

]]></Node>
<StgValue><ssdm name="add_ln72_456"/></StgValue>
</operation>

<operation id="3969" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2882 %tmp_468 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_456, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="3970" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2939 %add_ln72_467 = add i24 %shl_ln72_554, i24 %mul_ln72_412

]]></Node>
<StgValue><ssdm name="add_ln72_467"/></StgValue>
</operation>

<operation id="3971" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2940 %mul_ln72_413 = mul i23 %sext_ln72_187, i23 54

]]></Node>
<StgValue><ssdm name="mul_ln72_413"/></StgValue>
</operation>

<operation id="3972" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2941 %tmp_479 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_467, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="3973" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2942 %shl_ln72_555 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_479, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_555"/></StgValue>
</operation>

<operation id="3974" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="24" op_0_bw="23">
<![CDATA[
entry:2943 %sext_ln72_410 = sext i23 %mul_ln72_413

]]></Node>
<StgValue><ssdm name="sext_ln72_410"/></StgValue>
</operation>

<operation id="3975" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2944 %add_ln72_468 = add i24 %shl_ln72_555, i24 %sext_ln72_410

]]></Node>
<StgValue><ssdm name="add_ln72_468"/></StgValue>
</operation>

<operation id="3976" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2947 %mul_ln72_414 = mul i24 %sext_ln72_20, i24 1071

]]></Node>
<StgValue><ssdm name="mul_ln72_414"/></StgValue>
</operation>

<operation id="3977" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2949 %mul_ln72_415 = mul i24 %sext_ln72_161, i24 16777022

]]></Node>
<StgValue><ssdm name="mul_ln72_415"/></StgValue>
</operation>

<operation id="3978" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3007 %add_ln72_477 = add i24 %shl_ln72_567, i24 %sext_ln72_426

]]></Node>
<StgValue><ssdm name="add_ln72_477"/></StgValue>
</operation>

<operation id="3979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:3008 %shl_ln72_568 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_34_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_568"/></StgValue>
</operation>

<operation id="3980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="20" op_0_bw="19">
<![CDATA[
entry:3009 %sext_ln72_427 = sext i19 %shl_ln72_568

]]></Node>
<StgValue><ssdm name="sext_ln72_427"/></StgValue>
</operation>

<operation id="3981" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3010 %sub_ln72_97 = sub i20 %sext_ln72_427, i20 %sext_ln72_176

]]></Node>
<StgValue><ssdm name="sub_ln72_97"/></StgValue>
</operation>

<operation id="3982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3011 %tmp_490 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_477, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="3983" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3012 %shl_ln72_569 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_490, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_569"/></StgValue>
</operation>

<operation id="3984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="24" op_0_bw="20">
<![CDATA[
entry:3013 %sext_ln72_428 = sext i20 %sub_ln72_97

]]></Node>
<StgValue><ssdm name="sext_ln72_428"/></StgValue>
</operation>

<operation id="3985" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3014 %add_ln72_478 = add i24 %shl_ln72_569, i24 %sext_ln72_428

]]></Node>
<StgValue><ssdm name="add_ln72_478"/></StgValue>
</operation>

<operation id="3986" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3020 %tmp_491 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_478, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="3987" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3046 %add_ln72_482 = add i24 %shl_ln72_574, i24 %sext_ln72_435

]]></Node>
<StgValue><ssdm name="add_ln72_482"/></StgValue>
</operation>

<operation id="3988" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3047 %sub_ln72_99 = sub i20 %sext_ln72_350, i20 %sext_ln72_351

]]></Node>
<StgValue><ssdm name="sub_ln72_99"/></StgValue>
</operation>

<operation id="3989" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3048 %tmp_495 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_482, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="3990" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3049 %shl_ln72_575 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_495, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_575"/></StgValue>
</operation>

<operation id="3991" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="24" op_0_bw="20">
<![CDATA[
entry:3050 %sext_ln72_436 = sext i20 %sub_ln72_99

]]></Node>
<StgValue><ssdm name="sext_ln72_436"/></StgValue>
</operation>

<operation id="3992" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3051 %add_ln72_483 = add i24 %shl_ln72_575, i24 %sext_ln72_436

]]></Node>
<StgValue><ssdm name="add_ln72_483"/></StgValue>
</operation>

<operation id="3993" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3052 %mul_ln72_422 = mul i22 %sext_ln72_102, i22 4194285

]]></Node>
<StgValue><ssdm name="mul_ln72_422"/></StgValue>
</operation>

<operation id="3994" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3053 %tmp_496 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_483, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="3995" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3054 %shl_ln72_576 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_496, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_576"/></StgValue>
</operation>

<operation id="3996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="24" op_0_bw="22">
<![CDATA[
entry:3055 %sext_ln72_437 = sext i22 %mul_ln72_422

]]></Node>
<StgValue><ssdm name="sext_ln72_437"/></StgValue>
</operation>

<operation id="3997" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3056 %add_ln72_484 = add i24 %shl_ln72_576, i24 %sext_ln72_437

]]></Node>
<StgValue><ssdm name="add_ln72_484"/></StgValue>
</operation>

<operation id="3998" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3057 %mul_ln72_423 = mul i24 %sext_ln72_20, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_423"/></StgValue>
</operation>

<operation id="3999" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3097 %add_ln72_492 = add i24 %shl_ln72_583, i24 %mul_ln72_431

]]></Node>
<StgValue><ssdm name="add_ln72_492"/></StgValue>
</operation>

<operation id="4000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3098 %tmp_505 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_492, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="4001" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3099 %shl_ln72_584 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_505, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_584"/></StgValue>
</operation>

<operation id="4002" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3100 %mul_ln72_432 = mul i24 %sext_ln72_125, i24 630

]]></Node>
<StgValue><ssdm name="mul_ln72_432"/></StgValue>
</operation>

<operation id="4003" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3101 %add_ln72_493 = add i24 %shl_ln72_584, i24 %mul_ln72_432

]]></Node>
<StgValue><ssdm name="add_ln72_493"/></StgValue>
</operation>

<operation id="4004" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3104 %mul_ln72_433 = mul i24 %sext_ln72_126, i24 1825

]]></Node>
<StgValue><ssdm name="mul_ln72_433"/></StgValue>
</operation>

<operation id="4005" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3106 %mul_ln72_434 = mul i24 %sext_ln72_18, i24 16775044

]]></Node>
<StgValue><ssdm name="mul_ln72_434"/></StgValue>
</operation>

<operation id="4006" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3165 %shl_ln72_600 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_519, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_600"/></StgValue>
</operation>

<operation id="4007" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3166 %mul_ln72_445 = mul i24 %sext_ln72_125, i24 16776869

]]></Node>
<StgValue><ssdm name="mul_ln72_445"/></StgValue>
</operation>

<operation id="4008" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3167 %add_ln72_507 = add i24 %shl_ln72_600, i24 %mul_ln72_445

]]></Node>
<StgValue><ssdm name="add_ln72_507"/></StgValue>
</operation>

<operation id="4009" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3170 %mul_ln72_446 = mul i24 %sext_ln72_100, i24 241

]]></Node>
<StgValue><ssdm name="mul_ln72_446"/></StgValue>
</operation>

<operation id="4010" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3234 %add_ln72_519 = add i24 %shl_ln72_617, i24 %mul_ln72_454

]]></Node>
<StgValue><ssdm name="add_ln72_519"/></StgValue>
</operation>

<operation id="4011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3235 %tmp_532 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_519, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="4012" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3236 %shl_ln72_618 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_532, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_618"/></StgValue>
</operation>

<operation id="4013" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3237 %mul_ln72_455 = mul i24 %sext_ln72_100, i24 153

]]></Node>
<StgValue><ssdm name="mul_ln72_455"/></StgValue>
</operation>

<operation id="4014" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3238 %add_ln72_520 = add i24 %shl_ln72_618, i24 %mul_ln72_455

]]></Node>
<StgValue><ssdm name="add_ln72_520"/></StgValue>
</operation>

<operation id="4015" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3307 %add_ln72_530 = add i24 %shl_ln72_631, i24 %sext_ln72_458

]]></Node>
<StgValue><ssdm name="add_ln72_530"/></StgValue>
</operation>

<operation id="4016" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3308 %mul_ln72_460 = mul i22 %sext_ln72_173, i22 4194279

]]></Node>
<StgValue><ssdm name="mul_ln72_460"/></StgValue>
</operation>

<operation id="4017" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3309 %tmp_544 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_530, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="4018" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3310 %shl_ln72_632 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_544, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_632"/></StgValue>
</operation>

<operation id="4019" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="24" op_0_bw="22">
<![CDATA[
entry:3311 %sext_ln72_459 = sext i22 %mul_ln72_460

]]></Node>
<StgValue><ssdm name="sext_ln72_459"/></StgValue>
</operation>

<operation id="4020" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3312 %add_ln72_531 = add i24 %shl_ln72_632, i24 %sext_ln72_459

]]></Node>
<StgValue><ssdm name="add_ln72_531"/></StgValue>
</operation>

<operation id="4021" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3369 %add_ln72_541 = add i24 %shl_ln72_644, i24 %mul_ln72_467

]]></Node>
<StgValue><ssdm name="add_ln72_541"/></StgValue>
</operation>

<operation id="4022" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3370 %sum_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_541, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_107"/></StgValue>
</operation>

<operation id="4023" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3371 %trunc_ln74_52 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_541, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_52"/></StgValue>
</operation>

<operation id="4024" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3372 %sum_189 = add i16 %sum_107, i16 65535

]]></Node>
<StgValue><ssdm name="sum_189"/></StgValue>
</operation>

<operation id="4025" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3374 %icmp_ln14_54 = icmp_sgt  i16 %sum_189, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_54"/></StgValue>
</operation>

<operation id="4026" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3443 %sum_190 = add i16 %sum_109, i16 65514

]]></Node>
<StgValue><ssdm name="sum_190"/></StgValue>
</operation>

<operation id="4027" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3444 %add_ln69_54 = add i15 %trunc_ln74_53, i15 32746

]]></Node>
<StgValue><ssdm name="add_ln69_54"/></StgValue>
</operation>

<operation id="4028" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3445 %icmp_ln14_55 = icmp_sgt  i16 %sum_190, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_55"/></StgValue>
</operation>

<operation id="4029" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3446 %layer1_output_55 = select i1 %icmp_ln14_55, i15 %add_ln69_54, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_55"/></StgValue>
</operation>

<operation id="4030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="24" op_0_bw="15">
<![CDATA[
entry:3491 %zext_ln85_5 = zext i15 %layer1_output_13

]]></Node>
<StgValue><ssdm name="zext_ln85_5"/></StgValue>
</operation>

<operation id="4031" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="22" op_0_bw="15">
<![CDATA[
entry:3558 %zext_ln85_24 = zext i15 %layer1_output

]]></Node>
<StgValue><ssdm name="zext_ln85_24"/></StgValue>
</operation>

<operation id="4032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="24" op_0_bw="15">
<![CDATA[
entry:3559 %zext_ln85_25 = zext i15 %layer1_output

]]></Node>
<StgValue><ssdm name="zext_ln85_25"/></StgValue>
</operation>

<operation id="4033" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3560 %mul_ln85_12 = mul i24 %zext_ln85_25, i24 16777025

]]></Node>
<StgValue><ssdm name="mul_ln85_12"/></StgValue>
</operation>

<operation id="4034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3563 %tmp_584 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="4035" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3731 %mul_ln85_33 = mul i24 %zext_ln85_25, i24 842

]]></Node>
<StgValue><ssdm name="mul_ln85_33"/></StgValue>
</operation>

<operation id="4036" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3734 %tmp_611 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="4037" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3736 %mul_ln85_34 = mul i24 %zext_ln85_69, i24 714

]]></Node>
<StgValue><ssdm name="mul_ln85_34"/></StgValue>
</operation>

<operation id="4038" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3738 %mul_ln85_35 = mul i24 %zext_ln85_5, i24 16777014

]]></Node>
<StgValue><ssdm name="mul_ln85_35"/></StgValue>
</operation>

<operation id="4039" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4133 %mul_ln85_92 = mul i22 %zext_ln85_24, i22 4194265

]]></Node>
<StgValue><ssdm name="mul_ln85_92"/></StgValue>
</operation>

<operation id="4040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4134 %trunc_ln85_s = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln85_92, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln85_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="4041" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:400 %add_ln72_21 = add i24 %shl_ln72_42, i24 %sext_ln72_103

]]></Node>
<StgValue><ssdm name="add_ln72_21"/></StgValue>
</operation>

<operation id="4042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:401 %sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="4043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:402 %trunc_ln74_1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_21, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_1"/></StgValue>
</operation>

<operation id="4044" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:403 %sum_136 = add i16 %sum_2, i16 65506

]]></Node>
<StgValue><ssdm name="sum_136"/></StgValue>
</operation>

<operation id="4045" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:404 %add_ln69_1 = add i15 %trunc_ln74_1, i15 32738

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="4046" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:405 %icmp_ln14_1 = icmp_sgt  i16 %sum_136, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="4047" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="22" op_0_bw="16">
<![CDATA[
entry:462 %sext_ln72_127 = sext i16 %input_37_read

]]></Node>
<StgValue><ssdm name="sext_ln72_127"/></StgValue>
</operation>

<operation id="4048" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:470 %add_ln72_29 = add i24 %shl_ln72_51, i24 %mul_ln72_19

]]></Node>
<StgValue><ssdm name="add_ln72_29"/></StgValue>
</operation>

<operation id="4049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:471 %sum_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="4050" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:472 %trunc_ln74_2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_29, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_2"/></StgValue>
</operation>

<operation id="4051" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:473 %sum_137 = add i16 %sum_4, i16 65479

]]></Node>
<StgValue><ssdm name="sum_137"/></StgValue>
</operation>

<operation id="4052" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:475 %icmp_ln14_2 = icmp_sgt  i16 %sum_137, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_2"/></StgValue>
</operation>

<operation id="4053" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:543 %add_ln72_40 = add i24 %shl_ln72_64, i24 %mul_ln72_29

]]></Node>
<StgValue><ssdm name="add_ln72_40"/></StgValue>
</operation>

<operation id="4054" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:544 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="4055" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:545 %shl_ln72_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_65"/></StgValue>
</operation>

<operation id="4056" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:546 %mul_ln72_30 = mul i24 %sext_ln72_126, i24 2412

]]></Node>
<StgValue><ssdm name="mul_ln72_30"/></StgValue>
</operation>

<operation id="4057" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:547 %add_ln72_41 = add i24 %shl_ln72_65, i24 %mul_ln72_30

]]></Node>
<StgValue><ssdm name="add_ln72_41"/></StgValue>
</operation>

<operation id="4058" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:550 %mul_ln72_31 = mul i24 %sext_ln72_20, i24 439

]]></Node>
<StgValue><ssdm name="mul_ln72_31"/></StgValue>
</operation>

<operation id="4059" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:596 %add_ln72_50 = add i24 %shl_ln72_74, i24 %mul_ln72_40

]]></Node>
<StgValue><ssdm name="add_ln72_50"/></StgValue>
</operation>

<operation id="4060" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:597 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_50, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="4061" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:598 %shl_ln72_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_75"/></StgValue>
</operation>

<operation id="4062" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:599 %mul_ln72_41 = mul i24 %sext_ln72_126, i24 1442

]]></Node>
<StgValue><ssdm name="mul_ln72_41"/></StgValue>
</operation>

<operation id="4063" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:600 %add_ln72_51 = add i24 %shl_ln72_75, i24 %mul_ln72_41

]]></Node>
<StgValue><ssdm name="add_ln72_51"/></StgValue>
</operation>

<operation id="4064" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:675 %add_ln72_63 = add i24 %shl_ln72_92, i24 %mul_ln72_50

]]></Node>
<StgValue><ssdm name="add_ln72_63"/></StgValue>
</operation>

<operation id="4065" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="23" op_0_bw="16">
<![CDATA[
entry:678 %sext_ln72_162 = sext i16 %input_42_read

]]></Node>
<StgValue><ssdm name="sext_ln72_162"/></StgValue>
</operation>

<operation id="4066" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:679 %mul_ln72_51 = mul i24 %sext_ln72_161, i24 3376

]]></Node>
<StgValue><ssdm name="mul_ln72_51"/></StgValue>
</operation>

<operation id="4067" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:680 %tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_63, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="4068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:681 %shl_ln72_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_93"/></StgValue>
</operation>

<operation id="4069" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:682 %add_ln72_64 = add i24 %shl_ln72_93, i24 %mul_ln72_51

]]></Node>
<StgValue><ssdm name="add_ln72_64"/></StgValue>
</operation>

<operation id="4070" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:743 %add_ln72_74 = add i24 %shl_ln72_104, i24 %sext_ln72_172

]]></Node>
<StgValue><ssdm name="add_ln72_74"/></StgValue>
</operation>

<operation id="4071" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:748 %mul_ln72_62 = mul i24 %sext_ln72_174, i24 16776836

]]></Node>
<StgValue><ssdm name="mul_ln72_62"/></StgValue>
</operation>

<operation id="4072" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:749 %tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="4073" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:750 %shl_ln72_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_105"/></StgValue>
</operation>

<operation id="4074" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:751 %add_ln72_75 = add i24 %shl_ln72_105, i24 %mul_ln72_62

]]></Node>
<StgValue><ssdm name="add_ln72_75"/></StgValue>
</operation>

<operation id="4075" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:757 %mul_ln72_63 = mul i24 %sext_ln72_177, i24 16776875

]]></Node>
<StgValue><ssdm name="mul_ln72_63"/></StgValue>
</operation>

<operation id="4076" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:761 %mul_ln72_64 = mul i24 %sext_ln72_125, i24 16775387

]]></Node>
<StgValue><ssdm name="mul_ln72_64"/></StgValue>
</operation>

<operation id="4077" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:820 %add_ln72_88 = add i24 %shl_ln72_120, i24 %mul_ln72_75

]]></Node>
<StgValue><ssdm name="add_ln72_88"/></StgValue>
</operation>

<operation id="4078" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:821 %tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_88, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="4079" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:822 %shl_ln72_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_121"/></StgValue>
</operation>

<operation id="4080" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:823 %mul_ln72_76 = mul i24 %sext_ln72_18, i24 16776860

]]></Node>
<StgValue><ssdm name="mul_ln72_76"/></StgValue>
</operation>

<operation id="4081" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:824 %add_ln72_89 = add i24 %shl_ln72_121, i24 %mul_ln72_76

]]></Node>
<StgValue><ssdm name="add_ln72_89"/></StgValue>
</operation>

<operation id="4082" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:827 %mul_ln72_77 = mul i24 %sext_ln72_20, i24 16775731

]]></Node>
<StgValue><ssdm name="mul_ln72_77"/></StgValue>
</operation>

<operation id="4083" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:875 %add_ln72_98 = add i24 %shl_ln72_132, i24 %mul_ln72_85

]]></Node>
<StgValue><ssdm name="add_ln72_98"/></StgValue>
</operation>

<operation id="4084" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:876 %mul_ln72_86 = mul i24 %sext_ln72_94, i24 16771905

]]></Node>
<StgValue><ssdm name="mul_ln72_86"/></StgValue>
</operation>

<operation id="4085" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:877 %tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_98, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="4086" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:878 %shl_ln72_133 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_133"/></StgValue>
</operation>

<operation id="4087" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:879 %add_ln72_99 = add i24 %shl_ln72_133, i24 %mul_ln72_86

]]></Node>
<StgValue><ssdm name="add_ln72_99"/></StgValue>
</operation>

<operation id="4088" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:884 %mul_ln72_87 = mul i21 %sext_ln72_189, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_87"/></StgValue>
</operation>

<operation id="4089" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:922 %add_ln69_9 = add i15 %trunc_ln74_9, i15 32694

]]></Node>
<StgValue><ssdm name="add_ln69_9"/></StgValue>
</operation>

<operation id="4090" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:924 %layer1_output_9 = select i1 %icmp_ln14_9, i15 %add_ln69_9, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_9"/></StgValue>
</operation>

<operation id="4091" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1026 %add_ln72_124 = add i24 %shl_ln72_162, i24 %mul_ln72_110

]]></Node>
<StgValue><ssdm name="add_ln72_124"/></StgValue>
</operation>

<operation id="4092" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1027 %tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_124, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="4093" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1028 %shl_ln72_163 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_125, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_163"/></StgValue>
</operation>

<operation id="4094" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1029 %mul_ln72_111 = mul i24 %sext_ln72_126, i24 16776836

]]></Node>
<StgValue><ssdm name="mul_ln72_111"/></StgValue>
</operation>

<operation id="4095" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1030 %add_ln72_125 = add i24 %shl_ln72_163, i24 %mul_ln72_111

]]></Node>
<StgValue><ssdm name="add_ln72_125"/></StgValue>
</operation>

<operation id="4096" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1041 %mul_ln72_112 = mul i24 %sext_ln72_20, i24 629

]]></Node>
<StgValue><ssdm name="mul_ln72_112"/></StgValue>
</operation>

<operation id="4097" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:1044 %shl_ln72_168 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_21, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln72_168"/></StgValue>
</operation>

<operation id="4098" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1178 %add_ln72_152 = add i24 %shl_ln72_198, i24 %mul_ln72_135

]]></Node>
<StgValue><ssdm name="add_ln72_152"/></StgValue>
</operation>

<operation id="4099" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1179 %sum_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_152, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="4100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1180 %trunc_ln74_13 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_152, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_13"/></StgValue>
</operation>

<operation id="4101" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1181 %sum_149 = add i16 %sum_28, i16 65437

]]></Node>
<StgValue><ssdm name="sum_149"/></StgValue>
</operation>

<operation id="4102" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1183 %icmp_ln14_14 = icmp_sgt  i16 %sum_149, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_14"/></StgValue>
</operation>

<operation id="4103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1232 %add_ln69_15 = add i15 %trunc_ln74_14, i15 228

]]></Node>
<StgValue><ssdm name="add_ln69_15"/></StgValue>
</operation>

<operation id="4104" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1234 %layer1_output_15 = select i1 %icmp_ln14_15, i15 %add_ln69_15, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_15"/></StgValue>
</operation>

<operation id="4105" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1279 %add_ln72_170 = add i24 %shl_ln72_218, i24 %mul_ln72_153

]]></Node>
<StgValue><ssdm name="add_ln72_170"/></StgValue>
</operation>

<operation id="4106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:1280 %shl_ln72_219 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_42_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_219"/></StgValue>
</operation>

<operation id="4107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="24" op_0_bw="21">
<![CDATA[
entry:1281 %sext_ln72_225 = sext i21 %shl_ln72_219

]]></Node>
<StgValue><ssdm name="sext_ln72_225"/></StgValue>
</operation>

<operation id="4108" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1282 %sub_ln72_41 = sub i24 %shl_ln72_168, i24 %sext_ln72_225

]]></Node>
<StgValue><ssdm name="sub_ln72_41"/></StgValue>
</operation>

<operation id="4109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1283 %tmp_172 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_170, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1284 %shl_ln72_220 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_172, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_220"/></StgValue>
</operation>

<operation id="4111" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1285 %add_ln72_171 = add i24 %shl_ln72_220, i24 %sub_ln72_41

]]></Node>
<StgValue><ssdm name="add_ln72_171"/></StgValue>
</operation>

<operation id="4112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1286 %sum_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_171, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="4113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1287 %trunc_ln74_15 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_171, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_15"/></StgValue>
</operation>

<operation id="4114" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1338 %add_ln72_181 = add i24 %shl_ln72_230, i24 %sext_ln72_230

]]></Node>
<StgValue><ssdm name="add_ln72_181"/></StgValue>
</operation>

<operation id="4115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1339 %sum_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_181, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="4116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1340 %trunc_ln74_16 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_181, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_16"/></StgValue>
</operation>

<operation id="4117" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1341 %sum_152 = add i16 %sum_34, i16 306

]]></Node>
<StgValue><ssdm name="sum_152"/></StgValue>
</operation>

<operation id="4118" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1343 %icmp_ln14_17 = icmp_sgt  i16 %sum_152, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_17"/></StgValue>
</operation>

<operation id="4119" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1406 %add_ln72_192 = add i24 %shl_ln72_244, i24 %mul_ln72_172

]]></Node>
<StgValue><ssdm name="add_ln72_192"/></StgValue>
</operation>

<operation id="4120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:1407 %tmp_194 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_37_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="4121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="22" op_0_bw="21">
<![CDATA[
entry:1408 %sext_ln72_243 = sext i21 %tmp_194

]]></Node>
<StgValue><ssdm name="sext_ln72_243"/></StgValue>
</operation>

<operation id="4122" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:1409 %sub_ln72_121 = sub i22 %sext_ln72_127, i22 %sext_ln72_243

]]></Node>
<StgValue><ssdm name="sub_ln72_121"/></StgValue>
</operation>

<operation id="4123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1410 %tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_192, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="4124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1411 %shl_ln72_245 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_195, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_245"/></StgValue>
</operation>

<operation id="4125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="24" op_0_bw="22">
<![CDATA[
entry:1412 %sext_ln72_244 = sext i22 %sub_ln72_121

]]></Node>
<StgValue><ssdm name="sext_ln72_244"/></StgValue>
</operation>

<operation id="4126" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1413 %add_ln72_193 = add i24 %shl_ln72_245, i24 %sext_ln72_244

]]></Node>
<StgValue><ssdm name="add_ln72_193"/></StgValue>
</operation>

<operation id="4127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1414 %tmp_196 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_193, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="4128" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1417 %mul_ln72_173 = mul i21 %sext_ln72_21, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_173"/></StgValue>
</operation>

<operation id="4129" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1462 %add_ln69_19 = add i15 %trunc_ln74_18, i15 9

]]></Node>
<StgValue><ssdm name="add_ln69_19"/></StgValue>
</operation>

<operation id="4130" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1464 %layer1_output_19 = select i1 %icmp_ln14_19, i15 %add_ln69_19, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_19"/></StgValue>
</operation>

<operation id="4131" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1505 %add_ln72_208 = add i24 %shl_ln72_264, i24 %mul_ln72_183

]]></Node>
<StgValue><ssdm name="add_ln72_208"/></StgValue>
</operation>

<operation id="4132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1506 %tmp_211 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_208, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="4133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1507 %shl_ln72_265 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_211, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_265"/></StgValue>
</operation>

<operation id="4134" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1508 %mul_ln72_184 = mul i24 %sext_ln72_126, i24 1587

]]></Node>
<StgValue><ssdm name="mul_ln72_184"/></StgValue>
</operation>

<operation id="4135" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1509 %add_ln72_209 = add i24 %shl_ln72_265, i24 %mul_ln72_184

]]></Node>
<StgValue><ssdm name="add_ln72_209"/></StgValue>
</operation>

<operation id="4136" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1554 %add_ln72_218 = add i24 %shl_ln72_274, i24 %mul_ln72_194

]]></Node>
<StgValue><ssdm name="add_ln72_218"/></StgValue>
</operation>

<operation id="4137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1555 %sum_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_218, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="4138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1556 %trunc_ln74_20 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_218, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_20"/></StgValue>
</operation>

<operation id="4139" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1557 %sum_156 = add i16 %sum_42, i16 10

]]></Node>
<StgValue><ssdm name="sum_156"/></StgValue>
</operation>

<operation id="4140" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1559 %icmp_ln14_21 = icmp_sgt  i16 %sum_156, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_21"/></StgValue>
</operation>

<operation id="4141" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1678 %add_ln72_239 = add i24 %shl_ln72_294, i24 %mul_ln72_212

]]></Node>
<StgValue><ssdm name="add_ln72_239"/></StgValue>
</operation>

<operation id="4142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1679 %tmp_244 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_239, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="4143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1680 %shl_ln72_295 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_244, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_295"/></StgValue>
</operation>

<operation id="4144" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1681 %mul_ln72_213 = mul i24 %sext_ln72_20, i24 16776000

]]></Node>
<StgValue><ssdm name="mul_ln72_213"/></StgValue>
</operation>

<operation id="4145" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1682 %add_ln72_240 = add i24 %shl_ln72_295, i24 %mul_ln72_213

]]></Node>
<StgValue><ssdm name="add_ln72_240"/></StgValue>
</operation>

<operation id="4146" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1735 %add_ln69_24 = add i15 %trunc_ln74_23, i15 128

]]></Node>
<StgValue><ssdm name="add_ln69_24"/></StgValue>
</operation>

<operation id="4147" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1737 %layer1_output_25 = select i1 %icmp_ln14_25, i15 %add_ln69_24, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_25"/></StgValue>
</operation>

<operation id="4148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:1807 %shl_ln72_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_37_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_7"/></StgValue>
</operation>

<operation id="4149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1809 %shl_ln72_322 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_264, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_322"/></StgValue>
</operation>

<operation id="4150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="24" op_0_bw="18">
<![CDATA[
entry:1810 %sext_ln72_302 = sext i18 %shl_ln72_7

]]></Node>
<StgValue><ssdm name="sext_ln72_302"/></StgValue>
</operation>

<operation id="4151" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1811 %add_ln72_259 = add i24 %shl_ln72_322, i24 %sext_ln72_302

]]></Node>
<StgValue><ssdm name="add_ln72_259"/></StgValue>
</operation>

<operation id="4152" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1812 %mul_ln72_226 = mul i23 %sext_ln72_101, i23 53

]]></Node>
<StgValue><ssdm name="mul_ln72_226"/></StgValue>
</operation>

<operation id="4153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1813 %tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_259, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="4154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1814 %shl_ln72_323 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_265, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_323"/></StgValue>
</operation>

<operation id="4155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="24" op_0_bw="23">
<![CDATA[
entry:1815 %sext_ln72_303 = sext i23 %mul_ln72_226

]]></Node>
<StgValue><ssdm name="sext_ln72_303"/></StgValue>
</operation>

<operation id="4156" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1816 %add_ln72_260 = add i24 %shl_ln72_323, i24 %sext_ln72_303

]]></Node>
<StgValue><ssdm name="add_ln72_260"/></StgValue>
</operation>

<operation id="4157" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1817 %mul_ln72_227 = mul i23 %sext_ln72_162, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_227"/></StgValue>
</operation>

<operation id="4158" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1866 %add_ln72_270 = add i24 %shl_ln72_333, i24 %mul_ln72_237

]]></Node>
<StgValue><ssdm name="add_ln72_270"/></StgValue>
</operation>

<operation id="4159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1867 %tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_270, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="4160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1868 %shl_ln72_334 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_276, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_334"/></StgValue>
</operation>

<operation id="4161" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1869 %mul_ln72_238 = mul i24 %sext_ln72_20, i24 867

]]></Node>
<StgValue><ssdm name="mul_ln72_238"/></StgValue>
</operation>

<operation id="4162" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1870 %add_ln72_271 = add i24 %shl_ln72_334, i24 %mul_ln72_238

]]></Node>
<StgValue><ssdm name="add_ln72_271"/></StgValue>
</operation>

<operation id="4163" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1873 %mul_ln72_239 = mul i24 %sext_ln72_161, i24 331

]]></Node>
<StgValue><ssdm name="mul_ln72_239"/></StgValue>
</operation>

<operation id="4164" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1918 %add_ln72_281 = add i24 %shl_ln72_344, i24 %mul_ln72_248

]]></Node>
<StgValue><ssdm name="add_ln72_281"/></StgValue>
</operation>

<operation id="4165" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1919 %mul_ln72_249 = mul i24 %sext_ln72_18, i24 166

]]></Node>
<StgValue><ssdm name="mul_ln72_249"/></StgValue>
</operation>

<operation id="4166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1920 %tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_281, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1921 %shl_ln72_345 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_287, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_345"/></StgValue>
</operation>

<operation id="4168" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1922 %add_ln72_282 = add i24 %shl_ln72_345, i24 %mul_ln72_249

]]></Node>
<StgValue><ssdm name="add_ln72_282"/></StgValue>
</operation>

<operation id="4169" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1925 %mul_ln72_250 = mul i24 %sext_ln72_20, i24 253

]]></Node>
<StgValue><ssdm name="mul_ln72_250"/></StgValue>
</operation>

<operation id="4170" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1972 %add_ln72_291 = add i24 %shl_ln72_356, i24 %mul_ln72_258

]]></Node>
<StgValue><ssdm name="add_ln72_291"/></StgValue>
</operation>

<operation id="4171" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1973 %mul_ln72_259 = mul i24 %sext_ln72_126, i24 16777113

]]></Node>
<StgValue><ssdm name="mul_ln72_259"/></StgValue>
</operation>

<operation id="4172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1974 %tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_291, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1975 %shl_ln72_357 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_297, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_357"/></StgValue>
</operation>

<operation id="4174" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1976 %add_ln72_292 = add i24 %shl_ln72_357, i24 %mul_ln72_259

]]></Node>
<StgValue><ssdm name="add_ln72_292"/></StgValue>
</operation>

<operation id="4175" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1979 %mul_ln72_260 = mul i24 %sext_ln72_18, i24 755

]]></Node>
<StgValue><ssdm name="mul_ln72_260"/></StgValue>
</operation>

<operation id="4176" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1983 %mul_ln72_261 = mul i24 %sext_ln72_188, i24 16776916

]]></Node>
<StgValue><ssdm name="mul_ln72_261"/></StgValue>
</operation>

<operation id="4177" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2050 %add_ln72_306 = add i24 %shl_ln72_375, i24 %mul_ln72_271

]]></Node>
<StgValue><ssdm name="add_ln72_306"/></StgValue>
</operation>

<operation id="4178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2051 %tmp_312 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_306, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="4179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2052 %shl_ln72_376 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_312, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_376"/></StgValue>
</operation>

<operation id="4180" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2053 %mul_ln72_272 = mul i24 %sext_ln72_126, i24 16775806

]]></Node>
<StgValue><ssdm name="mul_ln72_272"/></StgValue>
</operation>

<operation id="4181" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2054 %add_ln72_307 = add i24 %shl_ln72_376, i24 %mul_ln72_272

]]></Node>
<StgValue><ssdm name="add_ln72_307"/></StgValue>
</operation>

<operation id="4182" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2106 %add_ln72_317 = add i24 %shl_ln72_384, i24 %mul_ln72_282

]]></Node>
<StgValue><ssdm name="add_ln72_317"/></StgValue>
</operation>

<operation id="4183" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2107 %mul_ln72_283 = mul i24 %sext_ln72_126, i24 76

]]></Node>
<StgValue><ssdm name="mul_ln72_283"/></StgValue>
</operation>

<operation id="4184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2108 %tmp_324 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_317, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="4185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2109 %shl_ln72_385 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_324, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_385"/></StgValue>
</operation>

<operation id="4186" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2110 %add_ln72_318 = add i24 %shl_ln72_385, i24 %mul_ln72_283

]]></Node>
<StgValue><ssdm name="add_ln72_318"/></StgValue>
</operation>

<operation id="4187" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2113 %mul_ln72_284 = mul i24 %sext_ln72_18, i24 16776624

]]></Node>
<StgValue><ssdm name="mul_ln72_284"/></StgValue>
</operation>

<operation id="4188" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2182 %add_ln72_330 = add i24 %shl_ln72_400, i24 %mul_ln72_293

]]></Node>
<StgValue><ssdm name="add_ln72_330"/></StgValue>
</operation>

<operation id="4189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2183 %sum_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_330, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="4190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2184 %trunc_ln74_30 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_330, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_30"/></StgValue>
</operation>

<operation id="4191" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2185 %sum_167 = add i16 %sum_63, i16 749

]]></Node>
<StgValue><ssdm name="sum_167"/></StgValue>
</operation>

<operation id="4192" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2187 %icmp_ln14_32 = icmp_sgt  i16 %sum_167, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_32"/></StgValue>
</operation>

<operation id="4193" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2233 %mul_ln72_297 = mul i23 %sext_ln72_162, i23 8388561

]]></Node>
<StgValue><ssdm name="mul_ln72_297"/></StgValue>
</operation>

<operation id="4194" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2282 %add_ln72_345 = add i24 %shl_ln72_422, i24 %sext_ln72_353

]]></Node>
<StgValue><ssdm name="add_ln72_345"/></StgValue>
</operation>

<operation id="4195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2283 %sum_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_345, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_67"/></StgValue>
</operation>

<operation id="4196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2284 %trunc_ln74_32 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_345, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_32"/></StgValue>
</operation>

<operation id="4197" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2285 %sum_169 = add i16 %sum_67, i16 86

]]></Node>
<StgValue><ssdm name="sum_169"/></StgValue>
</operation>

<operation id="4198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2287 %icmp_ln14_34 = icmp_sgt  i16 %sum_169, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_34"/></StgValue>
</operation>

<operation id="4199" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2336 %add_ln72_356 = add i24 %shl_ln72_433, i24 %mul_ln72_315

]]></Node>
<StgValue><ssdm name="add_ln72_356"/></StgValue>
</operation>

<operation id="4200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2337 %sum_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_356, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_69"/></StgValue>
</operation>

<operation id="4201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2338 %trunc_ln74_33 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_356, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_33"/></StgValue>
</operation>

<operation id="4202" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2339 %sum_170 = add i16 %sum_69, i16 65382

]]></Node>
<StgValue><ssdm name="sum_170"/></StgValue>
</operation>

<operation id="4203" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2341 %icmp_ln14_35 = icmp_sgt  i16 %sum_170, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_35"/></StgValue>
</operation>

<operation id="4204" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2374 %add_ln72_363 = add i24 %shl_ln72_441, i24 %sext_ln72_358

]]></Node>
<StgValue><ssdm name="add_ln72_363"/></StgValue>
</operation>

<operation id="4205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2375 %tmp_372 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_363, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="4206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2376 %shl_ln72_442 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_372, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_442"/></StgValue>
</operation>

<operation id="4207" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2377 %mul_ln72_323 = mul i24 %sext_ln72_94, i24 1836

]]></Node>
<StgValue><ssdm name="mul_ln72_323"/></StgValue>
</operation>

<operation id="4208" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2378 %add_ln72_364 = add i24 %shl_ln72_442, i24 %mul_ln72_323

]]></Node>
<StgValue><ssdm name="add_ln72_364"/></StgValue>
</operation>

<operation id="4209" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2465 %add_ln72_381 = add i24 %shl_ln72_459, i24 %mul_ln72_339

]]></Node>
<StgValue><ssdm name="add_ln72_381"/></StgValue>
</operation>

<operation id="4210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2466 %tmp_390 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_381, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="4211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2467 %shl_ln72_460 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_390, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_460"/></StgValue>
</operation>

<operation id="4212" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2468 %mul_ln72_340 = mul i24 %sext_ln72_20, i24 937

]]></Node>
<StgValue><ssdm name="mul_ln72_340"/></StgValue>
</operation>

<operation id="4213" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2469 %add_ln72_382 = add i24 %shl_ln72_460, i24 %mul_ln72_340

]]></Node>
<StgValue><ssdm name="add_ln72_382"/></StgValue>
</operation>

<operation id="4214" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2517 %add_ln72_391 = add i24 %shl_ln72_468, i24 %mul_ln72_348

]]></Node>
<StgValue><ssdm name="add_ln72_391"/></StgValue>
</operation>

<operation id="4215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2518 %tmp_401 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_391, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="4216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2519 %shl_ln72_469 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_401, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_469"/></StgValue>
</operation>

<operation id="4217" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2520 %mul_ln72_349 = mul i24 %sext_ln72_20, i24 16775792

]]></Node>
<StgValue><ssdm name="mul_ln72_349"/></StgValue>
</operation>

<operation id="4218" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2521 %add_ln72_392 = add i24 %shl_ln72_469, i24 %mul_ln72_349

]]></Node>
<StgValue><ssdm name="add_ln72_392"/></StgValue>
</operation>

<operation id="4219" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2561 %add_ln72_400 = add i24 %shl_ln72_477, i24 %mul_ln72_358

]]></Node>
<StgValue><ssdm name="add_ln72_400"/></StgValue>
</operation>

<operation id="4220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="24" op_0_bw="24" op_1_bw="14" op_2_bw="10">
<![CDATA[
entry:2563 %shl_ln72_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i14.i10, i14 %trunc_ln72_22, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln72_9"/></StgValue>
</operation>

<operation id="4221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2564 %tmp_410 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_400, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="4222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2565 %shl_ln72_478 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_410, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_478"/></StgValue>
</operation>

<operation id="4223" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2566 %add_ln72_401 = add i24 %shl_ln72_478, i24 %shl_ln72_9

]]></Node>
<StgValue><ssdm name="add_ln72_401"/></StgValue>
</operation>

<operation id="4224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2567 %tmp_411 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_401, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="4225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2568 %shl_ln72_479 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_411, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_479"/></StgValue>
</operation>

<operation id="4226" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2569 %mul_ln72_359 = mul i24 %sext_ln72_188, i24 477

]]></Node>
<StgValue><ssdm name="mul_ln72_359"/></StgValue>
</operation>

<operation id="4227" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2570 %add_ln72_402 = add i24 %shl_ln72_479, i24 %mul_ln72_359

]]></Node>
<StgValue><ssdm name="add_ln72_402"/></StgValue>
</operation>

<operation id="4228" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2573 %mul_ln72_360 = mul i24 %sext_ln72_161, i24 600

]]></Node>
<StgValue><ssdm name="mul_ln72_360"/></StgValue>
</operation>

<operation id="4229" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2629 %add_ln72_414 = add i24 %shl_ln72_489, i24 %mul_ln72_370

]]></Node>
<StgValue><ssdm name="add_ln72_414"/></StgValue>
</operation>

<operation id="4230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2630 %tmp_425 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_414, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="4231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2631 %shl_ln72_490 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_425, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_490"/></StgValue>
</operation>

<operation id="4232" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2632 %mul_ln72_371 = mul i24 %sext_ln72_161, i24 16776849

]]></Node>
<StgValue><ssdm name="mul_ln72_371"/></StgValue>
</operation>

<operation id="4233" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2633 %add_ln72_415 = add i24 %shl_ln72_490, i24 %mul_ln72_371

]]></Node>
<StgValue><ssdm name="add_ln72_415"/></StgValue>
</operation>

<operation id="4234" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2661 %add_ln72_420 = add i24 %shl_ln72_495, i24 %mul_ln72_377

]]></Node>
<StgValue><ssdm name="add_ln72_420"/></StgValue>
</operation>

<operation id="4235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2662 %sum_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_420, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_83"/></StgValue>
</operation>

<operation id="4236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2663 %trunc_ln74_40 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_420, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_40"/></StgValue>
</operation>

<operation id="4237" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2664 %sum_177 = add i16 %sum_83, i16 10

]]></Node>
<StgValue><ssdm name="sum_177"/></StgValue>
</operation>

<operation id="4238" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2666 %icmp_ln14_42 = icmp_sgt  i16 %sum_177, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_42"/></StgValue>
</operation>

<operation id="4239" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2753 %add_ln72_434 = add i24 %shl_ln72_513, i24 %sext_ln72_393

]]></Node>
<StgValue><ssdm name="add_ln72_434"/></StgValue>
</operation>

<operation id="4240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2754 %sum_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_434, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_85"/></StgValue>
</operation>

<operation id="4241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2755 %trunc_ln74_41 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_434, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_41"/></StgValue>
</operation>

<operation id="4242" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2756 %sum_178 = add i16 %sum_85, i16 65508

]]></Node>
<StgValue><ssdm name="sum_178"/></StgValue>
</operation>

<operation id="4243" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2757 %add_ln69_42 = add i15 %trunc_ln74_41, i15 32740

]]></Node>
<StgValue><ssdm name="add_ln69_42"/></StgValue>
</operation>

<operation id="4244" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2758 %icmp_ln14_43 = icmp_sgt  i16 %sum_178, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_43"/></StgValue>
</operation>

<operation id="4245" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2804 %mul_ln72_390 = mul i21 %sext_ln72_21, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_390"/></StgValue>
</operation>

<operation id="4246" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2839 %add_ln72_448 = add i24 %shl_ln72_531, i24 %mul_ln72_395

]]></Node>
<StgValue><ssdm name="add_ln72_448"/></StgValue>
</operation>

<operation id="4247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2840 %sum_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_448, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_89"/></StgValue>
</operation>

<operation id="4248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2841 %trunc_ln74_43 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_448, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_43"/></StgValue>
</operation>

<operation id="4249" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2842 %sum_180 = add i16 %sum_89, i16 65420

]]></Node>
<StgValue><ssdm name="sum_180"/></StgValue>
</operation>

<operation id="4250" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2844 %icmp_ln14_45 = icmp_sgt  i16 %sum_180, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_45"/></StgValue>
</operation>

<operation id="4251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:2881 %shl_ln72_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_41_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_11"/></StgValue>
</operation>

<operation id="4252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2883 %shl_ln72_541 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_468, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_541"/></StgValue>
</operation>

<operation id="4253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="24" op_0_bw="22">
<![CDATA[
entry:2884 %sext_ln72_407 = sext i22 %shl_ln72_11

]]></Node>
<StgValue><ssdm name="sext_ln72_407"/></StgValue>
</operation>

<operation id="4254" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2885 %add_ln72_457 = add i24 %shl_ln72_541, i24 %sext_ln72_407

]]></Node>
<StgValue><ssdm name="add_ln72_457"/></StgValue>
</operation>

<operation id="4255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2886 %sum_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_457, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_91"/></StgValue>
</operation>

<operation id="4256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2887 %trunc_ln74_44 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_457, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_44"/></StgValue>
</operation>

<operation id="4257" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2888 %sum_181 = add i16 %sum_91, i16 177

]]></Node>
<StgValue><ssdm name="sum_181"/></StgValue>
</operation>

<operation id="4258" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2890 %icmp_ln14_46 = icmp_sgt  i16 %sum_181, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_46"/></StgValue>
</operation>

<operation id="4259" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2944 %add_ln72_468 = add i24 %shl_ln72_555, i24 %sext_ln72_410

]]></Node>
<StgValue><ssdm name="add_ln72_468"/></StgValue>
</operation>

<operation id="4260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2945 %tmp_480 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_468, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="4261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2946 %shl_ln72_556 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_480, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_556"/></StgValue>
</operation>

<operation id="4262" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2947 %mul_ln72_414 = mul i24 %sext_ln72_20, i24 1071

]]></Node>
<StgValue><ssdm name="mul_ln72_414"/></StgValue>
</operation>

<operation id="4263" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2948 %add_ln72_469 = add i24 %shl_ln72_556, i24 %mul_ln72_414

]]></Node>
<StgValue><ssdm name="add_ln72_469"/></StgValue>
</operation>

<operation id="4264" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2949 %mul_ln72_415 = mul i24 %sext_ln72_161, i24 16777022

]]></Node>
<StgValue><ssdm name="mul_ln72_415"/></StgValue>
</operation>

<operation id="4265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:3015 %shl_ln72_570 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_42_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_570"/></StgValue>
</operation>

<operation id="4266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="21" op_0_bw="20">
<![CDATA[
entry:3016 %sext_ln72_429 = sext i20 %shl_ln72_570

]]></Node>
<StgValue><ssdm name="sext_ln72_429"/></StgValue>
</operation>

<operation id="4267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:3017 %shl_ln72_571 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_42_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_571"/></StgValue>
</operation>

<operation id="4268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="21" op_0_bw="18">
<![CDATA[
entry:3018 %sext_ln72_430 = sext i18 %shl_ln72_571

]]></Node>
<StgValue><ssdm name="sext_ln72_430"/></StgValue>
</operation>

<operation id="4269" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3019 %sub_ln72_98 = sub i21 %sext_ln72_430, i21 %sext_ln72_429

]]></Node>
<StgValue><ssdm name="sub_ln72_98"/></StgValue>
</operation>

<operation id="4270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3021 %shl_ln72_572 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_491, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_572"/></StgValue>
</operation>

<operation id="4271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="24" op_0_bw="21">
<![CDATA[
entry:3022 %sext_ln72_431 = sext i21 %sub_ln72_98

]]></Node>
<StgValue><ssdm name="sext_ln72_431"/></StgValue>
</operation>

<operation id="4272" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3023 %add_ln72_479 = add i24 %shl_ln72_572, i24 %sext_ln72_431

]]></Node>
<StgValue><ssdm name="add_ln72_479"/></StgValue>
</operation>

<operation id="4273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3024 %sum_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_479, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_95"/></StgValue>
</operation>

<operation id="4274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3025 %trunc_ln74_46 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_479, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_46"/></StgValue>
</operation>

<operation id="4275" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3056 %add_ln72_484 = add i24 %shl_ln72_576, i24 %sext_ln72_437

]]></Node>
<StgValue><ssdm name="add_ln72_484"/></StgValue>
</operation>

<operation id="4276" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3057 %mul_ln72_423 = mul i24 %sext_ln72_20, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_423"/></StgValue>
</operation>

<operation id="4277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3058 %tmp_497 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_484, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="4278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3059 %shl_ln72_577 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_497, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_577"/></StgValue>
</operation>

<operation id="4279" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3060 %add_ln72_485 = add i24 %shl_ln72_577, i24 %mul_ln72_423

]]></Node>
<StgValue><ssdm name="add_ln72_485"/></StgValue>
</operation>

<operation id="4280" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3101 %add_ln72_493 = add i24 %shl_ln72_584, i24 %mul_ln72_432

]]></Node>
<StgValue><ssdm name="add_ln72_493"/></StgValue>
</operation>

<operation id="4281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3102 %tmp_506 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_493, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="4282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3103 %shl_ln72_585 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_506, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_585"/></StgValue>
</operation>

<operation id="4283" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3104 %mul_ln72_433 = mul i24 %sext_ln72_126, i24 1825

]]></Node>
<StgValue><ssdm name="mul_ln72_433"/></StgValue>
</operation>

<operation id="4284" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3105 %add_ln72_494 = add i24 %shl_ln72_585, i24 %mul_ln72_433

]]></Node>
<StgValue><ssdm name="add_ln72_494"/></StgValue>
</operation>

<operation id="4285" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3106 %mul_ln72_434 = mul i24 %sext_ln72_18, i24 16775044

]]></Node>
<StgValue><ssdm name="mul_ln72_434"/></StgValue>
</operation>

<operation id="4286" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3112 %mul_ln72_435 = mul i24 %sext_ln72_188, i24 16776926

]]></Node>
<StgValue><ssdm name="mul_ln72_435"/></StgValue>
</operation>

<operation id="4287" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3167 %add_ln72_507 = add i24 %shl_ln72_600, i24 %mul_ln72_445

]]></Node>
<StgValue><ssdm name="add_ln72_507"/></StgValue>
</operation>

<operation id="4288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3168 %tmp_520 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_507, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="4289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3169 %shl_ln72_601 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_520, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_601"/></StgValue>
</operation>

<operation id="4290" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3170 %mul_ln72_446 = mul i24 %sext_ln72_100, i24 241

]]></Node>
<StgValue><ssdm name="mul_ln72_446"/></StgValue>
</operation>

<operation id="4291" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3171 %add_ln72_508 = add i24 %shl_ln72_601, i24 %mul_ln72_446

]]></Node>
<StgValue><ssdm name="add_ln72_508"/></StgValue>
</operation>

<operation id="4292" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3238 %add_ln72_520 = add i24 %shl_ln72_618, i24 %mul_ln72_455

]]></Node>
<StgValue><ssdm name="add_ln72_520"/></StgValue>
</operation>

<operation id="4293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:3240 %shl_ln72_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_27, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln72_12"/></StgValue>
</operation>

<operation id="4294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3241 %tmp_533 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_520, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="4295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3242 %shl_ln72_619 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_533, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_619"/></StgValue>
</operation>

<operation id="4296" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3243 %add_ln72_521 = add i24 %shl_ln72_619, i24 %shl_ln72_12

]]></Node>
<StgValue><ssdm name="add_ln72_521"/></StgValue>
</operation>

<operation id="4297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3247 %tmp_534 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_521, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="4298" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3312 %add_ln72_531 = add i24 %shl_ln72_632, i24 %sext_ln72_459

]]></Node>
<StgValue><ssdm name="add_ln72_531"/></StgValue>
</operation>

<operation id="4299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:3313 %shl_ln72_633 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_35_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_633"/></StgValue>
</operation>

<operation id="4300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="19" op_0_bw="18">
<![CDATA[
entry:3314 %sext_ln72_460 = sext i18 %shl_ln72_633

]]></Node>
<StgValue><ssdm name="sext_ln72_460"/></StgValue>
</operation>

<operation id="4301" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:3315 %sub_ln72_110 = sub i19 0, i19 %sext_ln72_460

]]></Node>
<StgValue><ssdm name="sub_ln72_110"/></StgValue>
</operation>

<operation id="4302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3316 %tmp_545 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_531, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="4303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3317 %shl_ln72_634 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_545, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_634"/></StgValue>
</operation>

<operation id="4304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="24" op_0_bw="19">
<![CDATA[
entry:3318 %sext_ln72_461 = sext i19 %sub_ln72_110

]]></Node>
<StgValue><ssdm name="sext_ln72_461"/></StgValue>
</operation>

<operation id="4305" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3319 %add_ln72_532 = add i24 %shl_ln72_634, i24 %sext_ln72_461

]]></Node>
<StgValue><ssdm name="add_ln72_532"/></StgValue>
</operation>

<operation id="4306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3321 %tmp_546 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_532, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="4307" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3333 %mul_ln72_461 = mul i23 %sext_ln72_162, i23 8388570

]]></Node>
<StgValue><ssdm name="mul_ln72_461"/></StgValue>
</operation>

<operation id="4308" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3373 %add_ln69_53 = add i15 %trunc_ln74_52, i15 32767

]]></Node>
<StgValue><ssdm name="add_ln69_53"/></StgValue>
</operation>

<operation id="4309" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3375 %layer1_output_54 = select i1 %icmp_ln14_54, i15 %add_ln69_53, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_54"/></StgValue>
</operation>

<operation id="4310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="24" op_0_bw="15">
<![CDATA[
entry:3561 %zext_ln85_26 = zext i15 %layer1_output_9

]]></Node>
<StgValue><ssdm name="zext_ln85_26"/></StgValue>
</operation>

<operation id="4311" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3562 %mul_ln85_13 = mul i24 %zext_ln85_26, i24 16776943

]]></Node>
<StgValue><ssdm name="mul_ln85_13"/></StgValue>
</operation>

<operation id="4312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="24" op_0_bw="15">
<![CDATA[
entry:3669 %zext_ln85_55 = zext i15 %layer1_output_15

]]></Node>
<StgValue><ssdm name="zext_ln85_55"/></StgValue>
</operation>

<operation id="4313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3735 %shl_ln85_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_611, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_50"/></StgValue>
</operation>

<operation id="4314" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3736 %mul_ln85_34 = mul i24 %zext_ln85_69, i24 714

]]></Node>
<StgValue><ssdm name="mul_ln85_34"/></StgValue>
</operation>

<operation id="4315" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3737 %add_ln85_38 = add i24 %shl_ln85_50, i24 %mul_ln85_34

]]></Node>
<StgValue><ssdm name="add_ln85_38"/></StgValue>
</operation>

<operation id="4316" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3738 %mul_ln85_35 = mul i24 %zext_ln85_5, i24 16777014

]]></Node>
<StgValue><ssdm name="mul_ln85_35"/></StgValue>
</operation>

<operation id="4317" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3744 %mul_ln85_36 = mul i24 %zext_ln85_55, i24 16776149

]]></Node>
<StgValue><ssdm name="mul_ln85_36"/></StgValue>
</operation>

<operation id="4318" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3855 %mul_ln85_50 = mul i24 %zext_ln85_5, i24 16776981

]]></Node>
<StgValue><ssdm name="mul_ln85_50"/></StgValue>
</operation>

<operation id="4319" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4079 %mul_ln85_83 = mul i24 %zext_ln85_26, i24 16776646

]]></Node>
<StgValue><ssdm name="mul_ln85_83"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="4320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="20" op_0_bw="16">
<![CDATA[
entry:212 %sext_ln72_19 = sext i16 %input_41_read

]]></Node>
<StgValue><ssdm name="sext_ln72_19"/></StgValue>
</operation>

<operation id="4321" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:406 %layer1_output_1 = select i1 %icmp_ln14_1, i15 %add_ln69_1, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_1"/></StgValue>
</operation>

<operation id="4322" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:474 %add_ln69_2 = add i15 %trunc_ln74_2, i15 32711

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="4323" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:476 %layer1_output_2 = select i1 %icmp_ln14_2, i15 %add_ln69_2, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_2"/></StgValue>
</operation>

<operation id="4324" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:547 %add_ln72_41 = add i24 %shl_ln72_65, i24 %mul_ln72_30

]]></Node>
<StgValue><ssdm name="add_ln72_41"/></StgValue>
</operation>

<operation id="4325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:548 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_41, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="4326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:549 %shl_ln72_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_66"/></StgValue>
</operation>

<operation id="4327" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:550 %mul_ln72_31 = mul i24 %sext_ln72_20, i24 439

]]></Node>
<StgValue><ssdm name="mul_ln72_31"/></StgValue>
</operation>

<operation id="4328" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:551 %add_ln72_42 = add i24 %shl_ln72_66, i24 %mul_ln72_31

]]></Node>
<StgValue><ssdm name="add_ln72_42"/></StgValue>
</operation>

<operation id="4329" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:600 %add_ln72_51 = add i24 %shl_ln72_75, i24 %mul_ln72_41

]]></Node>
<StgValue><ssdm name="add_ln72_51"/></StgValue>
</operation>

<operation id="4330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:601 %sum_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="4331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:602 %trunc_ln74_4 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_51, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_4"/></StgValue>
</operation>

<operation id="4332" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:603 %sum_139 = add i16 %sum_8, i16 3

]]></Node>
<StgValue><ssdm name="sum_139"/></StgValue>
</operation>

<operation id="4333" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:605 %icmp_ln14_4 = icmp_sgt  i16 %sum_139, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_4"/></StgValue>
</operation>

<operation id="4334" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:682 %add_ln72_64 = add i24 %shl_ln72_93, i24 %mul_ln72_51

]]></Node>
<StgValue><ssdm name="add_ln72_64"/></StgValue>
</operation>

<operation id="4335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:683 %sum_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_64, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="4336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:684 %trunc_ln74_5 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_64, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_5"/></StgValue>
</operation>

<operation id="4337" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:685 %sum_140 = add i16 %sum_10, i16 65495

]]></Node>
<StgValue><ssdm name="sum_140"/></StgValue>
</operation>

<operation id="4338" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:687 %icmp_ln14_5 = icmp_sgt  i16 %sum_140, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_5"/></StgValue>
</operation>

<operation id="4339" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:751 %add_ln72_75 = add i24 %shl_ln72_105, i24 %mul_ln72_62

]]></Node>
<StgValue><ssdm name="add_ln72_75"/></StgValue>
</operation>

<operation id="4340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:755 %tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_75, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="4341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:756 %shl_ln72_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_106"/></StgValue>
</operation>

<operation id="4342" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:757 %mul_ln72_63 = mul i24 %sext_ln72_177, i24 16776875

]]></Node>
<StgValue><ssdm name="mul_ln72_63"/></StgValue>
</operation>

<operation id="4343" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:758 %add_ln72_76 = add i24 %shl_ln72_106, i24 %mul_ln72_63

]]></Node>
<StgValue><ssdm name="add_ln72_76"/></StgValue>
</operation>

<operation id="4344" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:761 %mul_ln72_64 = mul i24 %sext_ln72_125, i24 16775387

]]></Node>
<StgValue><ssdm name="mul_ln72_64"/></StgValue>
</operation>

<operation id="4345" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:765 %mul_ln72_65 = mul i24 %sext_ln72_20, i24 725

]]></Node>
<StgValue><ssdm name="mul_ln72_65"/></StgValue>
</operation>

<operation id="4346" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:824 %add_ln72_89 = add i24 %shl_ln72_121, i24 %mul_ln72_76

]]></Node>
<StgValue><ssdm name="add_ln72_89"/></StgValue>
</operation>

<operation id="4347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:825 %tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_89, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="4348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:826 %shl_ln72_122 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_122"/></StgValue>
</operation>

<operation id="4349" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:827 %mul_ln72_77 = mul i24 %sext_ln72_20, i24 16775731

]]></Node>
<StgValue><ssdm name="mul_ln72_77"/></StgValue>
</operation>

<operation id="4350" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:828 %add_ln72_90 = add i24 %shl_ln72_122, i24 %mul_ln72_77

]]></Node>
<StgValue><ssdm name="add_ln72_90"/></StgValue>
</operation>

<operation id="4351" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:879 %add_ln72_99 = add i24 %shl_ln72_133, i24 %mul_ln72_86

]]></Node>
<StgValue><ssdm name="add_ln72_99"/></StgValue>
</operation>

<operation id="4352" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:884 %mul_ln72_87 = mul i21 %sext_ln72_189, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_87"/></StgValue>
</operation>

<operation id="4353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:885 %tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_99, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="4354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:886 %shl_ln72_134 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_134"/></StgValue>
</operation>

<operation id="4355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="24" op_0_bw="21">
<![CDATA[
entry:887 %sext_ln72_190 = sext i21 %mul_ln72_87

]]></Node>
<StgValue><ssdm name="sext_ln72_190"/></StgValue>
</operation>

<operation id="4356" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:888 %add_ln72_100 = add i24 %shl_ln72_134, i24 %sext_ln72_190

]]></Node>
<StgValue><ssdm name="add_ln72_100"/></StgValue>
</operation>

<operation id="4357" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1030 %add_ln72_125 = add i24 %shl_ln72_163, i24 %mul_ln72_111

]]></Node>
<StgValue><ssdm name="add_ln72_125"/></StgValue>
</operation>

<operation id="4358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="24" op_0_bw="24" op_1_bw="13" op_2_bw="11">
<![CDATA[
entry:1032 %shl_ln72_164 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i13.i11, i13 %trunc_ln72, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln72_164"/></StgValue>
</operation>

<operation id="4359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:1034 %shl_ln72_165 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln72_20, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln72_165"/></StgValue>
</operation>

<operation id="4360" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1035 %sub_ln72_32 = sub i24 %shl_ln72_164, i24 %shl_ln72_165

]]></Node>
<StgValue><ssdm name="sub_ln72_32"/></StgValue>
</operation>

<operation id="4361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1036 %tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_125, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1037 %shl_ln72_166 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_126, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_166"/></StgValue>
</operation>

<operation id="4363" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1038 %add_ln72_126 = add i24 %shl_ln72_166, i24 %sub_ln72_32

]]></Node>
<StgValue><ssdm name="add_ln72_126"/></StgValue>
</operation>

<operation id="4364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1039 %tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_126, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="4365" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1041 %mul_ln72_112 = mul i24 %sext_ln72_20, i24 629

]]></Node>
<StgValue><ssdm name="mul_ln72_112"/></StgValue>
</operation>

<operation id="4366" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1182 %add_ln69_14 = add i15 %trunc_ln74_13, i15 32669

]]></Node>
<StgValue><ssdm name="add_ln69_14"/></StgValue>
</operation>

<operation id="4367" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1184 %layer1_output_14 = select i1 %icmp_ln14_14, i15 %add_ln69_14, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_14"/></StgValue>
</operation>

<operation id="4368" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1288 %sum_151 = add i16 %sum_32, i16 65203

]]></Node>
<StgValue><ssdm name="sum_151"/></StgValue>
</operation>

<operation id="4369" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1289 %add_ln69_16 = add i15 %trunc_ln74_15, i15 32435

]]></Node>
<StgValue><ssdm name="add_ln69_16"/></StgValue>
</operation>

<operation id="4370" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1290 %icmp_ln14_16 = icmp_sgt  i16 %sum_151, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_16"/></StgValue>
</operation>

<operation id="4371" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1291 %layer1_output_16 = select i1 %icmp_ln14_16, i15 %add_ln69_16, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_16"/></StgValue>
</operation>

<operation id="4372" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1342 %add_ln69_17 = add i15 %trunc_ln74_16, i15 306

]]></Node>
<StgValue><ssdm name="add_ln69_17"/></StgValue>
</operation>

<operation id="4373" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1344 %layer1_output_17 = select i1 %icmp_ln14_17, i15 %add_ln69_17, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_17"/></StgValue>
</operation>

<operation id="4374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1415 %shl_ln72_246 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_196, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_246"/></StgValue>
</operation>

<operation id="4375" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1416 %add_ln72_194 = add i24 %shl_ln72_246, i24 %sext_ln72_100

]]></Node>
<StgValue><ssdm name="add_ln72_194"/></StgValue>
</operation>

<operation id="4376" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:1417 %mul_ln72_173 = mul i21 %sext_ln72_21, i21 2097141

]]></Node>
<StgValue><ssdm name="mul_ln72_173"/></StgValue>
</operation>

<operation id="4377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1418 %tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_194, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1419 %shl_ln72_247 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_197, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_247"/></StgValue>
</operation>

<operation id="4379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="24" op_0_bw="21">
<![CDATA[
entry:1420 %sext_ln72_245 = sext i21 %mul_ln72_173

]]></Node>
<StgValue><ssdm name="sext_ln72_245"/></StgValue>
</operation>

<operation id="4380" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1421 %add_ln72_195 = add i24 %shl_ln72_247, i24 %sext_ln72_245

]]></Node>
<StgValue><ssdm name="add_ln72_195"/></StgValue>
</operation>

<operation id="4381" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1509 %add_ln72_209 = add i24 %shl_ln72_265, i24 %mul_ln72_184

]]></Node>
<StgValue><ssdm name="add_ln72_209"/></StgValue>
</operation>

<operation id="4382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1510 %sum_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_209, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="4383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1511 %trunc_ln74_19 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_209, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_19"/></StgValue>
</operation>

<operation id="4384" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1512 %sum_155 = add i16 %sum_40, i16 65503

]]></Node>
<StgValue><ssdm name="sum_155"/></StgValue>
</operation>

<operation id="4385" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1514 %icmp_ln14_20 = icmp_sgt  i16 %sum_155, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_20"/></StgValue>
</operation>

<operation id="4386" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1558 %add_ln69_21 = add i15 %trunc_ln74_20, i15 10

]]></Node>
<StgValue><ssdm name="add_ln69_21"/></StgValue>
</operation>

<operation id="4387" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1560 %layer1_output_21 = select i1 %icmp_ln14_21, i15 %add_ln69_21, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_21"/></StgValue>
</operation>

<operation id="4388" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1682 %add_ln72_240 = add i24 %shl_ln72_295, i24 %mul_ln72_213

]]></Node>
<StgValue><ssdm name="add_ln72_240"/></StgValue>
</operation>

<operation id="4389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1683 %sum_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_240, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="4390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1684 %trunc_ln74_22 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_240, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_22"/></StgValue>
</operation>

<operation id="4391" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1685 %sum_159 = add i16 %sum_47, i16 65391

]]></Node>
<StgValue><ssdm name="sum_159"/></StgValue>
</operation>

<operation id="4392" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1687 %icmp_ln14_24 = icmp_sgt  i16 %sum_159, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_24"/></StgValue>
</operation>

<operation id="4393" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1816 %add_ln72_260 = add i24 %shl_ln72_323, i24 %sext_ln72_303

]]></Node>
<StgValue><ssdm name="add_ln72_260"/></StgValue>
</operation>

<operation id="4394" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1817 %mul_ln72_227 = mul i23 %sext_ln72_162, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_227"/></StgValue>
</operation>

<operation id="4395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1818 %tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_260, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4396" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1870 %add_ln72_271 = add i24 %shl_ln72_334, i24 %mul_ln72_238

]]></Node>
<StgValue><ssdm name="add_ln72_271"/></StgValue>
</operation>

<operation id="4397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1871 %tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_271, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1872 %shl_ln72_335 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_277, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_335"/></StgValue>
</operation>

<operation id="4399" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1873 %mul_ln72_239 = mul i24 %sext_ln72_161, i24 331

]]></Node>
<StgValue><ssdm name="mul_ln72_239"/></StgValue>
</operation>

<operation id="4400" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1874 %add_ln72_272 = add i24 %shl_ln72_335, i24 %mul_ln72_239

]]></Node>
<StgValue><ssdm name="add_ln72_272"/></StgValue>
</operation>

<operation id="4401" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1922 %add_ln72_282 = add i24 %shl_ln72_345, i24 %mul_ln72_249

]]></Node>
<StgValue><ssdm name="add_ln72_282"/></StgValue>
</operation>

<operation id="4402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1923 %tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_282, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="4403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1924 %shl_ln72_346 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_288, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_346"/></StgValue>
</operation>

<operation id="4404" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1925 %mul_ln72_250 = mul i24 %sext_ln72_20, i24 253

]]></Node>
<StgValue><ssdm name="mul_ln72_250"/></StgValue>
</operation>

<operation id="4405" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1926 %add_ln72_283 = add i24 %shl_ln72_346, i24 %mul_ln72_250

]]></Node>
<StgValue><ssdm name="add_ln72_283"/></StgValue>
</operation>

<operation id="4406" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1976 %add_ln72_292 = add i24 %shl_ln72_357, i24 %mul_ln72_259

]]></Node>
<StgValue><ssdm name="add_ln72_292"/></StgValue>
</operation>

<operation id="4407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1977 %tmp_298 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_292, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="4408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1978 %shl_ln72_358 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_298, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_358"/></StgValue>
</operation>

<operation id="4409" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1979 %mul_ln72_260 = mul i24 %sext_ln72_18, i24 755

]]></Node>
<StgValue><ssdm name="mul_ln72_260"/></StgValue>
</operation>

<operation id="4410" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1980 %add_ln72_293 = add i24 %shl_ln72_358, i24 %mul_ln72_260

]]></Node>
<StgValue><ssdm name="add_ln72_293"/></StgValue>
</operation>

<operation id="4411" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1983 %mul_ln72_261 = mul i24 %sext_ln72_188, i24 16776916

]]></Node>
<StgValue><ssdm name="mul_ln72_261"/></StgValue>
</operation>

<operation id="4412" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2054 %add_ln72_307 = add i24 %shl_ln72_376, i24 %mul_ln72_272

]]></Node>
<StgValue><ssdm name="add_ln72_307"/></StgValue>
</operation>

<operation id="4413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2055 %sum_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_307, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="4414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2056 %trunc_ln74_28 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_307, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_28"/></StgValue>
</operation>

<operation id="4415" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2057 %sum_165 = add i16 %sum_59, i16 210

]]></Node>
<StgValue><ssdm name="sum_165"/></StgValue>
</operation>

<operation id="4416" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2059 %icmp_ln14_30 = icmp_sgt  i16 %sum_165, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_30"/></StgValue>
</operation>

<operation id="4417" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2110 %add_ln72_318 = add i24 %shl_ln72_385, i24 %mul_ln72_283

]]></Node>
<StgValue><ssdm name="add_ln72_318"/></StgValue>
</operation>

<operation id="4418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2111 %tmp_325 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_318, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2112 %shl_ln72_386 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_325, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_386"/></StgValue>
</operation>

<operation id="4420" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2113 %mul_ln72_284 = mul i24 %sext_ln72_18, i24 16776624

]]></Node>
<StgValue><ssdm name="mul_ln72_284"/></StgValue>
</operation>

<operation id="4421" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2114 %add_ln72_319 = add i24 %shl_ln72_386, i24 %mul_ln72_284

]]></Node>
<StgValue><ssdm name="add_ln72_319"/></StgValue>
</operation>

<operation id="4422" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2186 %add_ln69_31 = add i15 %trunc_ln74_30, i15 749

]]></Node>
<StgValue><ssdm name="add_ln69_31"/></StgValue>
</operation>

<operation id="4423" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2188 %layer1_output_32 = select i1 %icmp_ln14_32, i15 %add_ln69_31, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_32"/></StgValue>
</operation>

<operation id="4424" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2233 %mul_ln72_297 = mul i23 %sext_ln72_162, i23 8388561

]]></Node>
<StgValue><ssdm name="mul_ln72_297"/></StgValue>
</operation>

<operation id="4425" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2286 %add_ln69_33 = add i15 %trunc_ln74_32, i15 86

]]></Node>
<StgValue><ssdm name="add_ln69_33"/></StgValue>
</operation>

<operation id="4426" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2288 %layer1_output_34 = select i1 %icmp_ln14_34, i15 %add_ln69_33, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_34"/></StgValue>
</operation>

<operation id="4427" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2340 %add_ln69_34 = add i15 %trunc_ln74_33, i15 32614

]]></Node>
<StgValue><ssdm name="add_ln69_34"/></StgValue>
</operation>

<operation id="4428" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2342 %layer1_output_35 = select i1 %icmp_ln14_35, i15 %add_ln69_34, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_35"/></StgValue>
</operation>

<operation id="4429" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2378 %add_ln72_364 = add i24 %shl_ln72_442, i24 %mul_ln72_323

]]></Node>
<StgValue><ssdm name="add_ln72_364"/></StgValue>
</operation>

<operation id="4430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2379 %sum_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_364, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_71"/></StgValue>
</operation>

<operation id="4431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2380 %trunc_ln74_34 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_364, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_34"/></StgValue>
</operation>

<operation id="4432" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2381 %sum_171 = add i16 %sum_71, i16 181

]]></Node>
<StgValue><ssdm name="sum_171"/></StgValue>
</operation>

<operation id="4433" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2383 %icmp_ln14_36 = icmp_sgt  i16 %sum_171, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_36"/></StgValue>
</operation>

<operation id="4434" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2469 %add_ln72_382 = add i24 %shl_ln72_460, i24 %mul_ln72_340

]]></Node>
<StgValue><ssdm name="add_ln72_382"/></StgValue>
</operation>

<operation id="4435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2470 %sum_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_382, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_75"/></StgValue>
</operation>

<operation id="4436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2471 %trunc_ln74_36 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_382, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_36"/></StgValue>
</operation>

<operation id="4437" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2472 %sum_173 = add i16 %sum_75, i16 65299

]]></Node>
<StgValue><ssdm name="sum_173"/></StgValue>
</operation>

<operation id="4438" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2474 %icmp_ln14_38 = icmp_sgt  i16 %sum_173, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_38"/></StgValue>
</operation>

<operation id="4439" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2521 %add_ln72_392 = add i24 %shl_ln72_469, i24 %mul_ln72_349

]]></Node>
<StgValue><ssdm name="add_ln72_392"/></StgValue>
</operation>

<operation id="4440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2522 %sum_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_392, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_77"/></StgValue>
</operation>

<operation id="4441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2523 %trunc_ln74_37 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_392, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_37"/></StgValue>
</operation>

<operation id="4442" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2524 %sum_174 = add i16 %sum_77, i16 146

]]></Node>
<StgValue><ssdm name="sum_174"/></StgValue>
</operation>

<operation id="4443" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2526 %icmp_ln14_39 = icmp_sgt  i16 %sum_174, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_39"/></StgValue>
</operation>

<operation id="4444" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2570 %add_ln72_402 = add i24 %shl_ln72_479, i24 %mul_ln72_359

]]></Node>
<StgValue><ssdm name="add_ln72_402"/></StgValue>
</operation>

<operation id="4445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2571 %tmp_412 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_402, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="4446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2572 %shl_ln72_480 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_412, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_480"/></StgValue>
</operation>

<operation id="4447" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2573 %mul_ln72_360 = mul i24 %sext_ln72_161, i24 600

]]></Node>
<StgValue><ssdm name="mul_ln72_360"/></StgValue>
</operation>

<operation id="4448" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2574 %add_ln72_403 = add i24 %shl_ln72_480, i24 %mul_ln72_360

]]></Node>
<StgValue><ssdm name="add_ln72_403"/></StgValue>
</operation>

<operation id="4449" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2633 %add_ln72_415 = add i24 %shl_ln72_490, i24 %mul_ln72_371

]]></Node>
<StgValue><ssdm name="add_ln72_415"/></StgValue>
</operation>

<operation id="4450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2634 %sum_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_415, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_81"/></StgValue>
</operation>

<operation id="4451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2635 %trunc_ln74_39 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_415, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_39"/></StgValue>
</operation>

<operation id="4452" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2636 %sum_176 = add i16 %sum_81, i16 361

]]></Node>
<StgValue><ssdm name="sum_176"/></StgValue>
</operation>

<operation id="4453" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2638 %icmp_ln14_41 = icmp_sgt  i16 %sum_176, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_41"/></StgValue>
</operation>

<operation id="4454" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2665 %add_ln69_41 = add i15 %trunc_ln74_40, i15 10

]]></Node>
<StgValue><ssdm name="add_ln69_41"/></StgValue>
</operation>

<operation id="4455" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2667 %layer1_output_42 = select i1 %icmp_ln14_42, i15 %add_ln69_41, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_42"/></StgValue>
</operation>

<operation id="4456" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2759 %layer1_output_43 = select i1 %icmp_ln14_43, i15 %add_ln69_42, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_43"/></StgValue>
</operation>

<operation id="4457" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:2804 %mul_ln72_390 = mul i21 %sext_ln72_21, i21 2097139

]]></Node>
<StgValue><ssdm name="mul_ln72_390"/></StgValue>
</operation>

<operation id="4458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2806 %shl_ln72_524 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_454, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_524"/></StgValue>
</operation>

<operation id="4459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="24" op_0_bw="21">
<![CDATA[
entry:2807 %sext_ln72_403 = sext i21 %mul_ln72_390

]]></Node>
<StgValue><ssdm name="sext_ln72_403"/></StgValue>
</operation>

<operation id="4460" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2808 %add_ln72_443 = add i24 %shl_ln72_524, i24 %sext_ln72_403

]]></Node>
<StgValue><ssdm name="add_ln72_443"/></StgValue>
</operation>

<operation id="4461" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2843 %add_ln69_44 = add i15 %trunc_ln74_43, i15 32652

]]></Node>
<StgValue><ssdm name="add_ln69_44"/></StgValue>
</operation>

<operation id="4462" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2845 %layer1_output_45 = select i1 %icmp_ln14_45, i15 %add_ln69_44, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_45"/></StgValue>
</operation>

<operation id="4463" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2889 %add_ln69_45 = add i15 %trunc_ln74_44, i15 177

]]></Node>
<StgValue><ssdm name="add_ln69_45"/></StgValue>
</operation>

<operation id="4464" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2891 %layer1_output_46 = select i1 %icmp_ln14_46, i15 %add_ln69_45, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_46"/></StgValue>
</operation>

<operation id="4465" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2948 %add_ln72_469 = add i24 %shl_ln72_556, i24 %mul_ln72_414

]]></Node>
<StgValue><ssdm name="add_ln72_469"/></StgValue>
</operation>

<operation id="4466" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2949 %mul_ln72_415 = mul i24 %sext_ln72_161, i24 16777022

]]></Node>
<StgValue><ssdm name="mul_ln72_415"/></StgValue>
</operation>

<operation id="4467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2950 %tmp_481 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_469, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="4468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2951 %shl_ln72_557 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_481, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_557"/></StgValue>
</operation>

<operation id="4469" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2952 %add_ln72_470 = add i24 %shl_ln72_557, i24 %mul_ln72_415

]]></Node>
<StgValue><ssdm name="add_ln72_470"/></StgValue>
</operation>

<operation id="4470" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3026 %sum_183 = add i16 %sum_95, i16 65521

]]></Node>
<StgValue><ssdm name="sum_183"/></StgValue>
</operation>

<operation id="4471" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3027 %add_ln69_47 = add i15 %trunc_ln74_46, i15 32753

]]></Node>
<StgValue><ssdm name="add_ln69_47"/></StgValue>
</operation>

<operation id="4472" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3028 %icmp_ln14_48 = icmp_sgt  i16 %sum_183, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_48"/></StgValue>
</operation>

<operation id="4473" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3029 %layer1_output_48 = select i1 %icmp_ln14_48, i15 %add_ln69_47, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_48"/></StgValue>
</operation>

<operation id="4474" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3060 %add_ln72_485 = add i24 %shl_ln72_577, i24 %mul_ln72_423

]]></Node>
<StgValue><ssdm name="add_ln72_485"/></StgValue>
</operation>

<operation id="4475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3061 %sum_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_485, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_97"/></StgValue>
</operation>

<operation id="4476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3062 %trunc_ln74_47 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_485, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_47"/></StgValue>
</operation>

<operation id="4477" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3063 %sum_184 = add i16 %sum_97, i16 65504

]]></Node>
<StgValue><ssdm name="sum_184"/></StgValue>
</operation>

<operation id="4478" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3065 %icmp_ln14_49 = icmp_sgt  i16 %sum_184, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_49"/></StgValue>
</operation>

<operation id="4479" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3105 %add_ln72_494 = add i24 %shl_ln72_585, i24 %mul_ln72_433

]]></Node>
<StgValue><ssdm name="add_ln72_494"/></StgValue>
</operation>

<operation id="4480" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3106 %mul_ln72_434 = mul i24 %sext_ln72_18, i24 16775044

]]></Node>
<StgValue><ssdm name="mul_ln72_434"/></StgValue>
</operation>

<operation id="4481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3107 %tmp_507 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_494, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="4482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3108 %shl_ln72_586 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_507, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_586"/></StgValue>
</operation>

<operation id="4483" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3109 %add_ln72_495 = add i24 %shl_ln72_586, i24 %mul_ln72_434

]]></Node>
<StgValue><ssdm name="add_ln72_495"/></StgValue>
</operation>

<operation id="4484" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3112 %mul_ln72_435 = mul i24 %sext_ln72_188, i24 16776926

]]></Node>
<StgValue><ssdm name="mul_ln72_435"/></StgValue>
</operation>

<operation id="4485" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3114 %mul_ln72_436 = mul i24 %sext_ln72_20, i24 2395

]]></Node>
<StgValue><ssdm name="mul_ln72_436"/></StgValue>
</operation>

<operation id="4486" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3171 %add_ln72_508 = add i24 %shl_ln72_601, i24 %mul_ln72_446

]]></Node>
<StgValue><ssdm name="add_ln72_508"/></StgValue>
</operation>

<operation id="4487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:3172 %shl_ln72_602 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_41_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_602"/></StgValue>
</operation>

<operation id="4488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="24" op_0_bw="23">
<![CDATA[
entry:3173 %sext_ln72_441 = sext i23 %shl_ln72_602

]]></Node>
<StgValue><ssdm name="sext_ln72_441"/></StgValue>
</operation>

<operation id="4489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:3174 %shl_ln72_603 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_41_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln72_603"/></StgValue>
</operation>

<operation id="4490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="21" op_0_bw="20">
<![CDATA[
entry:3175 %sext_ln72_442 = sext i20 %shl_ln72_603

]]></Node>
<StgValue><ssdm name="sext_ln72_442"/></StgValue>
</operation>

<operation id="4491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="24" op_0_bw="20">
<![CDATA[
entry:3176 %sext_ln72_443 = sext i20 %shl_ln72_603

]]></Node>
<StgValue><ssdm name="sext_ln72_443"/></StgValue>
</operation>

<operation id="4492" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3177 %sub_ln72_101 = sub i24 %sext_ln72_443, i24 %sext_ln72_441

]]></Node>
<StgValue><ssdm name="sub_ln72_101"/></StgValue>
</operation>

<operation id="4493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3178 %tmp_521 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_508, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="4494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3179 %shl_ln72_604 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_521, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_604"/></StgValue>
</operation>

<operation id="4495" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3180 %add_ln72_509 = add i24 %shl_ln72_604, i24 %sub_ln72_101

]]></Node>
<StgValue><ssdm name="add_ln72_509"/></StgValue>
</operation>

<operation id="4496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3181 %sum_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_509, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_101"/></StgValue>
</operation>

<operation id="4497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3182 %trunc_ln74_49 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_509, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_49"/></StgValue>
</operation>

<operation id="4498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:3244 %shl_ln72_620 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_41_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_620"/></StgValue>
</operation>

<operation id="4499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="21" op_0_bw="18">
<![CDATA[
entry:3245 %sext_ln72_446 = sext i18 %shl_ln72_620

]]></Node>
<StgValue><ssdm name="sext_ln72_446"/></StgValue>
</operation>

<operation id="4500" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3246 %add_ln72_565 = add i21 %sext_ln72_442, i21 %sext_ln72_446

]]></Node>
<StgValue><ssdm name="add_ln72_565"/></StgValue>
</operation>

<operation id="4501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3248 %shl_ln72_621 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_534, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_621"/></StgValue>
</operation>

<operation id="4502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="24" op_0_bw="21">
<![CDATA[
entry:3249 %sext_ln72_447 = sext i21 %add_ln72_565

]]></Node>
<StgValue><ssdm name="sext_ln72_447"/></StgValue>
</operation>

<operation id="4503" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3250 %add_ln72_522 = add i24 %shl_ln72_621, i24 %sext_ln72_447

]]></Node>
<StgValue><ssdm name="add_ln72_522"/></StgValue>
</operation>

<operation id="4504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3251 %sum_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_522, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_103"/></StgValue>
</operation>

<operation id="4505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3252 %trunc_ln74_50 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_522, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_50"/></StgValue>
</operation>

<operation id="4506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:3320 %shl_ln72_13 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_36_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln72_13"/></StgValue>
</operation>

<operation id="4507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3322 %shl_ln72_635 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_546, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_635"/></StgValue>
</operation>

<operation id="4508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="24" op_0_bw="18">
<![CDATA[
entry:3323 %sext_ln72_462 = sext i18 %shl_ln72_13

]]></Node>
<StgValue><ssdm name="sext_ln72_462"/></StgValue>
</operation>

<operation id="4509" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3324 %add_ln72_533 = add i24 %shl_ln72_635, i24 %sext_ln72_462

]]></Node>
<StgValue><ssdm name="add_ln72_533"/></StgValue>
</operation>

<operation id="4510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:3325 %shl_ln72_636 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_41_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_636"/></StgValue>
</operation>

<operation id="4511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="20" op_0_bw="19">
<![CDATA[
entry:3326 %sext_ln72_463 = sext i19 %shl_ln72_636

]]></Node>
<StgValue><ssdm name="sext_ln72_463"/></StgValue>
</operation>

<operation id="4512" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3327 %sub_ln72_111 = sub i20 0, i20 %sext_ln72_463

]]></Node>
<StgValue><ssdm name="sub_ln72_111"/></StgValue>
</operation>

<operation id="4513" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3328 %sub_ln72_112 = sub i20 %sub_ln72_111, i20 %sext_ln72_19

]]></Node>
<StgValue><ssdm name="sub_ln72_112"/></StgValue>
</operation>

<operation id="4514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3329 %tmp_547 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_533, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="4515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3330 %shl_ln72_637 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_547, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_637"/></StgValue>
</operation>

<operation id="4516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="24" op_0_bw="20">
<![CDATA[
entry:3331 %sext_ln72_464 = sext i20 %sub_ln72_112

]]></Node>
<StgValue><ssdm name="sext_ln72_464"/></StgValue>
</operation>

<operation id="4517" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3332 %add_ln72_534 = add i24 %shl_ln72_637, i24 %sext_ln72_464

]]></Node>
<StgValue><ssdm name="add_ln72_534"/></StgValue>
</operation>

<operation id="4518" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3333 %mul_ln72_461 = mul i23 %sext_ln72_162, i23 8388570

]]></Node>
<StgValue><ssdm name="mul_ln72_461"/></StgValue>
</operation>

<operation id="4519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3334 %tmp_548 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_534, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="4520" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3562 %mul_ln85_13 = mul i24 %zext_ln85_26, i24 16776943

]]></Node>
<StgValue><ssdm name="mul_ln85_13"/></StgValue>
</operation>

<operation id="4521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="23" op_0_bw="15">
<![CDATA[
entry:3566 %zext_ln85_27 = zext i15 %layer1_output_10

]]></Node>
<StgValue><ssdm name="zext_ln85_27"/></StgValue>
</operation>

<operation id="4522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="24" op_0_bw="15">
<![CDATA[
entry:3567 %zext_ln85_28 = zext i15 %layer1_output_10

]]></Node>
<StgValue><ssdm name="zext_ln85_28"/></StgValue>
</operation>

<operation id="4523" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3568 %mul_ln85_14 = mul i24 %zext_ln85_28, i24 16775990

]]></Node>
<StgValue><ssdm name="mul_ln85_14"/></StgValue>
</operation>

<operation id="4524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="19" op_0_bw="15">
<![CDATA[
entry:3732 %zext_ln85_68 = zext i15 %layer1_output_12

]]></Node>
<StgValue><ssdm name="zext_ln85_68"/></StgValue>
</operation>

<operation id="4525" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3737 %add_ln85_38 = add i24 %shl_ln85_50, i24 %mul_ln85_34

]]></Node>
<StgValue><ssdm name="add_ln85_38"/></StgValue>
</operation>

<operation id="4526" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3738 %mul_ln85_35 = mul i24 %zext_ln85_5, i24 16777014

]]></Node>
<StgValue><ssdm name="mul_ln85_35"/></StgValue>
</operation>

<operation id="4527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3739 %tmp_612 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="4528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3740 %shl_ln85_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_612, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_51"/></StgValue>
</operation>

<operation id="4529" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3741 %add_ln85_39 = add i24 %shl_ln85_51, i24 %mul_ln85_35

]]></Node>
<StgValue><ssdm name="add_ln85_39"/></StgValue>
</operation>

<operation id="4530" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3744 %mul_ln85_36 = mul i24 %zext_ln85_55, i24 16776149

]]></Node>
<StgValue><ssdm name="mul_ln85_36"/></StgValue>
</operation>

<operation id="4531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="23" op_0_bw="15">
<![CDATA[
entry:3747 %zext_ln85_71 = zext i15 %layer1_output_16

]]></Node>
<StgValue><ssdm name="zext_ln85_71"/></StgValue>
</operation>

<operation id="4532" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3748 %mul_ln85_37 = mul i23 %zext_ln85_71, i23 131

]]></Node>
<StgValue><ssdm name="mul_ln85_37"/></StgValue>
</operation>

<operation id="4533" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3855 %mul_ln85_50 = mul i24 %zext_ln85_5, i24 16776981

]]></Node>
<StgValue><ssdm name="mul_ln85_50"/></StgValue>
</operation>

<operation id="4534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="20" op_0_bw="15">
<![CDATA[
entry:3921 %zext_ln85_99 = zext i15 %layer1_output_1

]]></Node>
<StgValue><ssdm name="zext_ln85_99"/></StgValue>
</operation>

<operation id="4535" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="22" op_0_bw="15">
<![CDATA[
entry:3922 %zext_ln85_100 = zext i15 %layer1_output_1

]]></Node>
<StgValue><ssdm name="zext_ln85_100"/></StgValue>
</operation>

<operation id="4536" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3923 %mul_ln85_59 = mul i22 %zext_ln85_100, i22 4194265

]]></Node>
<StgValue><ssdm name="mul_ln85_59"/></StgValue>
</operation>

<operation id="4537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3924 %trunc_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln85_59, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="4538" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3925 %mul_ln85_60 = mul i23 %zext_ln85_27, i23 140

]]></Node>
<StgValue><ssdm name="mul_ln85_60"/></StgValue>
</operation>

<operation id="4539" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4076 %mul_ln85_82 = mul i20 %zext_ln85_99, i20 23

]]></Node>
<StgValue><ssdm name="mul_ln85_82"/></StgValue>
</operation>

<operation id="4540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4077 %tmp_670 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %mul_ln85_82, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="4541" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4079 %mul_ln85_83 = mul i24 %zext_ln85_26, i24 16776646

]]></Node>
<StgValue><ssdm name="mul_ln85_83"/></StgValue>
</operation>

<operation id="4542" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:4082 %mul_ln85_84 = mul i19 %zext_ln85_68, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_84"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="4543" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:551 %add_ln72_42 = add i24 %shl_ln72_66, i24 %mul_ln72_31

]]></Node>
<StgValue><ssdm name="add_ln72_42"/></StgValue>
</operation>

<operation id="4544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:552 %sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="4545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:553 %trunc_ln74_3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_42, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_3"/></StgValue>
</operation>

<operation id="4546" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:554 %sum_138 = add i16 %sum_6, i16 30

]]></Node>
<StgValue><ssdm name="sum_138"/></StgValue>
</operation>

<operation id="4547" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:555 %add_ln69_3 = add i15 %trunc_ln74_3, i15 30

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="4548" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:556 %icmp_ln14_3 = icmp_sgt  i16 %sum_138, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_3"/></StgValue>
</operation>

<operation id="4549" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:604 %add_ln69_4 = add i15 %trunc_ln74_4, i15 3

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="4550" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:606 %layer1_output_4 = select i1 %icmp_ln14_4, i15 %add_ln69_4, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_4"/></StgValue>
</operation>

<operation id="4551" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:686 %add_ln69_5 = add i15 %trunc_ln74_5, i15 32727

]]></Node>
<StgValue><ssdm name="add_ln69_5"/></StgValue>
</operation>

<operation id="4552" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:688 %layer1_output_5 = select i1 %icmp_ln14_5, i15 %add_ln69_5, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_5"/></StgValue>
</operation>

<operation id="4553" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:758 %add_ln72_76 = add i24 %shl_ln72_106, i24 %mul_ln72_63

]]></Node>
<StgValue><ssdm name="add_ln72_76"/></StgValue>
</operation>

<operation id="4554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:759 %tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_76, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="4555" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:760 %shl_ln72_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_107"/></StgValue>
</operation>

<operation id="4556" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:761 %mul_ln72_64 = mul i24 %sext_ln72_125, i24 16775387

]]></Node>
<StgValue><ssdm name="mul_ln72_64"/></StgValue>
</operation>

<operation id="4557" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:762 %add_ln72_77 = add i24 %shl_ln72_107, i24 %mul_ln72_64

]]></Node>
<StgValue><ssdm name="add_ln72_77"/></StgValue>
</operation>

<operation id="4558" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:765 %mul_ln72_65 = mul i24 %sext_ln72_20, i24 725

]]></Node>
<StgValue><ssdm name="mul_ln72_65"/></StgValue>
</operation>

<operation id="4559" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:828 %add_ln72_90 = add i24 %shl_ln72_122, i24 %mul_ln72_77

]]></Node>
<StgValue><ssdm name="add_ln72_90"/></StgValue>
</operation>

<operation id="4560" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:829 %sum_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_90, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="4561" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:830 %trunc_ln74_7 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_90, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_7"/></StgValue>
</operation>

<operation id="4562" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:831 %sum_142 = add i16 %sum_14, i16 65353

]]></Node>
<StgValue><ssdm name="sum_142"/></StgValue>
</operation>

<operation id="4563" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:833 %icmp_ln14_7 = icmp_sgt  i16 %sum_142, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_7"/></StgValue>
</operation>

<operation id="4564" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:888 %add_ln72_100 = add i24 %shl_ln72_134, i24 %sext_ln72_190

]]></Node>
<StgValue><ssdm name="add_ln72_100"/></StgValue>
</operation>

<operation id="4565" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:889 %sum_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_100, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="4566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:890 %trunc_ln74_8 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_100, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_8"/></StgValue>
</operation>

<operation id="4567" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:891 %sum_143 = add i16 %sum_16, i16 262

]]></Node>
<StgValue><ssdm name="sum_143"/></StgValue>
</operation>

<operation id="4568" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:893 %icmp_ln14_8 = icmp_sgt  i16 %sum_143, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_8"/></StgValue>
</operation>

<operation id="4569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1040 %shl_ln72_167 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_128, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_167"/></StgValue>
</operation>

<operation id="4570" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1041 %mul_ln72_112 = mul i24 %sext_ln72_20, i24 629

]]></Node>
<StgValue><ssdm name="mul_ln72_112"/></StgValue>
</operation>

<operation id="4571" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1042 %add_ln72_127 = add i24 %shl_ln72_167, i24 %mul_ln72_112

]]></Node>
<StgValue><ssdm name="add_ln72_127"/></StgValue>
</operation>

<operation id="4572" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1421 %add_ln72_195 = add i24 %shl_ln72_247, i24 %sext_ln72_245

]]></Node>
<StgValue><ssdm name="add_ln72_195"/></StgValue>
</operation>

<operation id="4573" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:1422 %shl_ln72_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_42_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_2"/></StgValue>
</operation>

<operation id="4574" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1423 %tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_195, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="4575" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1424 %shl_ln72_248 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_198, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_248"/></StgValue>
</operation>

<operation id="4576" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="24" op_0_bw="19">
<![CDATA[
entry:1425 %sext_ln72_246 = sext i19 %shl_ln72_2

]]></Node>
<StgValue><ssdm name="sext_ln72_246"/></StgValue>
</operation>

<operation id="4577" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1426 %add_ln72_196 = add i24 %shl_ln72_248, i24 %sext_ln72_246

]]></Node>
<StgValue><ssdm name="add_ln72_196"/></StgValue>
</operation>

<operation id="4578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1427 %sum_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_196, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="4579" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1428 %trunc_ln74_17 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_196, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_17"/></StgValue>
</operation>

<operation id="4580" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1513 %add_ln69_20 = add i15 %trunc_ln74_19, i15 32735

]]></Node>
<StgValue><ssdm name="add_ln69_20"/></StgValue>
</operation>

<operation id="4581" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1515 %layer1_output_20 = select i1 %icmp_ln14_20, i15 %add_ln69_20, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_20"/></StgValue>
</operation>

<operation id="4582" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1686 %add_ln69_23 = add i15 %trunc_ln74_22, i15 32623

]]></Node>
<StgValue><ssdm name="add_ln69_23"/></StgValue>
</operation>

<operation id="4583" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1688 %layer1_output_24 = select i1 %icmp_ln14_24, i15 %add_ln69_23, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_24"/></StgValue>
</operation>

<operation id="4584" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:1817 %mul_ln72_227 = mul i23 %sext_ln72_162, i23 8388567

]]></Node>
<StgValue><ssdm name="mul_ln72_227"/></StgValue>
</operation>

<operation id="4585" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1819 %shl_ln72_324 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_266, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_324"/></StgValue>
</operation>

<operation id="4586" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="24" op_0_bw="23">
<![CDATA[
entry:1820 %sext_ln72_304 = sext i23 %mul_ln72_227

]]></Node>
<StgValue><ssdm name="sext_ln72_304"/></StgValue>
</operation>

<operation id="4587" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1821 %add_ln72_261 = add i24 %shl_ln72_324, i24 %sext_ln72_304

]]></Node>
<StgValue><ssdm name="add_ln72_261"/></StgValue>
</operation>

<operation id="4588" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1874 %add_ln72_272 = add i24 %shl_ln72_335, i24 %mul_ln72_239

]]></Node>
<StgValue><ssdm name="add_ln72_272"/></StgValue>
</operation>

<operation id="4589" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1875 %sum_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_272, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="4590" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1876 %trunc_ln74_25 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_272, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_25"/></StgValue>
</operation>

<operation id="4591" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1877 %sum_162 = add i16 %sum_53, i16 186

]]></Node>
<StgValue><ssdm name="sum_162"/></StgValue>
</operation>

<operation id="4592" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1879 %icmp_ln14_27 = icmp_sgt  i16 %sum_162, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_27"/></StgValue>
</operation>

<operation id="4593" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1926 %add_ln72_283 = add i24 %shl_ln72_346, i24 %mul_ln72_250

]]></Node>
<StgValue><ssdm name="add_ln72_283"/></StgValue>
</operation>

<operation id="4594" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1927 %sum_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_283, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="4595" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1928 %trunc_ln74_26 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_283, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_26"/></StgValue>
</operation>

<operation id="4596" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1929 %sum_163 = add i16 %sum_55, i16 206

]]></Node>
<StgValue><ssdm name="sum_163"/></StgValue>
</operation>

<operation id="4597" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1931 %icmp_ln14_28 = icmp_sgt  i16 %sum_163, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_28"/></StgValue>
</operation>

<operation id="4598" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1980 %add_ln72_293 = add i24 %shl_ln72_358, i24 %mul_ln72_260

]]></Node>
<StgValue><ssdm name="add_ln72_293"/></StgValue>
</operation>

<operation id="4599" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1981 %tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_293, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4600" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1982 %shl_ln72_359 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_299, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_359"/></StgValue>
</operation>

<operation id="4601" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1983 %mul_ln72_261 = mul i24 %sext_ln72_188, i24 16776916

]]></Node>
<StgValue><ssdm name="mul_ln72_261"/></StgValue>
</operation>

<operation id="4602" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1984 %add_ln72_294 = add i24 %shl_ln72_359, i24 %mul_ln72_261

]]></Node>
<StgValue><ssdm name="add_ln72_294"/></StgValue>
</operation>

<operation id="4603" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2058 %add_ln69_29 = add i15 %trunc_ln74_28, i15 210

]]></Node>
<StgValue><ssdm name="add_ln69_29"/></StgValue>
</operation>

<operation id="4604" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2060 %layer1_output_30 = select i1 %icmp_ln14_30, i15 %add_ln69_29, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_30"/></StgValue>
</operation>

<operation id="4605" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2114 %add_ln72_319 = add i24 %shl_ln72_386, i24 %mul_ln72_284

]]></Node>
<StgValue><ssdm name="add_ln72_319"/></StgValue>
</operation>

<operation id="4606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2115 %sum_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_319, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="4607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2116 %trunc_ln74_29 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_319, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_29"/></StgValue>
</operation>

<operation id="4608" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2117 %sum_166 = add i16 %sum_61, i16 81

]]></Node>
<StgValue><ssdm name="sum_166"/></StgValue>
</operation>

<operation id="4609" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2119 %icmp_ln14_31 = icmp_sgt  i16 %sum_166, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_31"/></StgValue>
</operation>

<operation id="4610" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:2233 %mul_ln72_297 = mul i23 %sext_ln72_162, i23 8388561

]]></Node>
<StgValue><ssdm name="mul_ln72_297"/></StgValue>
</operation>

<operation id="4611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:2235 %shl_ln72_412 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_345, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_412"/></StgValue>
</operation>

<operation id="4612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="24" op_0_bw="23">
<![CDATA[
entry:2236 %sext_ln72_349 = sext i23 %mul_ln72_297

]]></Node>
<StgValue><ssdm name="sext_ln72_349"/></StgValue>
</operation>

<operation id="4613" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2237 %add_ln72_337 = add i24 %shl_ln72_412, i24 %sext_ln72_349

]]></Node>
<StgValue><ssdm name="add_ln72_337"/></StgValue>
</operation>

<operation id="4614" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2382 %add_ln69_35 = add i15 %trunc_ln74_34, i15 181

]]></Node>
<StgValue><ssdm name="add_ln69_35"/></StgValue>
</operation>

<operation id="4615" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2384 %layer1_output_36 = select i1 %icmp_ln14_36, i15 %add_ln69_35, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_36"/></StgValue>
</operation>

<operation id="4616" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2473 %add_ln69_37 = add i15 %trunc_ln74_36, i15 32531

]]></Node>
<StgValue><ssdm name="add_ln69_37"/></StgValue>
</operation>

<operation id="4617" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2475 %layer1_output_38 = select i1 %icmp_ln14_38, i15 %add_ln69_37, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_38"/></StgValue>
</operation>

<operation id="4618" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2525 %add_ln69_38 = add i15 %trunc_ln74_37, i15 146

]]></Node>
<StgValue><ssdm name="add_ln69_38"/></StgValue>
</operation>

<operation id="4619" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2527 %layer1_output_39 = select i1 %icmp_ln14_39, i15 %add_ln69_38, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_39"/></StgValue>
</operation>

<operation id="4620" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2574 %add_ln72_403 = add i24 %shl_ln72_480, i24 %mul_ln72_360

]]></Node>
<StgValue><ssdm name="add_ln72_403"/></StgValue>
</operation>

<operation id="4621" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2575 %sum_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_403, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_79"/></StgValue>
</operation>

<operation id="4622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2576 %trunc_ln74_38 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_403, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_38"/></StgValue>
</operation>

<operation id="4623" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2577 %sum_175 = add i16 %sum_79, i16 307

]]></Node>
<StgValue><ssdm name="sum_175"/></StgValue>
</operation>

<operation id="4624" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2579 %icmp_ln14_40 = icmp_sgt  i16 %sum_175, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_40"/></StgValue>
</operation>

<operation id="4625" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2637 %add_ln69_40 = add i15 %trunc_ln74_39, i15 361

]]></Node>
<StgValue><ssdm name="add_ln69_40"/></StgValue>
</operation>

<operation id="4626" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2639 %layer1_output_41 = select i1 %icmp_ln14_41, i15 %add_ln69_40, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_41"/></StgValue>
</operation>

<operation id="4627" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2808 %add_ln72_443 = add i24 %shl_ln72_524, i24 %sext_ln72_403

]]></Node>
<StgValue><ssdm name="add_ln72_443"/></StgValue>
</operation>

<operation id="4628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2809 %sum_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_443, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_87"/></StgValue>
</operation>

<operation id="4629" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2810 %trunc_ln74_42 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_443, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_42"/></StgValue>
</operation>

<operation id="4630" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2811 %sum_179 = add i16 %sum_87, i16 65505

]]></Node>
<StgValue><ssdm name="sum_179"/></StgValue>
</operation>

<operation id="4631" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2813 %icmp_ln14_44 = icmp_sgt  i16 %sum_179, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_44"/></StgValue>
</operation>

<operation id="4632" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2952 %add_ln72_470 = add i24 %shl_ln72_557, i24 %mul_ln72_415

]]></Node>
<StgValue><ssdm name="add_ln72_470"/></StgValue>
</operation>

<operation id="4633" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2953 %sum_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_470, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_93"/></StgValue>
</operation>

<operation id="4634" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2954 %trunc_ln74_45 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_470, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_45"/></StgValue>
</operation>

<operation id="4635" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2955 %sum_182 = add i16 %sum_93, i16 89

]]></Node>
<StgValue><ssdm name="sum_182"/></StgValue>
</operation>

<operation id="4636" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2957 %icmp_ln14_47 = icmp_sgt  i16 %sum_182, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_47"/></StgValue>
</operation>

<operation id="4637" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3064 %add_ln69_48 = add i15 %trunc_ln74_47, i15 32736

]]></Node>
<StgValue><ssdm name="add_ln69_48"/></StgValue>
</operation>

<operation id="4638" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3066 %layer1_output_49 = select i1 %icmp_ln14_49, i15 %add_ln69_48, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_49"/></StgValue>
</operation>

<operation id="4639" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3109 %add_ln72_495 = add i24 %shl_ln72_586, i24 %mul_ln72_434

]]></Node>
<StgValue><ssdm name="add_ln72_495"/></StgValue>
</operation>

<operation id="4640" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3110 %tmp_508 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_495, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="4641" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3111 %shl_ln72_587 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_508, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_587"/></StgValue>
</operation>

<operation id="4642" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3112 %mul_ln72_435 = mul i24 %sext_ln72_188, i24 16776926

]]></Node>
<StgValue><ssdm name="mul_ln72_435"/></StgValue>
</operation>

<operation id="4643" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3113 %add_ln72_496 = add i24 %shl_ln72_587, i24 %mul_ln72_435

]]></Node>
<StgValue><ssdm name="add_ln72_496"/></StgValue>
</operation>

<operation id="4644" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3114 %mul_ln72_436 = mul i24 %sext_ln72_20, i24 2395

]]></Node>
<StgValue><ssdm name="mul_ln72_436"/></StgValue>
</operation>

<operation id="4645" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3183 %sum_186 = add i16 %sum_101, i16 66

]]></Node>
<StgValue><ssdm name="sum_186"/></StgValue>
</operation>

<operation id="4646" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3184 %add_ln69_50 = add i15 %trunc_ln74_49, i15 66

]]></Node>
<StgValue><ssdm name="add_ln69_50"/></StgValue>
</operation>

<operation id="4647" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3185 %icmp_ln14_51 = icmp_sgt  i16 %sum_186, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_51"/></StgValue>
</operation>

<operation id="4648" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3186 %layer1_output_51 = select i1 %icmp_ln14_51, i15 %add_ln69_50, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_51"/></StgValue>
</operation>

<operation id="4649" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3253 %sum_187 = add i16 %sum_103, i16 186

]]></Node>
<StgValue><ssdm name="sum_187"/></StgValue>
</operation>

<operation id="4650" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3254 %add_ln69_51 = add i15 %trunc_ln74_50, i15 186

]]></Node>
<StgValue><ssdm name="add_ln69_51"/></StgValue>
</operation>

<operation id="4651" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3255 %icmp_ln14_52 = icmp_sgt  i16 %sum_187, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_52"/></StgValue>
</operation>

<operation id="4652" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3256 %layer1_output_52 = select i1 %icmp_ln14_52, i15 %add_ln69_51, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_52"/></StgValue>
</operation>

<operation id="4653" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3333 %mul_ln72_461 = mul i23 %sext_ln72_162, i23 8388570

]]></Node>
<StgValue><ssdm name="mul_ln72_461"/></StgValue>
</operation>

<operation id="4654" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3335 %shl_ln72_638 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_548, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_638"/></StgValue>
</operation>

<operation id="4655" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="24" op_0_bw="23">
<![CDATA[
entry:3336 %sext_ln72_465 = sext i23 %mul_ln72_461

]]></Node>
<StgValue><ssdm name="sext_ln72_465"/></StgValue>
</operation>

<operation id="4656" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3337 %add_ln72_535 = add i24 %shl_ln72_638, i24 %sext_ln72_465

]]></Node>
<StgValue><ssdm name="add_ln72_535"/></StgValue>
</operation>

<operation id="4657" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3562 %mul_ln85_13 = mul i24 %zext_ln85_26, i24 16776943

]]></Node>
<StgValue><ssdm name="mul_ln85_13"/></StgValue>
</operation>

<operation id="4658" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3564 %shl_ln85_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_584, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_15"/></StgValue>
</operation>

<operation id="4659" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3565 %add_ln85_12 = add i24 %shl_ln85_15, i24 %mul_ln85_13

]]></Node>
<StgValue><ssdm name="add_ln85_12"/></StgValue>
</operation>

<operation id="4660" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3568 %mul_ln85_14 = mul i24 %zext_ln85_28, i24 16775990

]]></Node>
<StgValue><ssdm name="mul_ln85_14"/></StgValue>
</operation>

<operation id="4661" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3741 %add_ln85_39 = add i24 %shl_ln85_51, i24 %mul_ln85_35

]]></Node>
<StgValue><ssdm name="add_ln85_39"/></StgValue>
</operation>

<operation id="4662" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3742 %tmp_613 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="4663" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3743 %shl_ln85_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_613, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_52"/></StgValue>
</operation>

<operation id="4664" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3744 %mul_ln85_36 = mul i24 %zext_ln85_55, i24 16776149

]]></Node>
<StgValue><ssdm name="mul_ln85_36"/></StgValue>
</operation>

<operation id="4665" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3745 %add_ln85_40 = add i24 %shl_ln85_52, i24 %mul_ln85_36

]]></Node>
<StgValue><ssdm name="add_ln85_40"/></StgValue>
</operation>

<operation id="4666" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3748 %mul_ln85_37 = mul i23 %zext_ln85_71, i23 131

]]></Node>
<StgValue><ssdm name="mul_ln85_37"/></StgValue>
</operation>

<operation id="4667" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="24" op_0_bw="15">
<![CDATA[
entry:3753 %zext_ln85_73 = zext i15 %layer1_output_17

]]></Node>
<StgValue><ssdm name="zext_ln85_73"/></StgValue>
</operation>

<operation id="4668" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3754 %mul_ln85_38 = mul i24 %zext_ln85_73, i24 589

]]></Node>
<StgValue><ssdm name="mul_ln85_38"/></StgValue>
</operation>

<operation id="4669" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3855 %mul_ln85_50 = mul i24 %zext_ln85_5, i24 16776981

]]></Node>
<StgValue><ssdm name="mul_ln85_50"/></StgValue>
</operation>

<operation id="4670" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3857 %shl_ln85_77 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_632, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_77"/></StgValue>
</operation>

<operation id="4671" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3858 %add_ln85_59 = add i24 %shl_ln85_77, i24 %mul_ln85_50

]]></Node>
<StgValue><ssdm name="add_ln85_59"/></StgValue>
</operation>

<operation id="4672" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3925 %mul_ln85_60 = mul i23 %zext_ln85_27, i23 140

]]></Node>
<StgValue><ssdm name="mul_ln85_60"/></StgValue>
</operation>

<operation id="4673" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3932 %mul_ln85_61 = mul i24 %zext_ln85_55, i24 16775996

]]></Node>
<StgValue><ssdm name="mul_ln85_61"/></StgValue>
</operation>

<operation id="4674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
entry:4078 %and_ln85_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_670, i8 0

]]></Node>
<StgValue><ssdm name="and_ln85_1"/></StgValue>
</operation>

<operation id="4675" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4079 %mul_ln85_83 = mul i24 %zext_ln85_26, i24 16776646

]]></Node>
<StgValue><ssdm name="mul_ln85_83"/></StgValue>
</operation>

<operation id="4676" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="24" op_0_bw="20">
<![CDATA[
entry:4080 %zext_ln85_124 = zext i20 %and_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_124"/></StgValue>
</operation>

<operation id="4677" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4081 %add_ln85_97 = add i24 %zext_ln85_124, i24 %mul_ln85_83

]]></Node>
<StgValue><ssdm name="add_ln85_97"/></StgValue>
</operation>

<operation id="4678" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:4082 %mul_ln85_84 = mul i19 %zext_ln85_68, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_84"/></StgValue>
</operation>

<operation id="4679" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="24" op_0_bw="15">
<![CDATA[
entry:4211 %zext_ln85_142 = zext i15 %layer1_output_4

]]></Node>
<StgValue><ssdm name="zext_ln85_142"/></StgValue>
</operation>

<operation id="4680" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4212 %mul_ln85_104 = mul i24 %zext_ln85_142, i24 16776811

]]></Node>
<StgValue><ssdm name="mul_ln85_104"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="4681" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:557 %layer1_output_3 = select i1 %icmp_ln14_3, i15 %add_ln69_3, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_3"/></StgValue>
</operation>

<operation id="4682" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:762 %add_ln72_77 = add i24 %shl_ln72_107, i24 %mul_ln72_64

]]></Node>
<StgValue><ssdm name="add_ln72_77"/></StgValue>
</operation>

<operation id="4683" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:763 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_77, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="4684" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:764 %shl_ln72_108 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_108"/></StgValue>
</operation>

<operation id="4685" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:765 %mul_ln72_65 = mul i24 %sext_ln72_20, i24 725

]]></Node>
<StgValue><ssdm name="mul_ln72_65"/></StgValue>
</operation>

<operation id="4686" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:766 %add_ln72_78 = add i24 %shl_ln72_108, i24 %mul_ln72_65

]]></Node>
<StgValue><ssdm name="add_ln72_78"/></StgValue>
</operation>

<operation id="4687" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:832 %add_ln69_7 = add i15 %trunc_ln74_7, i15 32585

]]></Node>
<StgValue><ssdm name="add_ln69_7"/></StgValue>
</operation>

<operation id="4688" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:834 %layer1_output_7 = select i1 %icmp_ln14_7, i15 %add_ln69_7, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_7"/></StgValue>
</operation>

<operation id="4689" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:892 %add_ln69_8 = add i15 %trunc_ln74_8, i15 262

]]></Node>
<StgValue><ssdm name="add_ln69_8"/></StgValue>
</operation>

<operation id="4690" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:894 %layer1_output_8 = select i1 %icmp_ln14_8, i15 %add_ln69_8, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_8"/></StgValue>
</operation>

<operation id="4691" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1042 %add_ln72_127 = add i24 %shl_ln72_167, i24 %mul_ln72_112

]]></Node>
<StgValue><ssdm name="add_ln72_127"/></StgValue>
</operation>

<operation id="4692" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:1045 %shl_ln72_169 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %input_42_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln72_169"/></StgValue>
</operation>

<operation id="4693" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="24" op_0_bw="23">
<![CDATA[
entry:1046 %sext_ln72_207 = sext i23 %shl_ln72_169

]]></Node>
<StgValue><ssdm name="sext_ln72_207"/></StgValue>
</operation>

<operation id="4694" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1047 %sub_ln72_33 = sub i24 %shl_ln72_168, i24 %sext_ln72_207

]]></Node>
<StgValue><ssdm name="sub_ln72_33"/></StgValue>
</operation>

<operation id="4695" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1048 %tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_127, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="4696" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:1049 %shl_ln72_170 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_129, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_170"/></StgValue>
</operation>

<operation id="4697" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1050 %add_ln72_128 = add i24 %shl_ln72_170, i24 %sub_ln72_33

]]></Node>
<StgValue><ssdm name="add_ln72_128"/></StgValue>
</operation>

<operation id="4698" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1051 %sum_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_128, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="4699" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1052 %trunc_ln74_10 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_128, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_10"/></StgValue>
</operation>

<operation id="4700" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1429 %sum_153 = add i16 %sum_36, i16 65478

]]></Node>
<StgValue><ssdm name="sum_153"/></StgValue>
</operation>

<operation id="4701" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1430 %add_ln69_18 = add i15 %trunc_ln74_17, i15 32710

]]></Node>
<StgValue><ssdm name="add_ln69_18"/></StgValue>
</operation>

<operation id="4702" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1431 %icmp_ln14_18 = icmp_sgt  i16 %sum_153, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_18"/></StgValue>
</operation>

<operation id="4703" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1432 %layer1_output_18 = select i1 %icmp_ln14_18, i15 %add_ln69_18, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_18"/></StgValue>
</operation>

<operation id="4704" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1821 %add_ln72_261 = add i24 %shl_ln72_324, i24 %sext_ln72_304

]]></Node>
<StgValue><ssdm name="add_ln72_261"/></StgValue>
</operation>

<operation id="4705" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1822 %sum_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_261, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="4706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1823 %trunc_ln74_24 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_261, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_24"/></StgValue>
</operation>

<operation id="4707" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1824 %sum_161 = add i16 %sum_51, i16 65532

]]></Node>
<StgValue><ssdm name="sum_161"/></StgValue>
</operation>

<operation id="4708" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1826 %icmp_ln14_26 = icmp_sgt  i16 %sum_161, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_26"/></StgValue>
</operation>

<operation id="4709" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1878 %add_ln69_26 = add i15 %trunc_ln74_25, i15 186

]]></Node>
<StgValue><ssdm name="add_ln69_26"/></StgValue>
</operation>

<operation id="4710" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1880 %layer1_output_27 = select i1 %icmp_ln14_27, i15 %add_ln69_26, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_27"/></StgValue>
</operation>

<operation id="4711" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1930 %add_ln69_27 = add i15 %trunc_ln74_26, i15 206

]]></Node>
<StgValue><ssdm name="add_ln69_27"/></StgValue>
</operation>

<operation id="4712" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1932 %layer1_output_28 = select i1 %icmp_ln14_28, i15 %add_ln69_27, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_28"/></StgValue>
</operation>

<operation id="4713" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1984 %add_ln72_294 = add i24 %shl_ln72_359, i24 %mul_ln72_261

]]></Node>
<StgValue><ssdm name="add_ln72_294"/></StgValue>
</operation>

<operation id="4714" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1985 %sum_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_294, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="4715" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1986 %trunc_ln74_27 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_294, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_27"/></StgValue>
</operation>

<operation id="4716" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1987 %sum_164 = add i16 %sum_57, i16 164

]]></Node>
<StgValue><ssdm name="sum_164"/></StgValue>
</operation>

<operation id="4717" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1989 %icmp_ln14_29 = icmp_sgt  i16 %sum_164, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_29"/></StgValue>
</operation>

<operation id="4718" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2118 %add_ln69_30 = add i15 %trunc_ln74_29, i15 81

]]></Node>
<StgValue><ssdm name="add_ln69_30"/></StgValue>
</operation>

<operation id="4719" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2120 %layer1_output_31 = select i1 %icmp_ln14_31, i15 %add_ln69_30, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_31"/></StgValue>
</operation>

<operation id="4720" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:2237 %add_ln72_337 = add i24 %shl_ln72_412, i24 %sext_ln72_349

]]></Node>
<StgValue><ssdm name="add_ln72_337"/></StgValue>
</operation>

<operation id="4721" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2238 %sum_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_337, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_65"/></StgValue>
</operation>

<operation id="4722" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2239 %trunc_ln74_31 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_337, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_31"/></StgValue>
</operation>

<operation id="4723" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2240 %sum_168 = add i16 %sum_65, i16 65502

]]></Node>
<StgValue><ssdm name="sum_168"/></StgValue>
</operation>

<operation id="4724" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2242 %icmp_ln14_33 = icmp_sgt  i16 %sum_168, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_33"/></StgValue>
</operation>

<operation id="4725" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2578 %add_ln69_39 = add i15 %trunc_ln74_38, i15 307

]]></Node>
<StgValue><ssdm name="add_ln69_39"/></StgValue>
</operation>

<operation id="4726" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2580 %layer1_output_40 = select i1 %icmp_ln14_40, i15 %add_ln69_39, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_40"/></StgValue>
</operation>

<operation id="4727" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2812 %add_ln69_43 = add i15 %trunc_ln74_42, i15 32737

]]></Node>
<StgValue><ssdm name="add_ln69_43"/></StgValue>
</operation>

<operation id="4728" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2814 %layer1_output_44 = select i1 %icmp_ln14_44, i15 %add_ln69_43, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_44"/></StgValue>
</operation>

<operation id="4729" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2956 %add_ln69_46 = add i15 %trunc_ln74_45, i15 89

]]></Node>
<StgValue><ssdm name="add_ln69_46"/></StgValue>
</operation>

<operation id="4730" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2958 %layer1_output_47 = select i1 %icmp_ln14_47, i15 %add_ln69_46, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_47"/></StgValue>
</operation>

<operation id="4731" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3113 %add_ln72_496 = add i24 %shl_ln72_587, i24 %mul_ln72_435

]]></Node>
<StgValue><ssdm name="add_ln72_496"/></StgValue>
</operation>

<operation id="4732" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3114 %mul_ln72_436 = mul i24 %sext_ln72_20, i24 2395

]]></Node>
<StgValue><ssdm name="mul_ln72_436"/></StgValue>
</operation>

<operation id="4733" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3115 %tmp_509 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_496, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="4734" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3116 %shl_ln72_588 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_509, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_588"/></StgValue>
</operation>

<operation id="4735" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3117 %add_ln72_497 = add i24 %shl_ln72_588, i24 %mul_ln72_436

]]></Node>
<StgValue><ssdm name="add_ln72_497"/></StgValue>
</operation>

<operation id="4736" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3337 %add_ln72_535 = add i24 %shl_ln72_638, i24 %sext_ln72_465

]]></Node>
<StgValue><ssdm name="add_ln72_535"/></StgValue>
</operation>

<operation id="4737" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3338 %sum_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_535, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_105"/></StgValue>
</operation>

<operation id="4738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3339 %trunc_ln74_51 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_535, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_51"/></StgValue>
</operation>

<operation id="4739" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3340 %sum_188 = add i16 %sum_105, i16 65498

]]></Node>
<StgValue><ssdm name="sum_188"/></StgValue>
</operation>

<operation id="4740" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3342 %icmp_ln14_53 = icmp_sgt  i16 %sum_188, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_53"/></StgValue>
</operation>

<operation id="4741" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="24" op_0_bw="15">
<![CDATA[
entry:3481 %zext_ln85 = zext i15 %layer1_output_3

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="4742" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3482 %mul_ln85 = mul i24 %zext_ln85, i24 16776643

]]></Node>
<StgValue><ssdm name="mul_ln85"/></StgValue>
</operation>

<operation id="4743" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="24" op_0_bw="15">
<![CDATA[
entry:3483 %zext_ln85_1 = zext i15 %layer1_output_7

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="4744" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="22" op_0_bw="15">
<![CDATA[
entry:3484 %zext_ln85_2 = zext i15 %layer1_output_7

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="4745" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3485 %mul_ln85_1 = mul i22 %zext_ln85_2, i22 119

]]></Node>
<StgValue><ssdm name="mul_ln85_1"/></StgValue>
</operation>

<operation id="4746" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3486 %tmp_572 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="4747" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3565 %add_ln85_12 = add i24 %shl_ln85_15, i24 %mul_ln85_13

]]></Node>
<StgValue><ssdm name="add_ln85_12"/></StgValue>
</operation>

<operation id="4748" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3568 %mul_ln85_14 = mul i24 %zext_ln85_28, i24 16775990

]]></Node>
<StgValue><ssdm name="mul_ln85_14"/></StgValue>
</operation>

<operation id="4749" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3569 %tmp_585 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="4750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3570 %shl_ln85_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_585, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_16"/></StgValue>
</operation>

<operation id="4751" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3571 %add_ln85_13 = add i24 %shl_ln85_16, i24 %mul_ln85_14

]]></Node>
<StgValue><ssdm name="add_ln85_13"/></StgValue>
</operation>

<operation id="4752" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="19" op_0_bw="15">
<![CDATA[
entry:3573 %zext_ln85_30 = zext i15 %layer1_output_18

]]></Node>
<StgValue><ssdm name="zext_ln85_30"/></StgValue>
</operation>

<operation id="4753" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3652 %mul_ln85_25 = mul i24 %zext_ln85_1, i24 476

]]></Node>
<StgValue><ssdm name="mul_ln85_25"/></StgValue>
</operation>

<operation id="4754" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="23" op_0_bw="15">
<![CDATA[
entry:3668 %zext_ln85_54 = zext i15 %layer1_output_15

]]></Node>
<StgValue><ssdm name="zext_ln85_54"/></StgValue>
</operation>

<operation id="4755" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3745 %add_ln85_40 = add i24 %shl_ln85_52, i24 %mul_ln85_36

]]></Node>
<StgValue><ssdm name="add_ln85_40"/></StgValue>
</operation>

<operation id="4756" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3748 %mul_ln85_37 = mul i23 %zext_ln85_71, i23 131

]]></Node>
<StgValue><ssdm name="mul_ln85_37"/></StgValue>
</operation>

<operation id="4757" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3749 %tmp_614 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="4758" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3750 %shl_ln85_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_614, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_53"/></StgValue>
</operation>

<operation id="4759" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="24" op_0_bw="23">
<![CDATA[
entry:3751 %zext_ln85_72 = zext i23 %mul_ln85_37

]]></Node>
<StgValue><ssdm name="zext_ln85_72"/></StgValue>
</operation>

<operation id="4760" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3752 %add_ln85_41 = add i24 %shl_ln85_53, i24 %zext_ln85_72

]]></Node>
<StgValue><ssdm name="add_ln85_41"/></StgValue>
</operation>

<operation id="4761" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3754 %mul_ln85_38 = mul i24 %zext_ln85_73, i24 589

]]></Node>
<StgValue><ssdm name="mul_ln85_38"/></StgValue>
</operation>

<operation id="4762" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="23" op_0_bw="15">
<![CDATA[
entry:3768 %zext_ln85_76 = zext i15 %layer1_output_19

]]></Node>
<StgValue><ssdm name="zext_ln85_76"/></StgValue>
</operation>

<operation id="4763" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3769 %mul_ln85_39 = mul i23 %zext_ln85_76, i23 214

]]></Node>
<StgValue><ssdm name="mul_ln85_39"/></StgValue>
</operation>

<operation id="4764" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3858 %add_ln85_59 = add i24 %shl_ln85_77, i24 %mul_ln85_50

]]></Node>
<StgValue><ssdm name="add_ln85_59"/></StgValue>
</operation>

<operation id="4765" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:3859 %shl_ln85_78 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_78"/></StgValue>
</operation>

<operation id="4766" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="24" op_0_bw="23">
<![CDATA[
entry:3860 %zext_ln85_93 = zext i23 %shl_ln85_78

]]></Node>
<StgValue><ssdm name="zext_ln85_93"/></StgValue>
</operation>

<operation id="4767" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:3861 %shl_ln85_79 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_15, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_79"/></StgValue>
</operation>

<operation id="4768" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="24" op_0_bw="18">
<![CDATA[
entry:3862 %zext_ln85_94 = zext i18 %shl_ln85_79

]]></Node>
<StgValue><ssdm name="zext_ln85_94"/></StgValue>
</operation>

<operation id="4769" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3863 %sub_ln85_11 = sub i24 %zext_ln85_94, i24 %zext_ln85_93

]]></Node>
<StgValue><ssdm name="sub_ln85_11"/></StgValue>
</operation>

<operation id="4770" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3864 %tmp_633 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_59, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="4771" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3865 %shl_ln85_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_633, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_80"/></StgValue>
</operation>

<operation id="4772" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3866 %add_ln85_60 = add i24 %shl_ln85_80, i24 %sub_ln85_11

]]></Node>
<StgValue><ssdm name="add_ln85_60"/></StgValue>
</operation>

<operation id="4773" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3868 %tmp_634 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_60, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="4774" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3925 %mul_ln85_60 = mul i23 %zext_ln85_27, i23 140

]]></Node>
<StgValue><ssdm name="mul_ln85_60"/></StgValue>
</operation>

<operation id="4775" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:3926 %tmp_644 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="4776" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="24" op_0_bw="22">
<![CDATA[
entry:3927 %sext_ln85_17 = sext i22 %tmp_644

]]></Node>
<StgValue><ssdm name="sext_ln85_17"/></StgValue>
</operation>

<operation id="4777" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="24" op_0_bw="23">
<![CDATA[
entry:3928 %zext_ln85_101 = zext i23 %mul_ln85_60

]]></Node>
<StgValue><ssdm name="zext_ln85_101"/></StgValue>
</operation>

<operation id="4778" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3929 %add_ln85_71 = add i24 %sext_ln85_17, i24 %zext_ln85_101

]]></Node>
<StgValue><ssdm name="add_ln85_71"/></StgValue>
</operation>

<operation id="4779" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3932 %mul_ln85_61 = mul i24 %zext_ln85_55, i24 16775996

]]></Node>
<StgValue><ssdm name="mul_ln85_61"/></StgValue>
</operation>

<operation id="4780" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:3934 %mul_ln85_62 = mul i19 %zext_ln85_30, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_62"/></StgValue>
</operation>

<operation id="4781" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4081 %add_ln85_97 = add i24 %zext_ln85_124, i24 %mul_ln85_83

]]></Node>
<StgValue><ssdm name="add_ln85_97"/></StgValue>
</operation>

<operation id="4782" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:4082 %mul_ln85_84 = mul i19 %zext_ln85_68, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_84"/></StgValue>
</operation>

<operation id="4783" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4083 %tmp_671 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_97, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="4784" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4084 %shl_ln85_127 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_671, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_127"/></StgValue>
</operation>

<operation id="4785" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="24" op_0_bw="19">
<![CDATA[
entry:4085 %zext_ln85_125 = zext i19 %mul_ln85_84

]]></Node>
<StgValue><ssdm name="zext_ln85_125"/></StgValue>
</operation>

<operation id="4786" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4086 %add_ln85_98 = add i24 %shl_ln85_127, i24 %zext_ln85_125

]]></Node>
<StgValue><ssdm name="add_ln85_98"/></StgValue>
</operation>

<operation id="4787" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4087 %mul_ln85_85 = mul i23 %zext_ln85_54, i23 135

]]></Node>
<StgValue><ssdm name="mul_ln85_85"/></StgValue>
</operation>

<operation id="4788" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4210 %mul_ln85_103 = mul i24 %zext_ln85, i24 16776897

]]></Node>
<StgValue><ssdm name="mul_ln85_103"/></StgValue>
</operation>

<operation id="4789" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4212 %mul_ln85_104 = mul i24 %zext_ln85_142, i24 16776811

]]></Node>
<StgValue><ssdm name="mul_ln85_104"/></StgValue>
</operation>

<operation id="4790" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4213 %tmp_695 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_103, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="4791" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="23" op_0_bw="15">
<![CDATA[
entry:4216 %zext_ln85_143 = zext i15 %layer1_output_5

]]></Node>
<StgValue><ssdm name="zext_ln85_143"/></StgValue>
</operation>

<operation id="4792" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4217 %mul_ln85_105 = mul i23 %zext_ln85_143, i23 8388532

]]></Node>
<StgValue><ssdm name="mul_ln85_105"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="4793" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:766 %add_ln72_78 = add i24 %shl_ln72_108, i24 %mul_ln72_65

]]></Node>
<StgValue><ssdm name="add_ln72_78"/></StgValue>
</operation>

<operation id="4794" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:767 %sum_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_78, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="4795" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:768 %trunc_ln74_6 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_78, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_6"/></StgValue>
</operation>

<operation id="4796" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:769 %sum_141 = add i16 %sum_12, i16 22

]]></Node>
<StgValue><ssdm name="sum_141"/></StgValue>
</operation>

<operation id="4797" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:771 %icmp_ln14_6 = icmp_sgt  i16 %sum_141, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_6"/></StgValue>
</operation>

<operation id="4798" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1053 %sum_146 = add i16 %sum_22, i16 65278

]]></Node>
<StgValue><ssdm name="sum_146"/></StgValue>
</operation>

<operation id="4799" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1054 %add_ln69_11 = add i15 %trunc_ln74_10, i15 32510

]]></Node>
<StgValue><ssdm name="add_ln69_11"/></StgValue>
</operation>

<operation id="4800" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1055 %icmp_ln14_11 = icmp_sgt  i16 %sum_146, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_11"/></StgValue>
</operation>

<operation id="4801" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1056 %layer1_output_11 = select i1 %icmp_ln14_11, i15 %add_ln69_11, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_11"/></StgValue>
</operation>

<operation id="4802" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1825 %add_ln69_25 = add i15 %trunc_ln74_24, i15 32764

]]></Node>
<StgValue><ssdm name="add_ln69_25"/></StgValue>
</operation>

<operation id="4803" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1827 %layer1_output_26 = select i1 %icmp_ln14_26, i15 %add_ln69_25, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_26"/></StgValue>
</operation>

<operation id="4804" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1988 %add_ln69_28 = add i15 %trunc_ln74_27, i15 164

]]></Node>
<StgValue><ssdm name="add_ln69_28"/></StgValue>
</operation>

<operation id="4805" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:1990 %layer1_output_29 = select i1 %icmp_ln14_29, i15 %add_ln69_28, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_29"/></StgValue>
</operation>

<operation id="4806" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:2241 %add_ln69_32 = add i15 %trunc_ln74_31, i15 32734

]]></Node>
<StgValue><ssdm name="add_ln69_32"/></StgValue>
</operation>

<operation id="4807" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:2243 %layer1_output_33 = select i1 %icmp_ln14_33, i15 %add_ln69_32, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_33"/></StgValue>
</operation>

<operation id="4808" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3117 %add_ln72_497 = add i24 %shl_ln72_588, i24 %mul_ln72_436

]]></Node>
<StgValue><ssdm name="add_ln72_497"/></StgValue>
</operation>

<operation id="4809" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3118 %sum_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_497, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_99"/></StgValue>
</operation>

<operation id="4810" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3119 %trunc_ln74_48 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_497, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_48"/></StgValue>
</operation>

<operation id="4811" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3120 %sum_185 = add i16 %sum_99, i16 127

]]></Node>
<StgValue><ssdm name="sum_185"/></StgValue>
</operation>

<operation id="4812" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3122 %icmp_ln14_50 = icmp_sgt  i16 %sum_185, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_50"/></StgValue>
</operation>

<operation id="4813" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3341 %add_ln69_52 = add i15 %trunc_ln74_51, i15 32730

]]></Node>
<StgValue><ssdm name="add_ln69_52"/></StgValue>
</operation>

<operation id="4814" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3343 %layer1_output_53 = select i1 %icmp_ln14_53, i15 %add_ln69_52, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_53"/></StgValue>
</operation>

<operation id="4815" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3485 %mul_ln85_1 = mul i22 %zext_ln85_2, i22 119

]]></Node>
<StgValue><ssdm name="mul_ln85_1"/></StgValue>
</operation>

<operation id="4816" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3492 %mul_ln85_2 = mul i24 %zext_ln85_5, i24 16776337

]]></Node>
<StgValue><ssdm name="mul_ln85_2"/></StgValue>
</operation>

<operation id="4817" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3571 %add_ln85_13 = add i24 %shl_ln85_16, i24 %mul_ln85_14

]]></Node>
<StgValue><ssdm name="add_ln85_13"/></StgValue>
</operation>

<operation id="4818" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="21" op_0_bw="15">
<![CDATA[
entry:3572 %zext_ln85_29 = zext i15 %layer1_output_18

]]></Node>
<StgValue><ssdm name="zext_ln85_29"/></StgValue>
</operation>

<operation id="4819" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:3574 %tmp_586 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_18, i3 0

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="4820" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="19" op_0_bw="18">
<![CDATA[
entry:3575 %zext_ln85_31 = zext i18 %tmp_586

]]></Node>
<StgValue><ssdm name="zext_ln85_31"/></StgValue>
</operation>

<operation id="4821" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:3576 %sub_ln85_26 = sub i19 %zext_ln85_30, i19 %zext_ln85_31

]]></Node>
<StgValue><ssdm name="sub_ln85_26"/></StgValue>
</operation>

<operation id="4822" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3577 %tmp_587 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="4823" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3578 %shl_ln85_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_587, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_17"/></StgValue>
</operation>

<operation id="4824" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="24" op_0_bw="19">
<![CDATA[
entry:3579 %sext_ln85_1 = sext i19 %sub_ln85_26

]]></Node>
<StgValue><ssdm name="sext_ln85_1"/></StgValue>
</operation>

<operation id="4825" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3580 %add_ln85_14 = add i24 %shl_ln85_17, i24 %sext_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln85_14"/></StgValue>
</operation>

<operation id="4826" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="24" op_0_bw="15">
<![CDATA[
entry:3581 %zext_ln85_32 = zext i15 %layer1_output_20

]]></Node>
<StgValue><ssdm name="zext_ln85_32"/></StgValue>
</operation>

<operation id="4827" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3582 %mul_ln85_15 = mul i24 %zext_ln85_32, i24 16776335

]]></Node>
<StgValue><ssdm name="mul_ln85_15"/></StgValue>
</operation>

<operation id="4828" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3583 %tmp_588 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="4829" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="24" op_0_bw="15">
<![CDATA[
entry:3650 %zext_ln85_50 = zext i15 %layer1_output_2

]]></Node>
<StgValue><ssdm name="zext_ln85_50"/></StgValue>
</operation>

<operation id="4830" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3651 %mul_ln85_24 = mul i24 %zext_ln85_50, i24 16776707

]]></Node>
<StgValue><ssdm name="mul_ln85_24"/></StgValue>
</operation>

<operation id="4831" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3652 %mul_ln85_25 = mul i24 %zext_ln85_1, i24 476

]]></Node>
<StgValue><ssdm name="mul_ln85_25"/></StgValue>
</operation>

<operation id="4832" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3653 %tmp_599 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="4833" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="24" op_0_bw="15">
<![CDATA[
entry:3656 %zext_ln85_51 = zext i15 %layer1_output_8

]]></Node>
<StgValue><ssdm name="zext_ln85_51"/></StgValue>
</operation>

<operation id="4834" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3657 %mul_ln85_26 = mul i24 %zext_ln85_51, i24 1373

]]></Node>
<StgValue><ssdm name="mul_ln85_26"/></StgValue>
</operation>

<operation id="4835" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="24" op_0_bw="15">
<![CDATA[
entry:3661 %zext_ln85_52 = zext i15 %layer1_output_11

]]></Node>
<StgValue><ssdm name="zext_ln85_52"/></StgValue>
</operation>

<operation id="4836" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="24" op_0_bw="15">
<![CDATA[
entry:3746 %zext_ln85_70 = zext i15 %layer1_output_16

]]></Node>
<StgValue><ssdm name="zext_ln85_70"/></StgValue>
</operation>

<operation id="4837" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3752 %add_ln85_41 = add i24 %shl_ln85_53, i24 %zext_ln85_72

]]></Node>
<StgValue><ssdm name="add_ln85_41"/></StgValue>
</operation>

<operation id="4838" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3754 %mul_ln85_38 = mul i24 %zext_ln85_73, i24 589

]]></Node>
<StgValue><ssdm name="mul_ln85_38"/></StgValue>
</operation>

<operation id="4839" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3755 %tmp_615 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_41, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="4840" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3756 %shl_ln85_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_615, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_54"/></StgValue>
</operation>

<operation id="4841" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3757 %add_ln85_42 = add i24 %shl_ln85_54, i24 %mul_ln85_38

]]></Node>
<StgValue><ssdm name="add_ln85_42"/></StgValue>
</operation>

<operation id="4842" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:3758 %shl_ln85_55 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_18, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln85_55"/></StgValue>
</operation>

<operation id="4843" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="20" op_0_bw="19">
<![CDATA[
entry:3759 %zext_ln85_74 = zext i19 %shl_ln85_55

]]></Node>
<StgValue><ssdm name="zext_ln85_74"/></StgValue>
</operation>

<operation id="4844" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3760 %sub_ln85_6 = sub i20 0, i20 %zext_ln85_74

]]></Node>
<StgValue><ssdm name="sub_ln85_6"/></StgValue>
</operation>

<operation id="4845" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="21" op_0_bw="20">
<![CDATA[
entry:3761 %sext_ln85_9 = sext i20 %sub_ln85_6

]]></Node>
<StgValue><ssdm name="sext_ln85_9"/></StgValue>
</operation>

<operation id="4846" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3762 %sub_ln85_7 = sub i21 %sext_ln85_9, i21 %zext_ln85_29

]]></Node>
<StgValue><ssdm name="sub_ln85_7"/></StgValue>
</operation>

<operation id="4847" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="24" op_0_bw="15">
<![CDATA[
entry:3767 %zext_ln85_75 = zext i15 %layer1_output_19

]]></Node>
<StgValue><ssdm name="zext_ln85_75"/></StgValue>
</operation>

<operation id="4848" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3769 %mul_ln85_39 = mul i23 %zext_ln85_76, i23 214

]]></Node>
<StgValue><ssdm name="mul_ln85_39"/></StgValue>
</operation>

<operation id="4849" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="24" op_0_bw="15">
<![CDATA[
entry:3774 %zext_ln85_78 = zext i15 %layer1_output_21

]]></Node>
<StgValue><ssdm name="zext_ln85_78"/></StgValue>
</operation>

<operation id="4850" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3775 %mul_ln85_40 = mul i24 %zext_ln85_78, i24 16776545

]]></Node>
<StgValue><ssdm name="mul_ln85_40"/></StgValue>
</operation>

<operation id="4851" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3867 %mul_ln85_51 = mul i24 %zext_ln85_75, i24 1034

]]></Node>
<StgValue><ssdm name="mul_ln85_51"/></StgValue>
</operation>

<operation id="4852" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3929 %add_ln85_71 = add i24 %sext_ln85_17, i24 %zext_ln85_101

]]></Node>
<StgValue><ssdm name="add_ln85_71"/></StgValue>
</operation>

<operation id="4853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3930 %tmp_645 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_71, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="4854" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3931 %shl_ln85_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_645, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_94"/></StgValue>
</operation>

<operation id="4855" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3932 %mul_ln85_61 = mul i24 %zext_ln85_55, i24 16775996

]]></Node>
<StgValue><ssdm name="mul_ln85_61"/></StgValue>
</operation>

<operation id="4856" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3933 %add_ln85_72 = add i24 %shl_ln85_94, i24 %mul_ln85_61

]]></Node>
<StgValue><ssdm name="add_ln85_72"/></StgValue>
</operation>

<operation id="4857" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:3934 %mul_ln85_62 = mul i19 %zext_ln85_30, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_62"/></StgValue>
</operation>

<operation id="4858" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3939 %mul_ln85_63 = mul i24 %zext_ln85_75, i24 524

]]></Node>
<StgValue><ssdm name="mul_ln85_63"/></StgValue>
</operation>

<operation id="4859" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:4008 %shl_ln85_112 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_112"/></StgValue>
</operation>

<operation id="4860" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="24" op_0_bw="23">
<![CDATA[
entry:4009 %zext_ln85_112 = zext i23 %shl_ln85_112

]]></Node>
<StgValue><ssdm name="zext_ln85_112"/></StgValue>
</operation>

<operation id="4861" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4010 %sub_ln85_18 = sub i24 %zext_ln85_112, i24 %zext_ln85_51

]]></Node>
<StgValue><ssdm name="sub_ln85_18"/></StgValue>
</operation>

<operation id="4862" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4011 %tmp_659 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %sub_ln85_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="4863" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4013 %mul_ln85_73 = mul i24 %zext_ln85_52, i24 16776796

]]></Node>
<StgValue><ssdm name="mul_ln85_73"/></StgValue>
</operation>

<operation id="4864" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4086 %add_ln85_98 = add i24 %shl_ln85_127, i24 %zext_ln85_125

]]></Node>
<StgValue><ssdm name="add_ln85_98"/></StgValue>
</operation>

<operation id="4865" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4087 %mul_ln85_85 = mul i23 %zext_ln85_54, i23 135

]]></Node>
<StgValue><ssdm name="mul_ln85_85"/></StgValue>
</operation>

<operation id="4866" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4088 %tmp_672 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_98, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="4867" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4092 %mul_ln85_86 = mul i24 %zext_ln85_70, i24 16776933

]]></Node>
<StgValue><ssdm name="mul_ln85_86"/></StgValue>
</operation>

<operation id="4868" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4212 %mul_ln85_104 = mul i24 %zext_ln85_142, i24 16776811

]]></Node>
<StgValue><ssdm name="mul_ln85_104"/></StgValue>
</operation>

<operation id="4869" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4214 %shl_ln85_154 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_695, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_154"/></StgValue>
</operation>

<operation id="4870" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4215 %add_ln85_121 = add i24 %shl_ln85_154, i24 %mul_ln85_104

]]></Node>
<StgValue><ssdm name="add_ln85_121"/></StgValue>
</operation>

<operation id="4871" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4217 %mul_ln85_105 = mul i23 %zext_ln85_143, i23 8388532

]]></Node>
<StgValue><ssdm name="mul_ln85_105"/></StgValue>
</operation>

<operation id="4872" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4222 %mul_ln85_106 = mul i24 %zext_ln85_1, i24 16776667

]]></Node>
<StgValue><ssdm name="mul_ln85_106"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="4873" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:770 %add_ln69_6 = add i15 %trunc_ln74_6, i15 22

]]></Node>
<StgValue><ssdm name="add_ln69_6"/></StgValue>
</operation>

<operation id="4874" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:772 %layer1_output_6 = select i1 %icmp_ln14_6, i15 %add_ln69_6, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_6"/></StgValue>
</operation>

<operation id="4875" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:3121 %add_ln69_49 = add i15 %trunc_ln74_48, i15 127

]]></Node>
<StgValue><ssdm name="add_ln69_49"/></StgValue>
</operation>

<operation id="4876" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:3123 %layer1_output_50 = select i1 %icmp_ln14_50, i15 %add_ln69_49, i15 0

]]></Node>
<StgValue><ssdm name="layer1_output_50"/></StgValue>
</operation>

<operation id="4877" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3485 %mul_ln85_1 = mul i22 %zext_ln85_2, i22 119

]]></Node>
<StgValue><ssdm name="mul_ln85_1"/></StgValue>
</operation>

<operation id="4878" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3487 %shl_ln85_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_572, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_3"/></StgValue>
</operation>

<operation id="4879" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="24" op_0_bw="22">
<![CDATA[
entry:3488 %zext_ln85_3 = zext i22 %mul_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="4880" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3489 %add_ln85 = add i24 %shl_ln85_3, i24 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="4881" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="21" op_0_bw="15">
<![CDATA[
entry:3490 %zext_ln85_4 = zext i15 %layer1_output_13

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="4882" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3492 %mul_ln85_2 = mul i24 %zext_ln85_5, i24 16776337

]]></Node>
<StgValue><ssdm name="mul_ln85_2"/></StgValue>
</operation>

<operation id="4883" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="24" op_0_bw="15">
<![CDATA[
entry:3496 %zext_ln85_6 = zext i15 %layer1_output_14

]]></Node>
<StgValue><ssdm name="zext_ln85_6"/></StgValue>
</operation>

<operation id="4884" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3499 %mul_ln85_3 = mul i24 %zext_ln85_6, i24 717

]]></Node>
<StgValue><ssdm name="mul_ln85_3"/></StgValue>
</operation>

<operation id="4885" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="22" op_0_bw="15">
<![CDATA[
entry:3507 %zext_ln85_9 = zext i15 %layer1_output_25

]]></Node>
<StgValue><ssdm name="zext_ln85_9"/></StgValue>
</operation>

<operation id="4886" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="24" op_0_bw="15">
<![CDATA[
entry:3509 %zext_ln85_11 = zext i15 %layer1_output_25

]]></Node>
<StgValue><ssdm name="zext_ln85_11"/></StgValue>
</operation>

<operation id="4887" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3582 %mul_ln85_15 = mul i24 %zext_ln85_32, i24 16776335

]]></Node>
<StgValue><ssdm name="mul_ln85_15"/></StgValue>
</operation>

<operation id="4888" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3588 %mul_ln85_16 = mul i24 %zext_ln85_11, i24 16775687

]]></Node>
<StgValue><ssdm name="mul_ln85_16"/></StgValue>
</operation>

<operation id="4889" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3652 %mul_ln85_25 = mul i24 %zext_ln85_1, i24 476

]]></Node>
<StgValue><ssdm name="mul_ln85_25"/></StgValue>
</operation>

<operation id="4890" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3654 %shl_ln85_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_599, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_32"/></StgValue>
</operation>

<operation id="4891" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3655 %add_ln85_26 = add i24 %shl_ln85_32, i24 %mul_ln85_25

]]></Node>
<StgValue><ssdm name="add_ln85_26"/></StgValue>
</operation>

<operation id="4892" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3657 %mul_ln85_26 = mul i24 %zext_ln85_51, i24 1373

]]></Node>
<StgValue><ssdm name="mul_ln85_26"/></StgValue>
</operation>

<operation id="4893" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="23" op_0_bw="15">
<![CDATA[
entry:3662 %zext_ln85_53 = zext i15 %layer1_output_11

]]></Node>
<StgValue><ssdm name="zext_ln85_53"/></StgValue>
</operation>

<operation id="4894" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3663 %mul_ln85_27 = mul i23 %zext_ln85_53, i23 8388519

]]></Node>
<StgValue><ssdm name="mul_ln85_27"/></StgValue>
</operation>

<operation id="4895" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="23" op_0_bw="15">
<![CDATA[
entry:3684 %zext_ln85_59 = zext i15 %layer1_output_22

]]></Node>
<StgValue><ssdm name="zext_ln85_59"/></StgValue>
</operation>

<operation id="4896" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3757 %add_ln85_42 = add i24 %shl_ln85_54, i24 %mul_ln85_38

]]></Node>
<StgValue><ssdm name="add_ln85_42"/></StgValue>
</operation>

<operation id="4897" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3763 %tmp_616 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="4898" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3764 %shl_ln85_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_616, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_56"/></StgValue>
</operation>

<operation id="4899" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="24" op_0_bw="21">
<![CDATA[
entry:3765 %sext_ln85_10 = sext i21 %sub_ln85_7

]]></Node>
<StgValue><ssdm name="sext_ln85_10"/></StgValue>
</operation>

<operation id="4900" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3766 %add_ln85_43 = add i24 %shl_ln85_56, i24 %sext_ln85_10

]]></Node>
<StgValue><ssdm name="add_ln85_43"/></StgValue>
</operation>

<operation id="4901" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3769 %mul_ln85_39 = mul i23 %zext_ln85_76, i23 214

]]></Node>
<StgValue><ssdm name="mul_ln85_39"/></StgValue>
</operation>

<operation id="4902" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3770 %tmp_617 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_43, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="4903" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3771 %shl_ln85_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_617, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_57"/></StgValue>
</operation>

<operation id="4904" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="24" op_0_bw="23">
<![CDATA[
entry:3772 %zext_ln85_77 = zext i23 %mul_ln85_39

]]></Node>
<StgValue><ssdm name="zext_ln85_77"/></StgValue>
</operation>

<operation id="4905" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3773 %add_ln85_44 = add i24 %shl_ln85_57, i24 %zext_ln85_77

]]></Node>
<StgValue><ssdm name="add_ln85_44"/></StgValue>
</operation>

<operation id="4906" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3775 %mul_ln85_40 = mul i24 %zext_ln85_78, i24 16776545

]]></Node>
<StgValue><ssdm name="mul_ln85_40"/></StgValue>
</operation>

<operation id="4907" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3781 %mul_ln85_41 = mul i24 %zext_ln85_11, i24 16776749

]]></Node>
<StgValue><ssdm name="mul_ln85_41"/></StgValue>
</operation>

<operation id="4908" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3867 %mul_ln85_51 = mul i24 %zext_ln85_75, i24 1034

]]></Node>
<StgValue><ssdm name="mul_ln85_51"/></StgValue>
</operation>

<operation id="4909" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3871 %mul_ln85_52 = mul i23 %zext_ln85_59, i23 8388535

]]></Node>
<StgValue><ssdm name="mul_ln85_52"/></StgValue>
</operation>

<operation id="4910" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3933 %add_ln85_72 = add i24 %shl_ln85_94, i24 %mul_ln85_61

]]></Node>
<StgValue><ssdm name="add_ln85_72"/></StgValue>
</operation>

<operation id="4911" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:3934 %mul_ln85_62 = mul i19 %zext_ln85_30, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_62"/></StgValue>
</operation>

<operation id="4912" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3935 %tmp_646 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="4913" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3936 %shl_ln85_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_646, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_95"/></StgValue>
</operation>

<operation id="4914" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="24" op_0_bw="19">
<![CDATA[
entry:3937 %zext_ln85_102 = zext i19 %mul_ln85_62

]]></Node>
<StgValue><ssdm name="zext_ln85_102"/></StgValue>
</operation>

<operation id="4915" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3938 %add_ln85_73 = add i24 %shl_ln85_95, i24 %zext_ln85_102

]]></Node>
<StgValue><ssdm name="add_ln85_73"/></StgValue>
</operation>

<operation id="4916" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3939 %mul_ln85_63 = mul i24 %zext_ln85_75, i24 524

]]></Node>
<StgValue><ssdm name="mul_ln85_63"/></StgValue>
</operation>

<operation id="4917" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4013 %mul_ln85_73 = mul i24 %zext_ln85_52, i24 16776796

]]></Node>
<StgValue><ssdm name="mul_ln85_73"/></StgValue>
</operation>

<operation id="4918" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4015 %mul_ln85_74 = mul i21 %zext_ln85_4, i21 43

]]></Node>
<StgValue><ssdm name="mul_ln85_74"/></StgValue>
</operation>

<operation id="4919" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4087 %mul_ln85_85 = mul i23 %zext_ln85_54, i23 135

]]></Node>
<StgValue><ssdm name="mul_ln85_85"/></StgValue>
</operation>

<operation id="4920" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4089 %shl_ln85_128 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_672, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_128"/></StgValue>
</operation>

<operation id="4921" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="24" op_0_bw="23">
<![CDATA[
entry:4090 %zext_ln85_126 = zext i23 %mul_ln85_85

]]></Node>
<StgValue><ssdm name="zext_ln85_126"/></StgValue>
</operation>

<operation id="4922" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4091 %add_ln85_99 = add i24 %shl_ln85_128, i24 %zext_ln85_126

]]></Node>
<StgValue><ssdm name="add_ln85_99"/></StgValue>
</operation>

<operation id="4923" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4092 %mul_ln85_86 = mul i24 %zext_ln85_70, i24 16776933

]]></Node>
<StgValue><ssdm name="mul_ln85_86"/></StgValue>
</operation>

<operation id="4924" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4101 %mul_ln85_87 = mul i22 %zext_ln85_9, i22 4194253

]]></Node>
<StgValue><ssdm name="mul_ln85_87"/></StgValue>
</operation>

<operation id="4925" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="24" op_0_bw="15">
<![CDATA[
entry:4135 %zext_ln85_130 = zext i15 %layer1_output_6

]]></Node>
<StgValue><ssdm name="zext_ln85_130"/></StgValue>
</operation>

<operation id="4926" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4136 %mul_ln85_93 = mul i24 %zext_ln85_130, i24 16777047

]]></Node>
<StgValue><ssdm name="mul_ln85_93"/></StgValue>
</operation>

<operation id="4927" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4215 %add_ln85_121 = add i24 %shl_ln85_154, i24 %mul_ln85_104

]]></Node>
<StgValue><ssdm name="add_ln85_121"/></StgValue>
</operation>

<operation id="4928" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4217 %mul_ln85_105 = mul i23 %zext_ln85_143, i23 8388532

]]></Node>
<StgValue><ssdm name="mul_ln85_105"/></StgValue>
</operation>

<operation id="4929" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4218 %tmp_696 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_121, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="4930" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4219 %shl_ln85_155 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_696, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_155"/></StgValue>
</operation>

<operation id="4931" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="24" op_0_bw="23">
<![CDATA[
entry:4220 %sext_ln85_34 = sext i23 %mul_ln85_105

]]></Node>
<StgValue><ssdm name="sext_ln85_34"/></StgValue>
</operation>

<operation id="4932" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4221 %add_ln85_122 = add i24 %shl_ln85_155, i24 %sext_ln85_34

]]></Node>
<StgValue><ssdm name="add_ln85_122"/></StgValue>
</operation>

<operation id="4933" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4222 %mul_ln85_106 = mul i24 %zext_ln85_1, i24 16776667

]]></Node>
<StgValue><ssdm name="mul_ln85_106"/></StgValue>
</operation>

<operation id="4934" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4226 %mul_ln85_107 = mul i24 %zext_ln85_6, i24 16776983

]]></Node>
<StgValue><ssdm name="mul_ln85_107"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="4935" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3489 %add_ln85 = add i24 %shl_ln85_3, i24 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="4936" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3492 %mul_ln85_2 = mul i24 %zext_ln85_5, i24 16776337

]]></Node>
<StgValue><ssdm name="mul_ln85_2"/></StgValue>
</operation>

<operation id="4937" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3493 %tmp_573 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="4938" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3494 %shl_ln85_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_573, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_4"/></StgValue>
</operation>

<operation id="4939" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3495 %add_ln85_1 = add i24 %shl_ln85_4, i24 %mul_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="4940" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3499 %mul_ln85_3 = mul i24 %zext_ln85_6, i24 717

]]></Node>
<StgValue><ssdm name="mul_ln85_3"/></StgValue>
</operation>

<operation id="4941" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="21" op_0_bw="15">
<![CDATA[
entry:3501 %zext_ln85_7 = zext i15 %layer1_output_23

]]></Node>
<StgValue><ssdm name="zext_ln85_7"/></StgValue>
</operation>

<operation id="4942" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3502 %mul_ln85_4 = mul i21 %zext_ln85_7, i21 42

]]></Node>
<StgValue><ssdm name="mul_ln85_4"/></StgValue>
</operation>

<operation id="4943" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="19" op_0_bw="15">
<![CDATA[
entry:3508 %zext_ln85_10 = zext i15 %layer1_output_25

]]></Node>
<StgValue><ssdm name="zext_ln85_10"/></StgValue>
</operation>

<operation id="4944" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="24" op_0_bw="15">
<![CDATA[
entry:3514 %zext_ln85_12 = zext i15 %layer1_output_28

]]></Node>
<StgValue><ssdm name="zext_ln85_12"/></StgValue>
</operation>

<operation id="4945" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3582 %mul_ln85_15 = mul i24 %zext_ln85_32, i24 16776335

]]></Node>
<StgValue><ssdm name="mul_ln85_15"/></StgValue>
</operation>

<operation id="4946" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3584 %shl_ln85_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_588, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_18"/></StgValue>
</operation>

<operation id="4947" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3585 %add_ln85_15 = add i24 %shl_ln85_18, i24 %mul_ln85_15

]]></Node>
<StgValue><ssdm name="add_ln85_15"/></StgValue>
</operation>

<operation id="4948" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3588 %mul_ln85_16 = mul i24 %zext_ln85_11, i24 16775687

]]></Node>
<StgValue><ssdm name="mul_ln85_16"/></StgValue>
</operation>

<operation id="4949" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="23" op_0_bw="15">
<![CDATA[
entry:3591 %zext_ln85_34 = zext i15 %layer1_output_27

]]></Node>
<StgValue><ssdm name="zext_ln85_34"/></StgValue>
</operation>

<operation id="4950" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3592 %mul_ln85_17 = mul i23 %zext_ln85_34, i23 8388490

]]></Node>
<StgValue><ssdm name="mul_ln85_17"/></StgValue>
</operation>

<operation id="4951" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3655 %add_ln85_26 = add i24 %shl_ln85_32, i24 %mul_ln85_25

]]></Node>
<StgValue><ssdm name="add_ln85_26"/></StgValue>
</operation>

<operation id="4952" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3657 %mul_ln85_26 = mul i24 %zext_ln85_51, i24 1373

]]></Node>
<StgValue><ssdm name="mul_ln85_26"/></StgValue>
</operation>

<operation id="4953" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3658 %tmp_600 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="4954" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3659 %shl_ln85_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_600, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_33"/></StgValue>
</operation>

<operation id="4955" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3660 %add_ln85_27 = add i24 %shl_ln85_33, i24 %mul_ln85_26

]]></Node>
<StgValue><ssdm name="add_ln85_27"/></StgValue>
</operation>

<operation id="4956" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3663 %mul_ln85_27 = mul i23 %zext_ln85_53, i23 8388519

]]></Node>
<StgValue><ssdm name="mul_ln85_27"/></StgValue>
</operation>

<operation id="4957" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3670 %mul_ln85_28 = mul i24 %zext_ln85_55, i24 611

]]></Node>
<StgValue><ssdm name="mul_ln85_28"/></StgValue>
</operation>

<operation id="4958" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3773 %add_ln85_44 = add i24 %shl_ln85_57, i24 %zext_ln85_77

]]></Node>
<StgValue><ssdm name="add_ln85_44"/></StgValue>
</operation>

<operation id="4959" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3775 %mul_ln85_40 = mul i24 %zext_ln85_78, i24 16776545

]]></Node>
<StgValue><ssdm name="mul_ln85_40"/></StgValue>
</operation>

<operation id="4960" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3776 %tmp_618 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_44, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="4961" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3777 %shl_ln85_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_618, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_58"/></StgValue>
</operation>

<operation id="4962" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3778 %add_ln85_45 = add i24 %shl_ln85_58, i24 %mul_ln85_40

]]></Node>
<StgValue><ssdm name="add_ln85_45"/></StgValue>
</operation>

<operation id="4963" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3781 %mul_ln85_41 = mul i24 %zext_ln85_11, i24 16776749

]]></Node>
<StgValue><ssdm name="mul_ln85_41"/></StgValue>
</operation>

<operation id="4964" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="23" op_0_bw="15">
<![CDATA[
entry:3783 %zext_ln85_79 = zext i15 %layer1_output_26

]]></Node>
<StgValue><ssdm name="zext_ln85_79"/></StgValue>
</operation>

<operation id="4965" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3791 %mul_ln85_42 = mul i24 %zext_ln85_12, i24 620

]]></Node>
<StgValue><ssdm name="mul_ln85_42"/></StgValue>
</operation>

<operation id="4966" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3867 %mul_ln85_51 = mul i24 %zext_ln85_75, i24 1034

]]></Node>
<StgValue><ssdm name="mul_ln85_51"/></StgValue>
</operation>

<operation id="4967" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3869 %shl_ln85_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_634, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_81"/></StgValue>
</operation>

<operation id="4968" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3870 %add_ln85_61 = add i24 %shl_ln85_81, i24 %mul_ln85_51

]]></Node>
<StgValue><ssdm name="add_ln85_61"/></StgValue>
</operation>

<operation id="4969" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3871 %mul_ln85_52 = mul i23 %zext_ln85_59, i23 8388535

]]></Node>
<StgValue><ssdm name="mul_ln85_52"/></StgValue>
</operation>

<operation id="4970" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3876 %mul_ln85_53 = mul i23 %zext_ln85_79, i23 8388524

]]></Node>
<StgValue><ssdm name="mul_ln85_53"/></StgValue>
</operation>

<operation id="4971" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3938 %add_ln85_73 = add i24 %shl_ln85_95, i24 %zext_ln85_102

]]></Node>
<StgValue><ssdm name="add_ln85_73"/></StgValue>
</operation>

<operation id="4972" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3939 %mul_ln85_63 = mul i24 %zext_ln85_75, i24 524

]]></Node>
<StgValue><ssdm name="mul_ln85_63"/></StgValue>
</operation>

<operation id="4973" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3940 %tmp_647 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="4974" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3941 %shl_ln85_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_647, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_96"/></StgValue>
</operation>

<operation id="4975" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3942 %add_ln85_74 = add i24 %shl_ln85_96, i24 %mul_ln85_63

]]></Node>
<StgValue><ssdm name="add_ln85_74"/></StgValue>
</operation>

<operation id="4976" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3954 %mul_ln85_64 = mul i23 %zext_ln85_79, i23 8388527

]]></Node>
<StgValue><ssdm name="mul_ln85_64"/></StgValue>
</operation>

<operation id="4977" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4012 %and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_659, i8 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="4978" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4013 %mul_ln85_73 = mul i24 %zext_ln85_52, i24 16776796

]]></Node>
<StgValue><ssdm name="mul_ln85_73"/></StgValue>
</operation>

<operation id="4979" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4014 %add_ln85_86 = add i24 %and_ln, i24 %mul_ln85_73

]]></Node>
<StgValue><ssdm name="add_ln85_86"/></StgValue>
</operation>

<operation id="4980" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4015 %mul_ln85_74 = mul i21 %zext_ln85_4, i21 43

]]></Node>
<StgValue><ssdm name="mul_ln85_74"/></StgValue>
</operation>

<operation id="4981" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:4029 %mul_ln85_75 = mul i19 %zext_ln85_10, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_75"/></StgValue>
</operation>

<operation id="4982" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4091 %add_ln85_99 = add i24 %shl_ln85_128, i24 %zext_ln85_126

]]></Node>
<StgValue><ssdm name="add_ln85_99"/></StgValue>
</operation>

<operation id="4983" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4092 %mul_ln85_86 = mul i24 %zext_ln85_70, i24 16776933

]]></Node>
<StgValue><ssdm name="mul_ln85_86"/></StgValue>
</operation>

<operation id="4984" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4093 %tmp_673 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_99, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="4985" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4094 %shl_ln85_129 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_673, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_129"/></StgValue>
</operation>

<operation id="4986" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4095 %add_ln85_100 = add i24 %shl_ln85_129, i24 %mul_ln85_86

]]></Node>
<StgValue><ssdm name="add_ln85_100"/></StgValue>
</operation>

<operation id="4987" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4101 %mul_ln85_87 = mul i22 %zext_ln85_9, i22 4194253

]]></Node>
<StgValue><ssdm name="mul_ln85_87"/></StgValue>
</operation>

<operation id="4988" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4136 %mul_ln85_93 = mul i24 %zext_ln85_130, i24 16777047

]]></Node>
<StgValue><ssdm name="mul_ln85_93"/></StgValue>
</operation>

<operation id="4989" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4142 %mul_ln85_94 = mul i24 %zext_ln85_6, i24 16776891

]]></Node>
<StgValue><ssdm name="mul_ln85_94"/></StgValue>
</operation>

<operation id="4990" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4221 %add_ln85_122 = add i24 %shl_ln85_155, i24 %sext_ln85_34

]]></Node>
<StgValue><ssdm name="add_ln85_122"/></StgValue>
</operation>

<operation id="4991" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4222 %mul_ln85_106 = mul i24 %zext_ln85_1, i24 16776667

]]></Node>
<StgValue><ssdm name="mul_ln85_106"/></StgValue>
</operation>

<operation id="4992" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4223 %tmp_697 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_122, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="4993" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4224 %shl_ln85_156 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_697, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_156"/></StgValue>
</operation>

<operation id="4994" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4225 %add_ln85_123 = add i24 %shl_ln85_156, i24 %mul_ln85_106

]]></Node>
<StgValue><ssdm name="add_ln85_123"/></StgValue>
</operation>

<operation id="4995" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4226 %mul_ln85_107 = mul i24 %zext_ln85_6, i24 16776983

]]></Node>
<StgValue><ssdm name="mul_ln85_107"/></StgValue>
</operation>

<operation id="4996" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="24" op_0_bw="15">
<![CDATA[
entry:4230 %zext_ln85_144 = zext i15 %layer1_output_24

]]></Node>
<StgValue><ssdm name="zext_ln85_144"/></StgValue>
</operation>

<operation id="4997" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4231 %mul_ln85_108 = mul i24 %zext_ln85_144, i24 16776471

]]></Node>
<StgValue><ssdm name="mul_ln85_108"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="4998" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3495 %add_ln85_1 = add i24 %shl_ln85_4, i24 %mul_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="4999" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3497 %tmp_574 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="5000" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3498 %shl_ln85_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_574, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_5"/></StgValue>
</operation>

<operation id="5001" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3499 %mul_ln85_3 = mul i24 %zext_ln85_6, i24 717

]]></Node>
<StgValue><ssdm name="mul_ln85_3"/></StgValue>
</operation>

<operation id="5002" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3500 %add_ln85_2 = add i24 %shl_ln85_5, i24 %mul_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln85_2"/></StgValue>
</operation>

<operation id="5003" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3502 %mul_ln85_4 = mul i21 %zext_ln85_7, i21 42

]]></Node>
<StgValue><ssdm name="mul_ln85_4"/></StgValue>
</operation>

<operation id="5004" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3510 %mul_ln85_5 = mul i24 %zext_ln85_11, i24 16776967

]]></Node>
<StgValue><ssdm name="mul_ln85_5"/></StgValue>
</operation>

<operation id="5005" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3585 %add_ln85_15 = add i24 %shl_ln85_18, i24 %mul_ln85_15

]]></Node>
<StgValue><ssdm name="add_ln85_15"/></StgValue>
</operation>

<operation id="5006" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3586 %tmp_589 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="5007" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3587 %shl_ln85_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_589, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_19"/></StgValue>
</operation>

<operation id="5008" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3588 %mul_ln85_16 = mul i24 %zext_ln85_11, i24 16775687

]]></Node>
<StgValue><ssdm name="mul_ln85_16"/></StgValue>
</operation>

<operation id="5009" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3589 %add_ln85_16 = add i24 %shl_ln85_19, i24 %mul_ln85_16

]]></Node>
<StgValue><ssdm name="add_ln85_16"/></StgValue>
</operation>

<operation id="5010" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="24" op_0_bw="15">
<![CDATA[
entry:3590 %zext_ln85_33 = zext i15 %layer1_output_27

]]></Node>
<StgValue><ssdm name="zext_ln85_33"/></StgValue>
</operation>

<operation id="5011" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3592 %mul_ln85_17 = mul i23 %zext_ln85_34, i23 8388490

]]></Node>
<StgValue><ssdm name="mul_ln85_17"/></StgValue>
</operation>

<operation id="5012" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3597 %mul_ln85_18 = mul i24 %zext_ln85_12, i24 16775934

]]></Node>
<StgValue><ssdm name="mul_ln85_18"/></StgValue>
</operation>

<operation id="5013" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="24" op_0_bw="15">
<![CDATA[
entry:3602 %zext_ln85_36 = zext i15 %layer1_output_31

]]></Node>
<StgValue><ssdm name="zext_ln85_36"/></StgValue>
</operation>

<operation id="5014" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3660 %add_ln85_27 = add i24 %shl_ln85_33, i24 %mul_ln85_26

]]></Node>
<StgValue><ssdm name="add_ln85_27"/></StgValue>
</operation>

<operation id="5015" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3663 %mul_ln85_27 = mul i23 %zext_ln85_53, i23 8388519

]]></Node>
<StgValue><ssdm name="mul_ln85_27"/></StgValue>
</operation>

<operation id="5016" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3664 %tmp_601 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="5017" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3665 %shl_ln85_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_601, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_34"/></StgValue>
</operation>

<operation id="5018" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="24" op_0_bw="23">
<![CDATA[
entry:3666 %sext_ln85_4 = sext i23 %mul_ln85_27

]]></Node>
<StgValue><ssdm name="sext_ln85_4"/></StgValue>
</operation>

<operation id="5019" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3667 %add_ln85_28 = add i24 %shl_ln85_34, i24 %sext_ln85_4

]]></Node>
<StgValue><ssdm name="add_ln85_28"/></StgValue>
</operation>

<operation id="5020" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3670 %mul_ln85_28 = mul i24 %zext_ln85_55, i24 611

]]></Node>
<StgValue><ssdm name="mul_ln85_28"/></StgValue>
</operation>

<operation id="5021" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:3690 %shl_ln85_40 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_23, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln85_40"/></StgValue>
</operation>

<operation id="5022" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="20" op_0_bw="19">
<![CDATA[
entry:3691 %zext_ln85_61 = zext i19 %shl_ln85_40

]]></Node>
<StgValue><ssdm name="zext_ln85_61"/></StgValue>
</operation>

<operation id="5023" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3692 %sub_ln85_3 = sub i20 0, i20 %zext_ln85_61

]]></Node>
<StgValue><ssdm name="sub_ln85_3"/></StgValue>
</operation>

<operation id="5024" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="21" op_0_bw="20">
<![CDATA[
entry:3693 %sext_ln85_6 = sext i20 %sub_ln85_3

]]></Node>
<StgValue><ssdm name="sext_ln85_6"/></StgValue>
</operation>

<operation id="5025" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:3694 %shl_ln85_41 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln85_41"/></StgValue>
</operation>

<operation id="5026" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="21" op_0_bw="17">
<![CDATA[
entry:3695 %zext_ln85_62 = zext i17 %shl_ln85_41

]]></Node>
<StgValue><ssdm name="zext_ln85_62"/></StgValue>
</operation>

<operation id="5027" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3696 %sub_ln85_4 = sub i21 %sext_ln85_6, i21 %zext_ln85_62

]]></Node>
<StgValue><ssdm name="sub_ln85_4"/></StgValue>
</operation>

<operation id="5028" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3778 %add_ln85_45 = add i24 %shl_ln85_58, i24 %mul_ln85_40

]]></Node>
<StgValue><ssdm name="add_ln85_45"/></StgValue>
</operation>

<operation id="5029" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3779 %tmp_619 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="5030" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3780 %shl_ln85_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_619, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_59"/></StgValue>
</operation>

<operation id="5031" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3781 %mul_ln85_41 = mul i24 %zext_ln85_11, i24 16776749

]]></Node>
<StgValue><ssdm name="mul_ln85_41"/></StgValue>
</operation>

<operation id="5032" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3782 %add_ln85_46 = add i24 %shl_ln85_59, i24 %mul_ln85_41

]]></Node>
<StgValue><ssdm name="add_ln85_46"/></StgValue>
</operation>

<operation id="5033" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3791 %mul_ln85_42 = mul i24 %zext_ln85_12, i24 620

]]></Node>
<StgValue><ssdm name="mul_ln85_42"/></StgValue>
</operation>

<operation id="5034" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="24" op_0_bw="15">
<![CDATA[
entry:3796 %zext_ln85_82 = zext i15 %layer1_output_29

]]></Node>
<StgValue><ssdm name="zext_ln85_82"/></StgValue>
</operation>

<operation id="5035" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3797 %mul_ln85_43 = mul i24 %zext_ln85_82, i24 16776729

]]></Node>
<StgValue><ssdm name="mul_ln85_43"/></StgValue>
</operation>

<operation id="5036" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3870 %add_ln85_61 = add i24 %shl_ln85_81, i24 %mul_ln85_51

]]></Node>
<StgValue><ssdm name="add_ln85_61"/></StgValue>
</operation>

<operation id="5037" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3871 %mul_ln85_52 = mul i23 %zext_ln85_59, i23 8388535

]]></Node>
<StgValue><ssdm name="mul_ln85_52"/></StgValue>
</operation>

<operation id="5038" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3872 %tmp_635 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_61, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="5039" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3873 %shl_ln85_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_635, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_82"/></StgValue>
</operation>

<operation id="5040" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="24" op_0_bw="23">
<![CDATA[
entry:3874 %sext_ln85_13 = sext i23 %mul_ln85_52

]]></Node>
<StgValue><ssdm name="sext_ln85_13"/></StgValue>
</operation>

<operation id="5041" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3875 %add_ln85_62 = add i24 %shl_ln85_82, i24 %sext_ln85_13

]]></Node>
<StgValue><ssdm name="add_ln85_62"/></StgValue>
</operation>

<operation id="5042" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3876 %mul_ln85_53 = mul i23 %zext_ln85_79, i23 8388524

]]></Node>
<StgValue><ssdm name="mul_ln85_53"/></StgValue>
</operation>

<operation id="5043" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3881 %mul_ln85_54 = mul i24 %zext_ln85_36, i24 16775724

]]></Node>
<StgValue><ssdm name="mul_ln85_54"/></StgValue>
</operation>

<operation id="5044" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3942 %add_ln85_74 = add i24 %shl_ln85_96, i24 %mul_ln85_63

]]></Node>
<StgValue><ssdm name="add_ln85_74"/></StgValue>
</operation>

<operation id="5045" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="20" op_0_bw="20" op_1_bw="15" op_2_bw="5">
<![CDATA[
entry:3943 %shl_ln85_97 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_23, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln85_97"/></StgValue>
</operation>

<operation id="5046" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="21" op_0_bw="20">
<![CDATA[
entry:3944 %zext_ln85_103 = zext i20 %shl_ln85_97

]]></Node>
<StgValue><ssdm name="zext_ln85_103"/></StgValue>
</operation>

<operation id="5047" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3945 %sub_ln85_15 = sub i21 0, i21 %zext_ln85_103

]]></Node>
<StgValue><ssdm name="sub_ln85_15"/></StgValue>
</operation>

<operation id="5048" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="22" op_0_bw="21">
<![CDATA[
entry:3946 %sext_ln85_18 = sext i21 %sub_ln85_15

]]></Node>
<StgValue><ssdm name="sext_ln85_18"/></StgValue>
</operation>

<operation id="5049" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:3947 %shl_ln85_98 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_23, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_98"/></StgValue>
</operation>

<operation id="5050" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="22" op_0_bw="18">
<![CDATA[
entry:3948 %zext_ln85_104 = zext i18 %shl_ln85_98

]]></Node>
<StgValue><ssdm name="zext_ln85_104"/></StgValue>
</operation>

<operation id="5051" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3949 %sub_ln85_16 = sub i22 %sext_ln85_18, i22 %zext_ln85_104

]]></Node>
<StgValue><ssdm name="sub_ln85_16"/></StgValue>
</operation>

<operation id="5052" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3950 %tmp_648 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="5053" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3951 %shl_ln85_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_648, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_99"/></StgValue>
</operation>

<operation id="5054" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="24" op_0_bw="22">
<![CDATA[
entry:3952 %sext_ln85_19 = sext i22 %sub_ln85_16

]]></Node>
<StgValue><ssdm name="sext_ln85_19"/></StgValue>
</operation>

<operation id="5055" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3953 %add_ln85_75 = add i24 %shl_ln85_99, i24 %sext_ln85_19

]]></Node>
<StgValue><ssdm name="add_ln85_75"/></StgValue>
</operation>

<operation id="5056" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3954 %mul_ln85_64 = mul i23 %zext_ln85_79, i23 8388527

]]></Node>
<StgValue><ssdm name="mul_ln85_64"/></StgValue>
</operation>

<operation id="5057" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3955 %tmp_649 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_75, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="5058" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3959 %mul_ln85_65 = mul i24 %zext_ln85_36, i24 16776310

]]></Node>
<StgValue><ssdm name="mul_ln85_65"/></StgValue>
</operation>

<operation id="5059" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4014 %add_ln85_86 = add i24 %and_ln, i24 %mul_ln85_73

]]></Node>
<StgValue><ssdm name="add_ln85_86"/></StgValue>
</operation>

<operation id="5060" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4015 %mul_ln85_74 = mul i21 %zext_ln85_4, i21 43

]]></Node>
<StgValue><ssdm name="mul_ln85_74"/></StgValue>
</operation>

<operation id="5061" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4016 %tmp_660 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_86, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="5062" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4017 %shl_ln85_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_660, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_113"/></StgValue>
</operation>

<operation id="5063" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="24" op_0_bw="21">
<![CDATA[
entry:4018 %zext_ln85_113 = zext i21 %mul_ln85_74

]]></Node>
<StgValue><ssdm name="zext_ln85_113"/></StgValue>
</operation>

<operation id="5064" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4019 %add_ln85_87 = add i24 %shl_ln85_113, i24 %zext_ln85_113

]]></Node>
<StgValue><ssdm name="add_ln85_87"/></StgValue>
</operation>

<operation id="5065" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:4029 %mul_ln85_75 = mul i19 %zext_ln85_10, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_75"/></StgValue>
</operation>

<operation id="5066" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4034 %mul_ln85_76 = mul i24 %zext_ln85_33, i24 16776531

]]></Node>
<StgValue><ssdm name="mul_ln85_76"/></StgValue>
</operation>

<operation id="5067" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4095 %add_ln85_100 = add i24 %shl_ln85_129, i24 %mul_ln85_86

]]></Node>
<StgValue><ssdm name="add_ln85_100"/></StgValue>
</operation>

<operation id="5068" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4096 %sub_ln85_21 = sub i21 %zext_ln85_103, i21 %zext_ln85_62

]]></Node>
<StgValue><ssdm name="sub_ln85_21"/></StgValue>
</operation>

<operation id="5069" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4097 %tmp_674 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_100, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="5070" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4098 %shl_ln85_130 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_674, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_130"/></StgValue>
</operation>

<operation id="5071" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="24" op_0_bw="21">
<![CDATA[
entry:4099 %sext_ln85_27 = sext i21 %sub_ln85_21

]]></Node>
<StgValue><ssdm name="sext_ln85_27"/></StgValue>
</operation>

<operation id="5072" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4100 %add_ln85_101 = add i24 %shl_ln85_130, i24 %sext_ln85_27

]]></Node>
<StgValue><ssdm name="add_ln85_101"/></StgValue>
</operation>

<operation id="5073" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4101 %mul_ln85_87 = mul i22 %zext_ln85_9, i22 4194253

]]></Node>
<StgValue><ssdm name="mul_ln85_87"/></StgValue>
</operation>

<operation id="5074" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4102 %tmp_675 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_101, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="5075" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4103 %shl_ln85_131 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_675, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_131"/></StgValue>
</operation>

<operation id="5076" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="24" op_0_bw="22">
<![CDATA[
entry:4104 %sext_ln85_28 = sext i22 %mul_ln85_87

]]></Node>
<StgValue><ssdm name="sext_ln85_28"/></StgValue>
</operation>

<operation id="5077" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4105 %add_ln85_102 = add i24 %shl_ln85_131, i24 %sext_ln85_28

]]></Node>
<StgValue><ssdm name="add_ln85_102"/></StgValue>
</operation>

<operation id="5078" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4136 %mul_ln85_93 = mul i24 %zext_ln85_130, i24 16777047

]]></Node>
<StgValue><ssdm name="mul_ln85_93"/></StgValue>
</operation>

<operation id="5079" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:4137 %tmp_681 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln85_s, i8 0

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="5080" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="24" op_0_bw="22">
<![CDATA[
entry:4138 %sext_ln85_30 = sext i22 %tmp_681

]]></Node>
<StgValue><ssdm name="sext_ln85_30"/></StgValue>
</operation>

<operation id="5081" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4139 %add_ln85_108 = add i24 %sext_ln85_30, i24 %mul_ln85_93

]]></Node>
<StgValue><ssdm name="add_ln85_108"/></StgValue>
</operation>

<operation id="5082" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4142 %mul_ln85_94 = mul i24 %zext_ln85_6, i24 16776891

]]></Node>
<StgValue><ssdm name="mul_ln85_94"/></StgValue>
</operation>

<operation id="5083" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4144 %mul_ln85_95 = mul i23 %zext_ln85_54, i23 153

]]></Node>
<StgValue><ssdm name="mul_ln85_95"/></StgValue>
</operation>

<operation id="5084" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4225 %add_ln85_123 = add i24 %shl_ln85_156, i24 %mul_ln85_106

]]></Node>
<StgValue><ssdm name="add_ln85_123"/></StgValue>
</operation>

<operation id="5085" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4226 %mul_ln85_107 = mul i24 %zext_ln85_6, i24 16776983

]]></Node>
<StgValue><ssdm name="mul_ln85_107"/></StgValue>
</operation>

<operation id="5086" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4227 %tmp_698 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_123, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="5087" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4228 %shl_ln85_157 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_698, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_157"/></StgValue>
</operation>

<operation id="5088" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4229 %add_ln85_124 = add i24 %shl_ln85_157, i24 %mul_ln85_107

]]></Node>
<StgValue><ssdm name="add_ln85_124"/></StgValue>
</operation>

<operation id="5089" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4231 %mul_ln85_108 = mul i24 %zext_ln85_144, i24 16776471

]]></Node>
<StgValue><ssdm name="mul_ln85_108"/></StgValue>
</operation>

<operation id="5090" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4235 %mul_ln85_109 = mul i24 %zext_ln85_11, i24 447

]]></Node>
<StgValue><ssdm name="mul_ln85_109"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="5091" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3500 %add_ln85_2 = add i24 %shl_ln85_5, i24 %mul_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln85_2"/></StgValue>
</operation>

<operation id="5092" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3502 %mul_ln85_4 = mul i21 %zext_ln85_7, i21 42

]]></Node>
<StgValue><ssdm name="mul_ln85_4"/></StgValue>
</operation>

<operation id="5093" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3503 %tmp_575 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="5094" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3504 %shl_ln85_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_575, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_6"/></StgValue>
</operation>

<operation id="5095" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="24" op_0_bw="21">
<![CDATA[
entry:3505 %zext_ln85_8 = zext i21 %mul_ln85_4

]]></Node>
<StgValue><ssdm name="zext_ln85_8"/></StgValue>
</operation>

<operation id="5096" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3506 %add_ln85_3 = add i24 %shl_ln85_6, i24 %zext_ln85_8

]]></Node>
<StgValue><ssdm name="add_ln85_3"/></StgValue>
</operation>

<operation id="5097" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3510 %mul_ln85_5 = mul i24 %zext_ln85_11, i24 16776967

]]></Node>
<StgValue><ssdm name="mul_ln85_5"/></StgValue>
</operation>

<operation id="5098" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3515 %mul_ln85_6 = mul i24 %zext_ln85_12, i24 16776376

]]></Node>
<StgValue><ssdm name="mul_ln85_6"/></StgValue>
</operation>

<operation id="5099" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3589 %add_ln85_16 = add i24 %shl_ln85_19, i24 %mul_ln85_16

]]></Node>
<StgValue><ssdm name="add_ln85_16"/></StgValue>
</operation>

<operation id="5100" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3592 %mul_ln85_17 = mul i23 %zext_ln85_34, i23 8388490

]]></Node>
<StgValue><ssdm name="mul_ln85_17"/></StgValue>
</operation>

<operation id="5101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3593 %tmp_590 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="5102" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3594 %shl_ln85_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_590, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_20"/></StgValue>
</operation>

<operation id="5103" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="24" op_0_bw="23">
<![CDATA[
entry:3595 %sext_ln85_2 = sext i23 %mul_ln85_17

]]></Node>
<StgValue><ssdm name="sext_ln85_2"/></StgValue>
</operation>

<operation id="5104" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3596 %add_ln85_17 = add i24 %shl_ln85_20, i24 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_17"/></StgValue>
</operation>

<operation id="5105" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3597 %mul_ln85_18 = mul i24 %zext_ln85_12, i24 16775934

]]></Node>
<StgValue><ssdm name="mul_ln85_18"/></StgValue>
</operation>

<operation id="5106" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3603 %mul_ln85_19 = mul i24 %zext_ln85_36, i24 16776924

]]></Node>
<StgValue><ssdm name="mul_ln85_19"/></StgValue>
</operation>

<operation id="5107" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="24" op_0_bw="15">
<![CDATA[
entry:3607 %zext_ln85_37 = zext i15 %layer1_output_32

]]></Node>
<StgValue><ssdm name="zext_ln85_37"/></StgValue>
</operation>

<operation id="5108" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="23" op_0_bw="15">
<![CDATA[
entry:3617 %zext_ln85_41 = zext i15 %layer1_output_34

]]></Node>
<StgValue><ssdm name="zext_ln85_41"/></StgValue>
</operation>

<operation id="5109" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3667 %add_ln85_28 = add i24 %shl_ln85_34, i24 %sext_ln85_4

]]></Node>
<StgValue><ssdm name="add_ln85_28"/></StgValue>
</operation>

<operation id="5110" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3670 %mul_ln85_28 = mul i24 %zext_ln85_55, i24 611

]]></Node>
<StgValue><ssdm name="mul_ln85_28"/></StgValue>
</operation>

<operation id="5111" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3671 %tmp_602 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="5112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3672 %shl_ln85_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_602, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_35"/></StgValue>
</operation>

<operation id="5113" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3673 %add_ln85_29 = add i24 %shl_ln85_35, i24 %mul_ln85_28

]]></Node>
<StgValue><ssdm name="add_ln85_29"/></StgValue>
</operation>

<operation id="5114" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3703 %mul_ln85_29 = mul i24 %zext_ln85_11, i24 16776147

]]></Node>
<StgValue><ssdm name="mul_ln85_29"/></StgValue>
</operation>

<operation id="5115" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3782 %add_ln85_46 = add i24 %shl_ln85_59, i24 %mul_ln85_41

]]></Node>
<StgValue><ssdm name="add_ln85_46"/></StgValue>
</operation>

<operation id="5116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:3784 %shl_ln85_60 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_26, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln85_60"/></StgValue>
</operation>

<operation id="5117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="20" op_0_bw="19">
<![CDATA[
entry:3785 %zext_ln85_80 = zext i19 %shl_ln85_60

]]></Node>
<StgValue><ssdm name="zext_ln85_80"/></StgValue>
</operation>

<operation id="5118" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3786 %sub_ln85_8 = sub i20 0, i20 %zext_ln85_80

]]></Node>
<StgValue><ssdm name="sub_ln85_8"/></StgValue>
</operation>

<operation id="5119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3787 %tmp_620 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_46, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="5120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3788 %shl_ln85_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_620, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_61"/></StgValue>
</operation>

<operation id="5121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="24" op_0_bw="20">
<![CDATA[
entry:3789 %sext_ln85_11 = sext i20 %sub_ln85_8

]]></Node>
<StgValue><ssdm name="sext_ln85_11"/></StgValue>
</operation>

<operation id="5122" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3790 %add_ln85_47 = add i24 %shl_ln85_61, i24 %sext_ln85_11

]]></Node>
<StgValue><ssdm name="add_ln85_47"/></StgValue>
</operation>

<operation id="5123" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3791 %mul_ln85_42 = mul i24 %zext_ln85_12, i24 620

]]></Node>
<StgValue><ssdm name="mul_ln85_42"/></StgValue>
</operation>

<operation id="5124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3792 %tmp_621 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_47, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="5125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3793 %shl_ln85_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_621, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_62"/></StgValue>
</operation>

<operation id="5126" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3794 %add_ln85_48 = add i24 %shl_ln85_62, i24 %mul_ln85_42

]]></Node>
<StgValue><ssdm name="add_ln85_48"/></StgValue>
</operation>

<operation id="5127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="23" op_0_bw="15">
<![CDATA[
entry:3795 %zext_ln85_81 = zext i15 %layer1_output_29

]]></Node>
<StgValue><ssdm name="zext_ln85_81"/></StgValue>
</operation>

<operation id="5128" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3797 %mul_ln85_43 = mul i24 %zext_ln85_82, i24 16776729

]]></Node>
<StgValue><ssdm name="mul_ln85_43"/></StgValue>
</operation>

<operation id="5129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="24" op_0_bw="15">
<![CDATA[
entry:3801 %zext_ln85_83 = zext i15 %layer1_output_30

]]></Node>
<StgValue><ssdm name="zext_ln85_83"/></StgValue>
</operation>

<operation id="5130" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3802 %mul_ln85_44 = mul i24 %zext_ln85_83, i24 803

]]></Node>
<StgValue><ssdm name="mul_ln85_44"/></StgValue>
</operation>

<operation id="5131" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3875 %add_ln85_62 = add i24 %shl_ln85_82, i24 %sext_ln85_13

]]></Node>
<StgValue><ssdm name="add_ln85_62"/></StgValue>
</operation>

<operation id="5132" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3876 %mul_ln85_53 = mul i23 %zext_ln85_79, i23 8388524

]]></Node>
<StgValue><ssdm name="mul_ln85_53"/></StgValue>
</operation>

<operation id="5133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3877 %tmp_636 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_62, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="5134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3878 %shl_ln85_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_636, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_83"/></StgValue>
</operation>

<operation id="5135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="24" op_0_bw="23">
<![CDATA[
entry:3879 %sext_ln85_14 = sext i23 %mul_ln85_53

]]></Node>
<StgValue><ssdm name="sext_ln85_14"/></StgValue>
</operation>

<operation id="5136" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3880 %add_ln85_63 = add i24 %shl_ln85_83, i24 %sext_ln85_14

]]></Node>
<StgValue><ssdm name="add_ln85_63"/></StgValue>
</operation>

<operation id="5137" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3881 %mul_ln85_54 = mul i24 %zext_ln85_36, i24 16775724

]]></Node>
<StgValue><ssdm name="mul_ln85_54"/></StgValue>
</operation>

<operation id="5138" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3885 %mul_ln85_55 = mul i24 %zext_ln85_37, i24 16774129

]]></Node>
<StgValue><ssdm name="mul_ln85_55"/></StgValue>
</operation>

<operation id="5139" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3954 %mul_ln85_64 = mul i23 %zext_ln85_79, i23 8388527

]]></Node>
<StgValue><ssdm name="mul_ln85_64"/></StgValue>
</operation>

<operation id="5140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3956 %shl_ln85_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_649, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_100"/></StgValue>
</operation>

<operation id="5141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="24" op_0_bw="23">
<![CDATA[
entry:3957 %sext_ln85_20 = sext i23 %mul_ln85_64

]]></Node>
<StgValue><ssdm name="sext_ln85_20"/></StgValue>
</operation>

<operation id="5142" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3958 %add_ln85_76 = add i24 %shl_ln85_100, i24 %sext_ln85_20

]]></Node>
<StgValue><ssdm name="add_ln85_76"/></StgValue>
</operation>

<operation id="5143" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3959 %mul_ln85_65 = mul i24 %zext_ln85_36, i24 16776310

]]></Node>
<StgValue><ssdm name="mul_ln85_65"/></StgValue>
</operation>

<operation id="5144" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3963 %mul_ln85_66 = mul i23 %zext_ln85_41, i23 175

]]></Node>
<StgValue><ssdm name="mul_ln85_66"/></StgValue>
</operation>

<operation id="5145" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4019 %add_ln85_87 = add i24 %shl_ln85_113, i24 %zext_ln85_113

]]></Node>
<StgValue><ssdm name="add_ln85_87"/></StgValue>
</operation>

<operation id="5146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
entry:4020 %shl_ln85_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_21, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln85_114"/></StgValue>
</operation>

<operation id="5147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="23" op_0_bw="22">
<![CDATA[
entry:4021 %zext_ln85_114 = zext i22 %shl_ln85_114

]]></Node>
<StgValue><ssdm name="zext_ln85_114"/></StgValue>
</operation>

<operation id="5148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
entry:4022 %shl_ln85_115 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %layer1_output_21, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln85_115"/></StgValue>
</operation>

<operation id="5149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="23" op_0_bw="16">
<![CDATA[
entry:4023 %zext_ln85_115 = zext i16 %shl_ln85_115

]]></Node>
<StgValue><ssdm name="zext_ln85_115"/></StgValue>
</operation>

<operation id="5150" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4024 %sub_ln85_19 = sub i23 %zext_ln85_115, i23 %zext_ln85_114

]]></Node>
<StgValue><ssdm name="sub_ln85_19"/></StgValue>
</operation>

<operation id="5151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4025 %tmp_661 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_87, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="5152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4026 %shl_ln85_116 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_661, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_116"/></StgValue>
</operation>

<operation id="5153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="24" op_0_bw="23">
<![CDATA[
entry:4027 %sext_ln85_23 = sext i23 %sub_ln85_19

]]></Node>
<StgValue><ssdm name="sext_ln85_23"/></StgValue>
</operation>

<operation id="5154" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4028 %add_ln85_88 = add i24 %shl_ln85_116, i24 %sext_ln85_23

]]></Node>
<StgValue><ssdm name="add_ln85_88"/></StgValue>
</operation>

<operation id="5155" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:4029 %mul_ln85_75 = mul i19 %zext_ln85_10, i19 11

]]></Node>
<StgValue><ssdm name="mul_ln85_75"/></StgValue>
</operation>

<operation id="5156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4030 %tmp_662 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_88, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="5157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4031 %shl_ln85_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_662, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_117"/></StgValue>
</operation>

<operation id="5158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="24" op_0_bw="19">
<![CDATA[
entry:4032 %zext_ln85_116 = zext i19 %mul_ln85_75

]]></Node>
<StgValue><ssdm name="zext_ln85_116"/></StgValue>
</operation>

<operation id="5159" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4033 %add_ln85_89 = add i24 %shl_ln85_117, i24 %zext_ln85_116

]]></Node>
<StgValue><ssdm name="add_ln85_89"/></StgValue>
</operation>

<operation id="5160" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4034 %mul_ln85_76 = mul i24 %zext_ln85_33, i24 16776531

]]></Node>
<StgValue><ssdm name="mul_ln85_76"/></StgValue>
</operation>

<operation id="5161" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4038 %mul_ln85_77 = mul i23 %zext_ln85_81, i23 8388502

]]></Node>
<StgValue><ssdm name="mul_ln85_77"/></StgValue>
</operation>

<operation id="5162" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4105 %add_ln85_102 = add i24 %shl_ln85_131, i24 %sext_ln85_28

]]></Node>
<StgValue><ssdm name="add_ln85_102"/></StgValue>
</operation>

<operation id="5163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4107 %tmp_676 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_102, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="5164" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4139 %add_ln85_108 = add i24 %sext_ln85_30, i24 %mul_ln85_93

]]></Node>
<StgValue><ssdm name="add_ln85_108"/></StgValue>
</operation>

<operation id="5165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4140 %tmp_682 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_108, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="5166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4141 %shl_ln85_138 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_682, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_138"/></StgValue>
</operation>

<operation id="5167" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4142 %mul_ln85_94 = mul i24 %zext_ln85_6, i24 16776891

]]></Node>
<StgValue><ssdm name="mul_ln85_94"/></StgValue>
</operation>

<operation id="5168" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4143 %add_ln85_109 = add i24 %shl_ln85_138, i24 %mul_ln85_94

]]></Node>
<StgValue><ssdm name="add_ln85_109"/></StgValue>
</operation>

<operation id="5169" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4144 %mul_ln85_95 = mul i23 %zext_ln85_54, i23 153

]]></Node>
<StgValue><ssdm name="mul_ln85_95"/></StgValue>
</operation>

<operation id="5170" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4229 %add_ln85_124 = add i24 %shl_ln85_157, i24 %mul_ln85_107

]]></Node>
<StgValue><ssdm name="add_ln85_124"/></StgValue>
</operation>

<operation id="5171" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4231 %mul_ln85_108 = mul i24 %zext_ln85_144, i24 16776471

]]></Node>
<StgValue><ssdm name="mul_ln85_108"/></StgValue>
</operation>

<operation id="5172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4232 %tmp_699 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_124, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="5173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4233 %shl_ln85_158 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_699, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_158"/></StgValue>
</operation>

<operation id="5174" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4234 %add_ln85_125 = add i24 %shl_ln85_158, i24 %mul_ln85_108

]]></Node>
<StgValue><ssdm name="add_ln85_125"/></StgValue>
</operation>

<operation id="5175" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4235 %mul_ln85_109 = mul i24 %zext_ln85_11, i24 447

]]></Node>
<StgValue><ssdm name="mul_ln85_109"/></StgValue>
</operation>

<operation id="5176" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4248 %mul_ln85_110 = mul i24 %zext_ln85_33, i24 16776927

]]></Node>
<StgValue><ssdm name="mul_ln85_110"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="5177" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3506 %add_ln85_3 = add i24 %shl_ln85_6, i24 %zext_ln85_8

]]></Node>
<StgValue><ssdm name="add_ln85_3"/></StgValue>
</operation>

<operation id="5178" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3510 %mul_ln85_5 = mul i24 %zext_ln85_11, i24 16776967

]]></Node>
<StgValue><ssdm name="mul_ln85_5"/></StgValue>
</operation>

<operation id="5179" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3511 %tmp_576 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="5180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3512 %shl_ln85_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_576, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_7"/></StgValue>
</operation>

<operation id="5181" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3513 %add_ln85_4 = add i24 %shl_ln85_7, i24 %mul_ln85_5

]]></Node>
<StgValue><ssdm name="add_ln85_4"/></StgValue>
</operation>

<operation id="5182" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3515 %mul_ln85_6 = mul i24 %zext_ln85_12, i24 16776376

]]></Node>
<StgValue><ssdm name="mul_ln85_6"/></StgValue>
</operation>

<operation id="5183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="22" op_0_bw="15">
<![CDATA[
entry:3519 %zext_ln85_13 = zext i15 %layer1_output_36

]]></Node>
<StgValue><ssdm name="zext_ln85_13"/></StgValue>
</operation>

<operation id="5184" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="24" op_0_bw="15">
<![CDATA[
entry:3520 %zext_ln85_14 = zext i15 %layer1_output_36

]]></Node>
<StgValue><ssdm name="zext_ln85_14"/></StgValue>
</operation>

<operation id="5185" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3523 %mul_ln85_7 = mul i24 %zext_ln85_14, i24 16776948

]]></Node>
<StgValue><ssdm name="mul_ln85_7"/></StgValue>
</operation>

<operation id="5186" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3596 %add_ln85_17 = add i24 %shl_ln85_20, i24 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_17"/></StgValue>
</operation>

<operation id="5187" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3597 %mul_ln85_18 = mul i24 %zext_ln85_12, i24 16775934

]]></Node>
<StgValue><ssdm name="mul_ln85_18"/></StgValue>
</operation>

<operation id="5188" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3598 %tmp_591 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="5189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3599 %shl_ln85_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_591, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_21"/></StgValue>
</operation>

<operation id="5190" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3600 %add_ln85_18 = add i24 %shl_ln85_21, i24 %mul_ln85_18

]]></Node>
<StgValue><ssdm name="add_ln85_18"/></StgValue>
</operation>

<operation id="5191" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3603 %mul_ln85_19 = mul i24 %zext_ln85_36, i24 16776924

]]></Node>
<StgValue><ssdm name="mul_ln85_19"/></StgValue>
</operation>

<operation id="5192" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="24" op_0_bw="15">
<![CDATA[
entry:3618 %zext_ln85_42 = zext i15 %layer1_output_34

]]></Node>
<StgValue><ssdm name="zext_ln85_42"/></StgValue>
</operation>

<operation id="5193" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3619 %mul_ln85_20 = mul i24 %zext_ln85_42, i24 616

]]></Node>
<StgValue><ssdm name="mul_ln85_20"/></StgValue>
</operation>

<operation id="5194" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3673 %add_ln85_29 = add i24 %shl_ln85_35, i24 %mul_ln85_28

]]></Node>
<StgValue><ssdm name="add_ln85_29"/></StgValue>
</operation>

<operation id="5195" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
entry:3674 %shl_ln85_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_20, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln85_36"/></StgValue>
</operation>

<operation id="5196" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="23" op_0_bw="22">
<![CDATA[
entry:3675 %zext_ln85_56 = zext i22 %shl_ln85_36

]]></Node>
<StgValue><ssdm name="zext_ln85_56"/></StgValue>
</operation>

<operation id="5197" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:3676 %shl_ln85_37 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_20, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_37"/></StgValue>
</operation>

<operation id="5198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="23" op_0_bw="18">
<![CDATA[
entry:3677 %zext_ln85_57 = zext i18 %shl_ln85_37

]]></Node>
<StgValue><ssdm name="zext_ln85_57"/></StgValue>
</operation>

<operation id="5199" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3678 %sub_ln85_2 = sub i23 %zext_ln85_57, i23 %zext_ln85_56

]]></Node>
<StgValue><ssdm name="sub_ln85_2"/></StgValue>
</operation>

<operation id="5200" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3679 %tmp_603 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="5201" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3680 %shl_ln85_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_603, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_38"/></StgValue>
</operation>

<operation id="5202" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="24" op_0_bw="23">
<![CDATA[
entry:3681 %sext_ln85_5 = sext i23 %sub_ln85_2

]]></Node>
<StgValue><ssdm name="sext_ln85_5"/></StgValue>
</operation>

<operation id="5203" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3682 %add_ln85_30 = add i24 %shl_ln85_38, i24 %sext_ln85_5

]]></Node>
<StgValue><ssdm name="add_ln85_30"/></StgValue>
</operation>

<operation id="5204" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="21" op_0_bw="15">
<![CDATA[
entry:3683 %zext_ln85_58 = zext i15 %layer1_output_22

]]></Node>
<StgValue><ssdm name="zext_ln85_58"/></StgValue>
</operation>

<operation id="5205" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3686 %tmp_604 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="5206" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3703 %mul_ln85_29 = mul i24 %zext_ln85_11, i24 16776147

]]></Node>
<StgValue><ssdm name="mul_ln85_29"/></StgValue>
</operation>

<operation id="5207" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3705 %mul_ln85_30 = mul i24 %zext_ln85_33, i24 16776989

]]></Node>
<StgValue><ssdm name="mul_ln85_30"/></StgValue>
</operation>

<operation id="5208" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3794 %add_ln85_48 = add i24 %shl_ln85_62, i24 %mul_ln85_42

]]></Node>
<StgValue><ssdm name="add_ln85_48"/></StgValue>
</operation>

<operation id="5209" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3797 %mul_ln85_43 = mul i24 %zext_ln85_82, i24 16776729

]]></Node>
<StgValue><ssdm name="mul_ln85_43"/></StgValue>
</operation>

<operation id="5210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3798 %tmp_622 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="5211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3799 %shl_ln85_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_622, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_63"/></StgValue>
</operation>

<operation id="5212" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3800 %add_ln85_49 = add i24 %shl_ln85_63, i24 %mul_ln85_43

]]></Node>
<StgValue><ssdm name="add_ln85_49"/></StgValue>
</operation>

<operation id="5213" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3802 %mul_ln85_44 = mul i24 %zext_ln85_83, i24 803

]]></Node>
<StgValue><ssdm name="mul_ln85_44"/></StgValue>
</operation>

<operation id="5214" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3813 %mul_ln85_45 = mul i24 %zext_ln85_14, i24 619

]]></Node>
<StgValue><ssdm name="mul_ln85_45"/></StgValue>
</operation>

<operation id="5215" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3880 %add_ln85_63 = add i24 %shl_ln85_83, i24 %sext_ln85_14

]]></Node>
<StgValue><ssdm name="add_ln85_63"/></StgValue>
</operation>

<operation id="5216" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3881 %mul_ln85_54 = mul i24 %zext_ln85_36, i24 16775724

]]></Node>
<StgValue><ssdm name="mul_ln85_54"/></StgValue>
</operation>

<operation id="5217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3882 %tmp_637 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_63, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="5218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3883 %shl_ln85_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_637, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_84"/></StgValue>
</operation>

<operation id="5219" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3884 %add_ln85_64 = add i24 %shl_ln85_84, i24 %mul_ln85_54

]]></Node>
<StgValue><ssdm name="add_ln85_64"/></StgValue>
</operation>

<operation id="5220" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3885 %mul_ln85_55 = mul i24 %zext_ln85_37, i24 16774129

]]></Node>
<StgValue><ssdm name="mul_ln85_55"/></StgValue>
</operation>

<operation id="5221" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3889 %mul_ln85_56 = mul i24 %zext_ln85_42, i24 16776652

]]></Node>
<StgValue><ssdm name="mul_ln85_56"/></StgValue>
</operation>

<operation id="5222" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3958 %add_ln85_76 = add i24 %shl_ln85_100, i24 %sext_ln85_20

]]></Node>
<StgValue><ssdm name="add_ln85_76"/></StgValue>
</operation>

<operation id="5223" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3959 %mul_ln85_65 = mul i24 %zext_ln85_36, i24 16776310

]]></Node>
<StgValue><ssdm name="mul_ln85_65"/></StgValue>
</operation>

<operation id="5224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3960 %tmp_650 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_76, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="5225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3961 %shl_ln85_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_650, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_101"/></StgValue>
</operation>

<operation id="5226" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3962 %add_ln85_77 = add i24 %shl_ln85_101, i24 %mul_ln85_65

]]></Node>
<StgValue><ssdm name="add_ln85_77"/></StgValue>
</operation>

<operation id="5227" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3963 %mul_ln85_66 = mul i23 %zext_ln85_41, i23 175

]]></Node>
<StgValue><ssdm name="mul_ln85_66"/></StgValue>
</operation>

<operation id="5228" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3970 %mul_ln85_67 = mul i24 %zext_ln85_14, i24 529

]]></Node>
<StgValue><ssdm name="mul_ln85_67"/></StgValue>
</operation>

<operation id="5229" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4033 %add_ln85_89 = add i24 %shl_ln85_117, i24 %zext_ln85_116

]]></Node>
<StgValue><ssdm name="add_ln85_89"/></StgValue>
</operation>

<operation id="5230" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4034 %mul_ln85_76 = mul i24 %zext_ln85_33, i24 16776531

]]></Node>
<StgValue><ssdm name="mul_ln85_76"/></StgValue>
</operation>

<operation id="5231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4035 %tmp_663 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_89, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="5232" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4036 %shl_ln85_118 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_663, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_118"/></StgValue>
</operation>

<operation id="5233" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4037 %add_ln85_90 = add i24 %shl_ln85_118, i24 %mul_ln85_76

]]></Node>
<StgValue><ssdm name="add_ln85_90"/></StgValue>
</operation>

<operation id="5234" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4038 %mul_ln85_77 = mul i23 %zext_ln85_81, i23 8388502

]]></Node>
<StgValue><ssdm name="mul_ln85_77"/></StgValue>
</operation>

<operation id="5235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="24" op_0_bw="15">
<![CDATA[
entry:4043 %zext_ln85_117 = zext i15 %layer1_output_41

]]></Node>
<StgValue><ssdm name="zext_ln85_117"/></StgValue>
</operation>

<operation id="5236" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4044 %mul_ln85_78 = mul i24 %zext_ln85_117, i24 394

]]></Node>
<StgValue><ssdm name="mul_ln85_78"/></StgValue>
</operation>

<operation id="5237" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4106 %mul_ln85_88 = mul i24 %zext_ln85_117, i24 407

]]></Node>
<StgValue><ssdm name="mul_ln85_88"/></StgValue>
</operation>

<operation id="5238" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4143 %add_ln85_109 = add i24 %shl_ln85_138, i24 %mul_ln85_94

]]></Node>
<StgValue><ssdm name="add_ln85_109"/></StgValue>
</operation>

<operation id="5239" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4144 %mul_ln85_95 = mul i23 %zext_ln85_54, i23 153

]]></Node>
<StgValue><ssdm name="mul_ln85_95"/></StgValue>
</operation>

<operation id="5240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4145 %tmp_683 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_109, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="5241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4146 %shl_ln85_139 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_683, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_139"/></StgValue>
</operation>

<operation id="5242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="24" op_0_bw="23">
<![CDATA[
entry:4147 %zext_ln85_131 = zext i23 %mul_ln85_95

]]></Node>
<StgValue><ssdm name="zext_ln85_131"/></StgValue>
</operation>

<operation id="5243" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4148 %add_ln85_110 = add i24 %shl_ln85_139, i24 %zext_ln85_131

]]></Node>
<StgValue><ssdm name="add_ln85_110"/></StgValue>
</operation>

<operation id="5244" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4157 %mul_ln85_96 = mul i21 %zext_ln85_58, i21 59

]]></Node>
<StgValue><ssdm name="mul_ln85_96"/></StgValue>
</operation>

<operation id="5245" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4234 %add_ln85_125 = add i24 %shl_ln85_158, i24 %mul_ln85_108

]]></Node>
<StgValue><ssdm name="add_ln85_125"/></StgValue>
</operation>

<operation id="5246" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4235 %mul_ln85_109 = mul i24 %zext_ln85_11, i24 447

]]></Node>
<StgValue><ssdm name="mul_ln85_109"/></StgValue>
</operation>

<operation id="5247" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4236 %tmp_700 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_125, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="5248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4237 %shl_ln85_159 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_700, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_159"/></StgValue>
</operation>

<operation id="5249" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4238 %add_ln85_126 = add i24 %shl_ln85_159, i24 %mul_ln85_109

]]></Node>
<StgValue><ssdm name="add_ln85_126"/></StgValue>
</operation>

<operation id="5250" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4248 %mul_ln85_110 = mul i24 %zext_ln85_33, i24 16776927

]]></Node>
<StgValue><ssdm name="mul_ln85_110"/></StgValue>
</operation>

<operation id="5251" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4252 %mul_ln85_111 = mul i22 %zext_ln85_13, i22 4194243

]]></Node>
<StgValue><ssdm name="mul_ln85_111"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="5252" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3513 %add_ln85_4 = add i24 %shl_ln85_7, i24 %mul_ln85_5

]]></Node>
<StgValue><ssdm name="add_ln85_4"/></StgValue>
</operation>

<operation id="5253" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3515 %mul_ln85_6 = mul i24 %zext_ln85_12, i24 16776376

]]></Node>
<StgValue><ssdm name="mul_ln85_6"/></StgValue>
</operation>

<operation id="5254" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3516 %tmp_577 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="5255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3517 %shl_ln85_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_577, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_8"/></StgValue>
</operation>

<operation id="5256" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3518 %add_ln85_5 = add i24 %shl_ln85_8, i24 %mul_ln85_6

]]></Node>
<StgValue><ssdm name="add_ln85_5"/></StgValue>
</operation>

<operation id="5257" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3523 %mul_ln85_7 = mul i24 %zext_ln85_14, i24 16776948

]]></Node>
<StgValue><ssdm name="mul_ln85_7"/></StgValue>
</operation>

<operation id="5258" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="24" op_0_bw="15">
<![CDATA[
entry:3525 %zext_ln85_15 = zext i15 %layer1_output_40

]]></Node>
<StgValue><ssdm name="zext_ln85_15"/></StgValue>
</operation>

<operation id="5259" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3526 %mul_ln85_8 = mul i24 %zext_ln85_15, i24 16776017

]]></Node>
<StgValue><ssdm name="mul_ln85_8"/></StgValue>
</operation>

<operation id="5260" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3600 %add_ln85_18 = add i24 %shl_ln85_21, i24 %mul_ln85_18

]]></Node>
<StgValue><ssdm name="add_ln85_18"/></StgValue>
</operation>

<operation id="5261" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3603 %mul_ln85_19 = mul i24 %zext_ln85_36, i24 16776924

]]></Node>
<StgValue><ssdm name="mul_ln85_19"/></StgValue>
</operation>

<operation id="5262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3604 %tmp_592 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="5263" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3605 %shl_ln85_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_592, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_22"/></StgValue>
</operation>

<operation id="5264" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3606 %add_ln85_19 = add i24 %shl_ln85_22, i24 %mul_ln85_19

]]></Node>
<StgValue><ssdm name="add_ln85_19"/></StgValue>
</operation>

<operation id="5265" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3619 %mul_ln85_20 = mul i24 %zext_ln85_42, i24 616

]]></Node>
<StgValue><ssdm name="mul_ln85_20"/></StgValue>
</operation>

<operation id="5266" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="24" op_0_bw="15">
<![CDATA[
entry:3623 %zext_ln85_43 = zext i15 %layer1_output_37

]]></Node>
<StgValue><ssdm name="zext_ln85_43"/></StgValue>
</operation>

<operation id="5267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:3685 %shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_22, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="5268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3687 %shl_ln85_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_604, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_39"/></StgValue>
</operation>

<operation id="5269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="24" op_0_bw="17">
<![CDATA[
entry:3688 %zext_ln85_60 = zext i17 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln85_60"/></StgValue>
</operation>

<operation id="5270" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3689 %add_ln85_31 = add i24 %shl_ln85_39, i24 %zext_ln85_60

]]></Node>
<StgValue><ssdm name="add_ln85_31"/></StgValue>
</operation>

<operation id="5271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3697 %tmp_605 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="5272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3698 %shl_ln85_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_605, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_42"/></StgValue>
</operation>

<operation id="5273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="24" op_0_bw="21">
<![CDATA[
entry:3699 %sext_ln85_7 = sext i21 %sub_ln85_4

]]></Node>
<StgValue><ssdm name="sext_ln85_7"/></StgValue>
</operation>

<operation id="5274" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3700 %add_ln85_32 = add i24 %shl_ln85_42, i24 %sext_ln85_7

]]></Node>
<StgValue><ssdm name="add_ln85_32"/></StgValue>
</operation>

<operation id="5275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3701 %tmp_606 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="5276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3702 %shl_ln85_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_606, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_43"/></StgValue>
</operation>

<operation id="5277" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3703 %mul_ln85_29 = mul i24 %zext_ln85_11, i24 16776147

]]></Node>
<StgValue><ssdm name="mul_ln85_29"/></StgValue>
</operation>

<operation id="5278" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3704 %add_ln85_33 = add i24 %shl_ln85_43, i24 %mul_ln85_29

]]></Node>
<StgValue><ssdm name="add_ln85_33"/></StgValue>
</operation>

<operation id="5279" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3705 %mul_ln85_30 = mul i24 %zext_ln85_33, i24 16776989

]]></Node>
<StgValue><ssdm name="mul_ln85_30"/></StgValue>
</operation>

<operation id="5280" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3800 %add_ln85_49 = add i24 %shl_ln85_63, i24 %mul_ln85_43

]]></Node>
<StgValue><ssdm name="add_ln85_49"/></StgValue>
</operation>

<operation id="5281" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3802 %mul_ln85_44 = mul i24 %zext_ln85_83, i24 803

]]></Node>
<StgValue><ssdm name="mul_ln85_44"/></StgValue>
</operation>

<operation id="5282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3803 %tmp_623 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="5283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3804 %shl_ln85_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_623, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_64"/></StgValue>
</operation>

<operation id="5284" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3805 %add_ln85_50 = add i24 %shl_ln85_64, i24 %mul_ln85_44

]]></Node>
<StgValue><ssdm name="add_ln85_50"/></StgValue>
</operation>

<operation id="5285" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3813 %mul_ln85_45 = mul i24 %zext_ln85_14, i24 619

]]></Node>
<StgValue><ssdm name="mul_ln85_45"/></StgValue>
</operation>

<operation id="5286" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3815 %mul_ln85_46 = mul i24 %zext_ln85_15, i24 458

]]></Node>
<StgValue><ssdm name="mul_ln85_46"/></StgValue>
</operation>

<operation id="5287" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3884 %add_ln85_64 = add i24 %shl_ln85_84, i24 %mul_ln85_54

]]></Node>
<StgValue><ssdm name="add_ln85_64"/></StgValue>
</operation>

<operation id="5288" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3885 %mul_ln85_55 = mul i24 %zext_ln85_37, i24 16774129

]]></Node>
<StgValue><ssdm name="mul_ln85_55"/></StgValue>
</operation>

<operation id="5289" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3886 %tmp_638 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_64, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="5290" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3887 %shl_ln85_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_638, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_85"/></StgValue>
</operation>

<operation id="5291" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3888 %add_ln85_65 = add i24 %shl_ln85_85, i24 %mul_ln85_55

]]></Node>
<StgValue><ssdm name="add_ln85_65"/></StgValue>
</operation>

<operation id="5292" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3889 %mul_ln85_56 = mul i24 %zext_ln85_42, i24 16776652

]]></Node>
<StgValue><ssdm name="mul_ln85_56"/></StgValue>
</operation>

<operation id="5293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="24" op_0_bw="15">
<![CDATA[
entry:3894 %zext_ln85_96 = zext i15 %layer1_output_35

]]></Node>
<StgValue><ssdm name="zext_ln85_96"/></StgValue>
</operation>

<operation id="5294" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3895 %mul_ln85_57 = mul i24 %zext_ln85_96, i24 16776442

]]></Node>
<StgValue><ssdm name="mul_ln85_57"/></StgValue>
</operation>

<operation id="5295" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3962 %add_ln85_77 = add i24 %shl_ln85_101, i24 %mul_ln85_65

]]></Node>
<StgValue><ssdm name="add_ln85_77"/></StgValue>
</operation>

<operation id="5296" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3963 %mul_ln85_66 = mul i23 %zext_ln85_41, i23 175

]]></Node>
<StgValue><ssdm name="mul_ln85_66"/></StgValue>
</operation>

<operation id="5297" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3964 %tmp_651 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_77, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="5298" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3965 %shl_ln85_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_651, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_102"/></StgValue>
</operation>

<operation id="5299" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="24" op_0_bw="23">
<![CDATA[
entry:3966 %zext_ln85_105 = zext i23 %mul_ln85_66

]]></Node>
<StgValue><ssdm name="zext_ln85_105"/></StgValue>
</operation>

<operation id="5300" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3967 %add_ln85_78 = add i24 %shl_ln85_102, i24 %zext_ln85_105

]]></Node>
<StgValue><ssdm name="add_ln85_78"/></StgValue>
</operation>

<operation id="5301" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3970 %mul_ln85_67 = mul i24 %zext_ln85_14, i24 529

]]></Node>
<StgValue><ssdm name="mul_ln85_67"/></StgValue>
</operation>

<operation id="5302" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3972 %mul_ln85_68 = mul i24 %zext_ln85_43, i24 378

]]></Node>
<StgValue><ssdm name="mul_ln85_68"/></StgValue>
</operation>

<operation id="5303" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4037 %add_ln85_90 = add i24 %shl_ln85_118, i24 %mul_ln85_76

]]></Node>
<StgValue><ssdm name="add_ln85_90"/></StgValue>
</operation>

<operation id="5304" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4038 %mul_ln85_77 = mul i23 %zext_ln85_81, i23 8388502

]]></Node>
<StgValue><ssdm name="mul_ln85_77"/></StgValue>
</operation>

<operation id="5305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4039 %tmp_664 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_90, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="5306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4040 %shl_ln85_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_664, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_119"/></StgValue>
</operation>

<operation id="5307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="24" op_0_bw="23">
<![CDATA[
entry:4041 %sext_ln85_24 = sext i23 %mul_ln85_77

]]></Node>
<StgValue><ssdm name="sext_ln85_24"/></StgValue>
</operation>

<operation id="5308" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4042 %add_ln85_91 = add i24 %shl_ln85_119, i24 %sext_ln85_24

]]></Node>
<StgValue><ssdm name="add_ln85_91"/></StgValue>
</operation>

<operation id="5309" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4044 %mul_ln85_78 = mul i24 %zext_ln85_117, i24 394

]]></Node>
<StgValue><ssdm name="mul_ln85_78"/></StgValue>
</operation>

<operation id="5310" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4106 %mul_ln85_88 = mul i24 %zext_ln85_117, i24 407

]]></Node>
<StgValue><ssdm name="mul_ln85_88"/></StgValue>
</operation>

<operation id="5311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="24" op_0_bw="15">
<![CDATA[
entry:4110 %zext_ln85_127 = zext i15 %layer1_output_46

]]></Node>
<StgValue><ssdm name="zext_ln85_127"/></StgValue>
</operation>

<operation id="5312" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4111 %mul_ln85_89 = mul i24 %zext_ln85_127, i24 16776777

]]></Node>
<StgValue><ssdm name="mul_ln85_89"/></StgValue>
</operation>

<operation id="5313" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4148 %add_ln85_110 = add i24 %shl_ln85_139, i24 %zext_ln85_131

]]></Node>
<StgValue><ssdm name="add_ln85_110"/></StgValue>
</operation>

<operation id="5314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:4149 %shl_ln85_140 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_140"/></StgValue>
</operation>

<operation id="5315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="24" op_0_bw="23">
<![CDATA[
entry:4150 %zext_ln85_132 = zext i23 %shl_ln85_140

]]></Node>
<StgValue><ssdm name="zext_ln85_132"/></StgValue>
</operation>

<operation id="5316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:4151 %shl_ln85_141 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_16, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_141"/></StgValue>
</operation>

<operation id="5317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="24" op_0_bw="18">
<![CDATA[
entry:4152 %zext_ln85_133 = zext i18 %shl_ln85_141

]]></Node>
<StgValue><ssdm name="zext_ln85_133"/></StgValue>
</operation>

<operation id="5318" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4153 %sub_ln85_22 = sub i24 %zext_ln85_133, i24 %zext_ln85_132

]]></Node>
<StgValue><ssdm name="sub_ln85_22"/></StgValue>
</operation>

<operation id="5319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4154 %tmp_684 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_110, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="5320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4155 %shl_ln85_142 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_684, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_142"/></StgValue>
</operation>

<operation id="5321" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4156 %add_ln85_111 = add i24 %shl_ln85_142, i24 %sub_ln85_22

]]></Node>
<StgValue><ssdm name="add_ln85_111"/></StgValue>
</operation>

<operation id="5322" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4157 %mul_ln85_96 = mul i21 %zext_ln85_58, i21 59

]]></Node>
<StgValue><ssdm name="mul_ln85_96"/></StgValue>
</operation>

<operation id="5323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4158 %tmp_685 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_111, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="5324" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4164 %mul_ln85_97 = mul i24 %zext_ln85_11, i24 16776815

]]></Node>
<StgValue><ssdm name="mul_ln85_97"/></StgValue>
</operation>

<operation id="5325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="24" op_0_bw="15">
<![CDATA[
entry:4188 %zext_ln85_139 = zext i15 %layer1_output_38

]]></Node>
<StgValue><ssdm name="zext_ln85_139"/></StgValue>
</operation>

<operation id="5326" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4238 %add_ln85_126 = add i24 %shl_ln85_159, i24 %mul_ln85_109

]]></Node>
<StgValue><ssdm name="add_ln85_126"/></StgValue>
</operation>

<operation id="5327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:4239 %shl_ln85_160 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_26, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_160"/></StgValue>
</operation>

<operation id="5328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="19" op_0_bw="18">
<![CDATA[
entry:4240 %zext_ln85_145 = zext i18 %shl_ln85_160

]]></Node>
<StgValue><ssdm name="zext_ln85_145"/></StgValue>
</operation>

<operation id="5329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
entry:4241 %shl_ln85_161 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %layer1_output_26, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln85_161"/></StgValue>
</operation>

<operation id="5330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="19" op_0_bw="16">
<![CDATA[
entry:4242 %zext_ln85_146 = zext i16 %shl_ln85_161

]]></Node>
<StgValue><ssdm name="zext_ln85_146"/></StgValue>
</operation>

<operation id="5331" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:4243 %add_ln85_142 = add i19 %zext_ln85_145, i19 %zext_ln85_146

]]></Node>
<StgValue><ssdm name="add_ln85_142"/></StgValue>
</operation>

<operation id="5332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4244 %tmp_701 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_126, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="5333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4245 %shl_ln85_162 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_701, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_162"/></StgValue>
</operation>

<operation id="5334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="24" op_0_bw="19">
<![CDATA[
entry:4246 %zext_ln85_147 = zext i19 %add_ln85_142

]]></Node>
<StgValue><ssdm name="zext_ln85_147"/></StgValue>
</operation>

<operation id="5335" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4247 %add_ln85_127 = add i24 %shl_ln85_162, i24 %zext_ln85_147

]]></Node>
<StgValue><ssdm name="add_ln85_127"/></StgValue>
</operation>

<operation id="5336" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4248 %mul_ln85_110 = mul i24 %zext_ln85_33, i24 16776927

]]></Node>
<StgValue><ssdm name="mul_ln85_110"/></StgValue>
</operation>

<operation id="5337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4249 %tmp_702 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_127, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="5338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4250 %shl_ln85_163 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_702, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_163"/></StgValue>
</operation>

<operation id="5339" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4251 %add_ln85_128 = add i24 %shl_ln85_163, i24 %mul_ln85_110

]]></Node>
<StgValue><ssdm name="add_ln85_128"/></StgValue>
</operation>

<operation id="5340" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4252 %mul_ln85_111 = mul i22 %zext_ln85_13, i22 4194243

]]></Node>
<StgValue><ssdm name="mul_ln85_111"/></StgValue>
</operation>

<operation id="5341" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4257 %mul_ln85_112 = mul i24 %zext_ln85_139, i24 16776119

]]></Node>
<StgValue><ssdm name="mul_ln85_112"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="5342" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3518 %add_ln85_5 = add i24 %shl_ln85_8, i24 %mul_ln85_6

]]></Node>
<StgValue><ssdm name="add_ln85_5"/></StgValue>
</operation>

<operation id="5343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3521 %tmp_578 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="5344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3522 %shl_ln85_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_578, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_9"/></StgValue>
</operation>

<operation id="5345" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3523 %mul_ln85_7 = mul i24 %zext_ln85_14, i24 16776948

]]></Node>
<StgValue><ssdm name="mul_ln85_7"/></StgValue>
</operation>

<operation id="5346" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3524 %add_ln85_6 = add i24 %shl_ln85_9, i24 %mul_ln85_7

]]></Node>
<StgValue><ssdm name="add_ln85_6"/></StgValue>
</operation>

<operation id="5347" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3526 %mul_ln85_8 = mul i24 %zext_ln85_15, i24 16776017

]]></Node>
<StgValue><ssdm name="mul_ln85_8"/></StgValue>
</operation>

<operation id="5348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="24" op_0_bw="15">
<![CDATA[
entry:3530 %zext_ln85_16 = zext i15 %layer1_output_50

]]></Node>
<StgValue><ssdm name="zext_ln85_16"/></StgValue>
</operation>

<operation id="5349" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3531 %mul_ln85_9 = mul i24 %zext_ln85_16, i24 16776421

]]></Node>
<StgValue><ssdm name="mul_ln85_9"/></StgValue>
</operation>

<operation id="5350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="22" op_0_bw="15">
<![CDATA[
entry:3601 %zext_ln85_35 = zext i15 %layer1_output_31

]]></Node>
<StgValue><ssdm name="zext_ln85_35"/></StgValue>
</operation>

<operation id="5351" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3606 %add_ln85_19 = add i24 %shl_ln85_22, i24 %mul_ln85_19

]]></Node>
<StgValue><ssdm name="add_ln85_19"/></StgValue>
</operation>

<operation id="5352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="20" op_0_bw="20" op_1_bw="15" op_2_bw="5">
<![CDATA[
entry:3608 %shl_ln85_23 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_32, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln85_23"/></StgValue>
</operation>

<operation id="5353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="21" op_0_bw="20">
<![CDATA[
entry:3609 %zext_ln85_38 = zext i20 %shl_ln85_23

]]></Node>
<StgValue><ssdm name="zext_ln85_38"/></StgValue>
</operation>

<operation id="5354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:3610 %shl_ln85_24 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_32, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_24"/></StgValue>
</operation>

<operation id="5355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="21" op_0_bw="18">
<![CDATA[
entry:3611 %zext_ln85_39 = zext i18 %shl_ln85_24

]]></Node>
<StgValue><ssdm name="zext_ln85_39"/></StgValue>
</operation>

<operation id="5356" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3612 %add_ln85_140 = add i21 %zext_ln85_38, i21 %zext_ln85_39

]]></Node>
<StgValue><ssdm name="add_ln85_140"/></StgValue>
</operation>

<operation id="5357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3613 %tmp_593 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="5358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3614 %shl_ln85_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_593, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_25"/></StgValue>
</operation>

<operation id="5359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="24" op_0_bw="21">
<![CDATA[
entry:3615 %zext_ln85_40 = zext i21 %add_ln85_140

]]></Node>
<StgValue><ssdm name="zext_ln85_40"/></StgValue>
</operation>

<operation id="5360" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3616 %add_ln85_20 = add i24 %shl_ln85_25, i24 %zext_ln85_40

]]></Node>
<StgValue><ssdm name="add_ln85_20"/></StgValue>
</operation>

<operation id="5361" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3619 %mul_ln85_20 = mul i24 %zext_ln85_42, i24 616

]]></Node>
<StgValue><ssdm name="mul_ln85_20"/></StgValue>
</operation>

<operation id="5362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3620 %tmp_594 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="5363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3621 %shl_ln85_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_594, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_26"/></StgValue>
</operation>

<operation id="5364" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3622 %add_ln85_21 = add i24 %shl_ln85_26, i24 %mul_ln85_20

]]></Node>
<StgValue><ssdm name="add_ln85_21"/></StgValue>
</operation>

<operation id="5365" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3624 %mul_ln85_21 = mul i24 %zext_ln85_43, i24 16776267

]]></Node>
<StgValue><ssdm name="mul_ln85_21"/></StgValue>
</operation>

<operation id="5366" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3704 %add_ln85_33 = add i24 %shl_ln85_43, i24 %mul_ln85_29

]]></Node>
<StgValue><ssdm name="add_ln85_33"/></StgValue>
</operation>

<operation id="5367" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3705 %mul_ln85_30 = mul i24 %zext_ln85_33, i24 16776989

]]></Node>
<StgValue><ssdm name="mul_ln85_30"/></StgValue>
</operation>

<operation id="5368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3706 %tmp_607 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="5369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3707 %shl_ln85_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_607, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_44"/></StgValue>
</operation>

<operation id="5370" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3708 %add_ln85_34 = add i24 %shl_ln85_44, i24 %mul_ln85_30

]]></Node>
<StgValue><ssdm name="add_ln85_34"/></StgValue>
</operation>

<operation id="5371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="22" op_0_bw="15">
<![CDATA[
entry:3718 %zext_ln85_65 = zext i15 %layer1_output_39

]]></Node>
<StgValue><ssdm name="zext_ln85_65"/></StgValue>
</operation>

<operation id="5372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="24" op_0_bw="15">
<![CDATA[
entry:3719 %zext_ln85_66 = zext i15 %layer1_output_39

]]></Node>
<StgValue><ssdm name="zext_ln85_66"/></StgValue>
</operation>

<operation id="5373" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3720 %mul_ln85_31 = mul i24 %zext_ln85_66, i24 16776404

]]></Node>
<StgValue><ssdm name="mul_ln85_31"/></StgValue>
</operation>

<operation id="5374" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3805 %add_ln85_50 = add i24 %shl_ln85_64, i24 %mul_ln85_44

]]></Node>
<StgValue><ssdm name="add_ln85_50"/></StgValue>
</operation>

<operation id="5375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
entry:3806 %shl_ln85_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_34, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln85_1"/></StgValue>
</operation>

<operation id="5376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3807 %tmp_624 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_50, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="5377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3808 %shl_ln85_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_624, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_65"/></StgValue>
</operation>

<operation id="5378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="24" op_0_bw="22">
<![CDATA[
entry:3809 %zext_ln85_84 = zext i22 %shl_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_84"/></StgValue>
</operation>

<operation id="5379" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3810 %add_ln85_51 = add i24 %shl_ln85_65, i24 %zext_ln85_84

]]></Node>
<StgValue><ssdm name="add_ln85_51"/></StgValue>
</operation>

<operation id="5380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3811 %tmp_625 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="5381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3812 %shl_ln85_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_625, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_66"/></StgValue>
</operation>

<operation id="5382" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3813 %mul_ln85_45 = mul i24 %zext_ln85_14, i24 619

]]></Node>
<StgValue><ssdm name="mul_ln85_45"/></StgValue>
</operation>

<operation id="5383" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3814 %add_ln85_52 = add i24 %shl_ln85_66, i24 %mul_ln85_45

]]></Node>
<StgValue><ssdm name="add_ln85_52"/></StgValue>
</operation>

<operation id="5384" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3815 %mul_ln85_46 = mul i24 %zext_ln85_15, i24 458

]]></Node>
<StgValue><ssdm name="mul_ln85_46"/></StgValue>
</operation>

<operation id="5385" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3888 %add_ln85_65 = add i24 %shl_ln85_85, i24 %mul_ln85_55

]]></Node>
<StgValue><ssdm name="add_ln85_65"/></StgValue>
</operation>

<operation id="5386" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3889 %mul_ln85_56 = mul i24 %zext_ln85_42, i24 16776652

]]></Node>
<StgValue><ssdm name="mul_ln85_56"/></StgValue>
</operation>

<operation id="5387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3890 %tmp_639 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_65, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="5388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3891 %shl_ln85_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_639, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_86"/></StgValue>
</operation>

<operation id="5389" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3892 %add_ln85_66 = add i24 %shl_ln85_86, i24 %mul_ln85_56

]]></Node>
<StgValue><ssdm name="add_ln85_66"/></StgValue>
</operation>

<operation id="5390" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3895 %mul_ln85_57 = mul i24 %zext_ln85_96, i24 16776442

]]></Node>
<StgValue><ssdm name="mul_ln85_57"/></StgValue>
</operation>

<operation id="5391" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3901 %mul_ln85_58 = mul i24 %zext_ln85_14, i24 636

]]></Node>
<StgValue><ssdm name="mul_ln85_58"/></StgValue>
</operation>

<operation id="5392" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3967 %add_ln85_78 = add i24 %shl_ln85_102, i24 %zext_ln85_105

]]></Node>
<StgValue><ssdm name="add_ln85_78"/></StgValue>
</operation>

<operation id="5393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3968 %tmp_652 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_78, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="5394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3969 %shl_ln85_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_652, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_103"/></StgValue>
</operation>

<operation id="5395" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3970 %mul_ln85_67 = mul i24 %zext_ln85_14, i24 529

]]></Node>
<StgValue><ssdm name="mul_ln85_67"/></StgValue>
</operation>

<operation id="5396" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3971 %add_ln85_79 = add i24 %shl_ln85_103, i24 %mul_ln85_67

]]></Node>
<StgValue><ssdm name="add_ln85_79"/></StgValue>
</operation>

<operation id="5397" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3972 %mul_ln85_68 = mul i24 %zext_ln85_43, i24 378

]]></Node>
<StgValue><ssdm name="mul_ln85_68"/></StgValue>
</operation>

<operation id="5398" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3976 %mul_ln85_69 = mul i22 %zext_ln85_65, i22 4194254

]]></Node>
<StgValue><ssdm name="mul_ln85_69"/></StgValue>
</operation>

<operation id="5399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="21" op_0_bw="15">
<![CDATA[
entry:3981 %zext_ln85_106 = zext i15 %layer1_output_42

]]></Node>
<StgValue><ssdm name="zext_ln85_106"/></StgValue>
</operation>

<operation id="5400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="22" op_0_bw="15">
<![CDATA[
entry:3992 %zext_ln85_109 = zext i15 %layer1_output_48

]]></Node>
<StgValue><ssdm name="zext_ln85_109"/></StgValue>
</operation>

<operation id="5401" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4042 %add_ln85_91 = add i24 %shl_ln85_119, i24 %sext_ln85_24

]]></Node>
<StgValue><ssdm name="add_ln85_91"/></StgValue>
</operation>

<operation id="5402" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4044 %mul_ln85_78 = mul i24 %zext_ln85_117, i24 394

]]></Node>
<StgValue><ssdm name="mul_ln85_78"/></StgValue>
</operation>

<operation id="5403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4045 %tmp_665 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_91, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="5404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4046 %shl_ln85_120 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_665, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_120"/></StgValue>
</operation>

<operation id="5405" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4047 %add_ln85_92 = add i24 %shl_ln85_120, i24 %mul_ln85_78

]]></Node>
<StgValue><ssdm name="add_ln85_92"/></StgValue>
</operation>

<operation id="5406" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4106 %mul_ln85_88 = mul i24 %zext_ln85_117, i24 407

]]></Node>
<StgValue><ssdm name="mul_ln85_88"/></StgValue>
</operation>

<operation id="5407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4108 %shl_ln85_132 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_676, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_132"/></StgValue>
</operation>

<operation id="5408" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4109 %add_ln85_103 = add i24 %shl_ln85_132, i24 %mul_ln85_88

]]></Node>
<StgValue><ssdm name="add_ln85_103"/></StgValue>
</operation>

<operation id="5409" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4111 %mul_ln85_89 = mul i24 %zext_ln85_127, i24 16776777

]]></Node>
<StgValue><ssdm name="mul_ln85_89"/></StgValue>
</operation>

<operation id="5410" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4115 %mul_ln85_90 = mul i22 %zext_ln85_109, i22 4194245

]]></Node>
<StgValue><ssdm name="mul_ln85_90"/></StgValue>
</operation>

<operation id="5411" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4157 %mul_ln85_96 = mul i21 %zext_ln85_58, i21 59

]]></Node>
<StgValue><ssdm name="mul_ln85_96"/></StgValue>
</operation>

<operation id="5412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4159 %shl_ln85_143 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_685, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_143"/></StgValue>
</operation>

<operation id="5413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="24" op_0_bw="21">
<![CDATA[
entry:4160 %zext_ln85_134 = zext i21 %mul_ln85_96

]]></Node>
<StgValue><ssdm name="zext_ln85_134"/></StgValue>
</operation>

<operation id="5414" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4161 %add_ln85_112 = add i24 %shl_ln85_143, i24 %zext_ln85_134

]]></Node>
<StgValue><ssdm name="add_ln85_112"/></StgValue>
</operation>

<operation id="5415" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4164 %mul_ln85_97 = mul i24 %zext_ln85_11, i24 16776815

]]></Node>
<StgValue><ssdm name="mul_ln85_97"/></StgValue>
</operation>

<operation id="5416" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4166 %mul_ln85_98 = mul i22 %zext_ln85_35, i22 122

]]></Node>
<StgValue><ssdm name="mul_ln85_98"/></StgValue>
</operation>

<operation id="5417" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4251 %add_ln85_128 = add i24 %shl_ln85_163, i24 %mul_ln85_110

]]></Node>
<StgValue><ssdm name="add_ln85_128"/></StgValue>
</operation>

<operation id="5418" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4252 %mul_ln85_111 = mul i22 %zext_ln85_13, i22 4194243

]]></Node>
<StgValue><ssdm name="mul_ln85_111"/></StgValue>
</operation>

<operation id="5419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4253 %tmp_703 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_128, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="5420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4254 %shl_ln85_164 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_703, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_164"/></StgValue>
</operation>

<operation id="5421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="24" op_0_bw="22">
<![CDATA[
entry:4255 %sext_ln85_35 = sext i22 %mul_ln85_111

]]></Node>
<StgValue><ssdm name="sext_ln85_35"/></StgValue>
</operation>

<operation id="5422" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4256 %add_ln85_129 = add i24 %shl_ln85_164, i24 %sext_ln85_35

]]></Node>
<StgValue><ssdm name="add_ln85_129"/></StgValue>
</operation>

<operation id="5423" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4257 %mul_ln85_112 = mul i24 %zext_ln85_139, i24 16776119

]]></Node>
<StgValue><ssdm name="mul_ln85_112"/></StgValue>
</operation>

<operation id="5424" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4261 %mul_ln85_113 = mul i21 %zext_ln85_106, i21 54

]]></Node>
<StgValue><ssdm name="mul_ln85_113"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="5425" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3524 %add_ln85_6 = add i24 %shl_ln85_9, i24 %mul_ln85_7

]]></Node>
<StgValue><ssdm name="add_ln85_6"/></StgValue>
</operation>

<operation id="5426" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3526 %mul_ln85_8 = mul i24 %zext_ln85_15, i24 16776017

]]></Node>
<StgValue><ssdm name="mul_ln85_8"/></StgValue>
</operation>

<operation id="5427" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3527 %tmp_579 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="5428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3528 %shl_ln85_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_579, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_s"/></StgValue>
</operation>

<operation id="5429" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3529 %add_ln85_7 = add i24 %shl_ln85_s, i24 %mul_ln85_8

]]></Node>
<StgValue><ssdm name="add_ln85_7"/></StgValue>
</operation>

<operation id="5430" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3531 %mul_ln85_9 = mul i24 %zext_ln85_16, i24 16776421

]]></Node>
<StgValue><ssdm name="mul_ln85_9"/></StgValue>
</operation>

<operation id="5431" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="21" op_0_bw="15">
<![CDATA[
entry:3536 %zext_ln85_18 = zext i15 %layer1_output_52

]]></Node>
<StgValue><ssdm name="zext_ln85_18"/></StgValue>
</operation>

<operation id="5432" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3537 %mul_ln85_10 = mul i21 %zext_ln85_18, i21 49

]]></Node>
<StgValue><ssdm name="mul_ln85_10"/></StgValue>
</operation>

<operation id="5433" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3622 %add_ln85_21 = add i24 %shl_ln85_26, i24 %mul_ln85_20

]]></Node>
<StgValue><ssdm name="add_ln85_21"/></StgValue>
</operation>

<operation id="5434" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3624 %mul_ln85_21 = mul i24 %zext_ln85_43, i24 16776267

]]></Node>
<StgValue><ssdm name="mul_ln85_21"/></StgValue>
</operation>

<operation id="5435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3625 %tmp_595 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="5436" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="24" op_0_bw="15">
<![CDATA[
entry:3636 %zext_ln85_48 = zext i15 %layer1_output_47

]]></Node>
<StgValue><ssdm name="zext_ln85_48"/></StgValue>
</operation>

<operation id="5437" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3637 %mul_ln85_23 = mul i24 %zext_ln85_48, i24 16776378

]]></Node>
<StgValue><ssdm name="mul_ln85_23"/></StgValue>
</operation>

<operation id="5438" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3708 %add_ln85_34 = add i24 %shl_ln85_44, i24 %mul_ln85_30

]]></Node>
<StgValue><ssdm name="add_ln85_34"/></StgValue>
</operation>

<operation id="5439" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:3709 %shl_ln85_45 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_32, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln85_45"/></StgValue>
</operation>

<operation id="5440" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="20" op_0_bw="19">
<![CDATA[
entry:3710 %zext_ln85_63 = zext i19 %shl_ln85_45

]]></Node>
<StgValue><ssdm name="zext_ln85_63"/></StgValue>
</operation>

<operation id="5441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:3711 %shl_ln85_46 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_32, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln85_46"/></StgValue>
</operation>

<operation id="5442" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="20" op_0_bw="17">
<![CDATA[
entry:3712 %zext_ln85_64 = zext i17 %shl_ln85_46

]]></Node>
<StgValue><ssdm name="zext_ln85_64"/></StgValue>
</operation>

<operation id="5443" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3713 %sub_ln85_5 = sub i20 %zext_ln85_64, i20 %zext_ln85_63

]]></Node>
<StgValue><ssdm name="sub_ln85_5"/></StgValue>
</operation>

<operation id="5444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3714 %tmp_608 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_34, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="5445" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3715 %shl_ln85_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_608, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_47"/></StgValue>
</operation>

<operation id="5446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="24" op_0_bw="20">
<![CDATA[
entry:3716 %sext_ln85_8 = sext i20 %sub_ln85_5

]]></Node>
<StgValue><ssdm name="sext_ln85_8"/></StgValue>
</operation>

<operation id="5447" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3717 %add_ln85_35 = add i24 %shl_ln85_47, i24 %sext_ln85_8

]]></Node>
<StgValue><ssdm name="add_ln85_35"/></StgValue>
</operation>

<operation id="5448" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3720 %mul_ln85_31 = mul i24 %zext_ln85_66, i24 16776404

]]></Node>
<StgValue><ssdm name="mul_ln85_31"/></StgValue>
</operation>

<operation id="5449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3721 %tmp_609 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="5450" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3814 %add_ln85_52 = add i24 %shl_ln85_66, i24 %mul_ln85_45

]]></Node>
<StgValue><ssdm name="add_ln85_52"/></StgValue>
</operation>

<operation id="5451" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3815 %mul_ln85_46 = mul i24 %zext_ln85_15, i24 458

]]></Node>
<StgValue><ssdm name="mul_ln85_46"/></StgValue>
</operation>

<operation id="5452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3816 %tmp_626 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_52, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="5453" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3817 %shl_ln85_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_626, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_67"/></StgValue>
</operation>

<operation id="5454" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3818 %add_ln85_53 = add i24 %shl_ln85_67, i24 %mul_ln85_46

]]></Node>
<StgValue><ssdm name="add_ln85_53"/></StgValue>
</operation>

<operation id="5455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="23" op_0_bw="15">
<![CDATA[
entry:3819 %zext_ln85_85 = zext i15 %layer1_output_43

]]></Node>
<StgValue><ssdm name="zext_ln85_85"/></StgValue>
</operation>

<operation id="5456" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="21" op_0_bw="15">
<![CDATA[
entry:3820 %zext_ln85_86 = zext i15 %layer1_output_43

]]></Node>
<StgValue><ssdm name="zext_ln85_86"/></StgValue>
</operation>

<operation id="5457" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3892 %add_ln85_66 = add i24 %shl_ln85_86, i24 %mul_ln85_56

]]></Node>
<StgValue><ssdm name="add_ln85_66"/></StgValue>
</operation>

<operation id="5458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="23" op_0_bw="15">
<![CDATA[
entry:3893 %zext_ln85_95 = zext i15 %layer1_output_35

]]></Node>
<StgValue><ssdm name="zext_ln85_95"/></StgValue>
</operation>

<operation id="5459" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3895 %mul_ln85_57 = mul i24 %zext_ln85_96, i24 16776442

]]></Node>
<StgValue><ssdm name="mul_ln85_57"/></StgValue>
</operation>

<operation id="5460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3896 %tmp_640 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_66, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="5461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3897 %shl_ln85_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_640, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_87"/></StgValue>
</operation>

<operation id="5462" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3898 %add_ln85_67 = add i24 %shl_ln85_87, i24 %mul_ln85_57

]]></Node>
<StgValue><ssdm name="add_ln85_67"/></StgValue>
</operation>

<operation id="5463" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3901 %mul_ln85_58 = mul i24 %zext_ln85_14, i24 636

]]></Node>
<StgValue><ssdm name="mul_ln85_58"/></StgValue>
</operation>

<operation id="5464" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3971 %add_ln85_79 = add i24 %shl_ln85_103, i24 %mul_ln85_67

]]></Node>
<StgValue><ssdm name="add_ln85_79"/></StgValue>
</operation>

<operation id="5465" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3972 %mul_ln85_68 = mul i24 %zext_ln85_43, i24 378

]]></Node>
<StgValue><ssdm name="mul_ln85_68"/></StgValue>
</operation>

<operation id="5466" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3973 %tmp_653 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_79, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="5467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3974 %shl_ln85_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_653, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_104"/></StgValue>
</operation>

<operation id="5468" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3975 %add_ln85_80 = add i24 %shl_ln85_104, i24 %mul_ln85_68

]]></Node>
<StgValue><ssdm name="add_ln85_80"/></StgValue>
</operation>

<operation id="5469" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3976 %mul_ln85_69 = mul i22 %zext_ln85_65, i22 4194254

]]></Node>
<StgValue><ssdm name="mul_ln85_69"/></StgValue>
</operation>

<operation id="5470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="24" op_0_bw="15">
<![CDATA[
entry:3982 %zext_ln85_107 = zext i15 %layer1_output_42

]]></Node>
<StgValue><ssdm name="zext_ln85_107"/></StgValue>
</operation>

<operation id="5471" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3983 %mul_ln85_70 = mul i24 %zext_ln85_107, i24 444

]]></Node>
<StgValue><ssdm name="mul_ln85_70"/></StgValue>
</operation>

<operation id="5472" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4047 %add_ln85_92 = add i24 %shl_ln85_120, i24 %mul_ln85_78

]]></Node>
<StgValue><ssdm name="add_ln85_92"/></StgValue>
</operation>

<operation id="5473" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4048 %mul_ln85_79 = mul i21 %zext_ln85_86, i21 2097126

]]></Node>
<StgValue><ssdm name="mul_ln85_79"/></StgValue>
</operation>

<operation id="5474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4049 %tmp_666 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_92, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="5475" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4109 %add_ln85_103 = add i24 %shl_ln85_132, i24 %mul_ln85_88

]]></Node>
<StgValue><ssdm name="add_ln85_103"/></StgValue>
</operation>

<operation id="5476" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4111 %mul_ln85_89 = mul i24 %zext_ln85_127, i24 16776777

]]></Node>
<StgValue><ssdm name="mul_ln85_89"/></StgValue>
</operation>

<operation id="5477" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4112 %tmp_677 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_103, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="5478" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4113 %shl_ln85_133 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_677, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_133"/></StgValue>
</operation>

<operation id="5479" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4114 %add_ln85_104 = add i24 %shl_ln85_133, i24 %mul_ln85_89

]]></Node>
<StgValue><ssdm name="add_ln85_104"/></StgValue>
</operation>

<operation id="5480" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4115 %mul_ln85_90 = mul i22 %zext_ln85_109, i22 4194245

]]></Node>
<StgValue><ssdm name="mul_ln85_90"/></StgValue>
</operation>

<operation id="5481" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4161 %add_ln85_112 = add i24 %shl_ln85_143, i24 %zext_ln85_134

]]></Node>
<StgValue><ssdm name="add_ln85_112"/></StgValue>
</operation>

<operation id="5482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4162 %tmp_686 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_112, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="5483" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4163 %shl_ln85_144 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_686, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_144"/></StgValue>
</operation>

<operation id="5484" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4164 %mul_ln85_97 = mul i24 %zext_ln85_11, i24 16776815

]]></Node>
<StgValue><ssdm name="mul_ln85_97"/></StgValue>
</operation>

<operation id="5485" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4165 %add_ln85_113 = add i24 %shl_ln85_144, i24 %mul_ln85_97

]]></Node>
<StgValue><ssdm name="add_ln85_113"/></StgValue>
</operation>

<operation id="5486" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4166 %mul_ln85_98 = mul i22 %zext_ln85_35, i22 122

]]></Node>
<StgValue><ssdm name="mul_ln85_98"/></StgValue>
</operation>

<operation id="5487" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4179 %mul_ln85_99 = mul i23 %zext_ln85_95, i23 164

]]></Node>
<StgValue><ssdm name="mul_ln85_99"/></StgValue>
</operation>

<operation id="5488" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4256 %add_ln85_129 = add i24 %shl_ln85_164, i24 %sext_ln85_35

]]></Node>
<StgValue><ssdm name="add_ln85_129"/></StgValue>
</operation>

<operation id="5489" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4257 %mul_ln85_112 = mul i24 %zext_ln85_139, i24 16776119

]]></Node>
<StgValue><ssdm name="mul_ln85_112"/></StgValue>
</operation>

<operation id="5490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4258 %tmp_704 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_129, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="5491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4259 %shl_ln85_165 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_704, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_165"/></StgValue>
</operation>

<operation id="5492" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4260 %add_ln85_130 = add i24 %shl_ln85_165, i24 %mul_ln85_112

]]></Node>
<StgValue><ssdm name="add_ln85_130"/></StgValue>
</operation>

<operation id="5493" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4261 %mul_ln85_113 = mul i21 %zext_ln85_106, i21 54

]]></Node>
<StgValue><ssdm name="mul_ln85_113"/></StgValue>
</operation>

<operation id="5494" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4266 %mul_ln85_114 = mul i23 %zext_ln85_85, i23 8388537

]]></Node>
<StgValue><ssdm name="mul_ln85_114"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="5495" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3529 %add_ln85_7 = add i24 %shl_ln85_s, i24 %mul_ln85_8

]]></Node>
<StgValue><ssdm name="add_ln85_7"/></StgValue>
</operation>

<operation id="5496" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3531 %mul_ln85_9 = mul i24 %zext_ln85_16, i24 16776421

]]></Node>
<StgValue><ssdm name="mul_ln85_9"/></StgValue>
</operation>

<operation id="5497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3532 %tmp_580 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="5498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3533 %shl_ln85_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_580, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_10"/></StgValue>
</operation>

<operation id="5499" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3534 %add_ln85_8 = add i24 %shl_ln85_10, i24 %mul_ln85_9

]]></Node>
<StgValue><ssdm name="add_ln85_8"/></StgValue>
</operation>

<operation id="5500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="24" op_0_bw="15">
<![CDATA[
entry:3535 %zext_ln85_17 = zext i15 %layer1_output_52

]]></Node>
<StgValue><ssdm name="zext_ln85_17"/></StgValue>
</operation>

<operation id="5501" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3537 %mul_ln85_10 = mul i21 %zext_ln85_18, i21 49

]]></Node>
<StgValue><ssdm name="mul_ln85_10"/></StgValue>
</operation>

<operation id="5502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="24" op_0_bw="15">
<![CDATA[
entry:3551 %zext_ln85_23 = zext i15 %layer1_output_54

]]></Node>
<StgValue><ssdm name="zext_ln85_23"/></StgValue>
</operation>

<operation id="5503" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3552 %mul_ln85_11 = mul i24 %zext_ln85_23, i24 16776632

]]></Node>
<StgValue><ssdm name="mul_ln85_11"/></StgValue>
</operation>

<operation id="5504" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3624 %mul_ln85_21 = mul i24 %zext_ln85_43, i24 16776267

]]></Node>
<StgValue><ssdm name="mul_ln85_21"/></StgValue>
</operation>

<operation id="5505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3626 %shl_ln85_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_595, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_27"/></StgValue>
</operation>

<operation id="5506" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3627 %add_ln85_22 = add i24 %shl_ln85_27, i24 %mul_ln85_21

]]></Node>
<StgValue><ssdm name="add_ln85_22"/></StgValue>
</operation>

<operation id="5507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="22" op_0_bw="15">
<![CDATA[
entry:3628 %zext_ln85_44 = zext i15 %layer1_output_44

]]></Node>
<StgValue><ssdm name="zext_ln85_44"/></StgValue>
</operation>

<operation id="5508" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="20" op_0_bw="15">
<![CDATA[
entry:3629 %zext_ln85_45 = zext i15 %layer1_output_44

]]></Node>
<StgValue><ssdm name="zext_ln85_45"/></StgValue>
</operation>

<operation id="5509" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3630 %mul_ln85_22 = mul i20 %zext_ln85_45, i20 19

]]></Node>
<StgValue><ssdm name="mul_ln85_22"/></StgValue>
</operation>

<operation id="5510" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3637 %mul_ln85_23 = mul i24 %zext_ln85_48, i24 16776378

]]></Node>
<StgValue><ssdm name="mul_ln85_23"/></StgValue>
</operation>

<operation id="5511" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3720 %mul_ln85_31 = mul i24 %zext_ln85_66, i24 16776404

]]></Node>
<StgValue><ssdm name="mul_ln85_31"/></StgValue>
</operation>

<operation id="5512" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3722 %shl_ln85_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_609, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_48"/></StgValue>
</operation>

<operation id="5513" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3723 %add_ln85_36 = add i24 %shl_ln85_48, i24 %mul_ln85_31

]]></Node>
<StgValue><ssdm name="add_ln85_36"/></StgValue>
</operation>

<operation id="5514" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="24" op_0_bw="15">
<![CDATA[
entry:3724 %zext_ln85_67 = zext i15 %layer1_output_51

]]></Node>
<StgValue><ssdm name="zext_ln85_67"/></StgValue>
</operation>

<operation id="5515" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3725 %mul_ln85_32 = mul i24 %zext_ln85_67, i24 16775899

]]></Node>
<StgValue><ssdm name="mul_ln85_32"/></StgValue>
</operation>

<operation id="5516" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3818 %add_ln85_53 = add i24 %shl_ln85_67, i24 %mul_ln85_46

]]></Node>
<StgValue><ssdm name="add_ln85_53"/></StgValue>
</operation>

<operation id="5517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="20" op_0_bw="20" op_1_bw="15" op_2_bw="5">
<![CDATA[
entry:3821 %shl_ln85_68 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_43, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln85_68"/></StgValue>
</operation>

<operation id="5518" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="21" op_0_bw="20">
<![CDATA[
entry:3822 %zext_ln85_87 = zext i20 %shl_ln85_68

]]></Node>
<StgValue><ssdm name="zext_ln85_87"/></StgValue>
</operation>

<operation id="5519" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:3823 %shl_ln85_69 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_43, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln85_69"/></StgValue>
</operation>

<operation id="5520" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="23" op_0_bw="17">
<![CDATA[
entry:3824 %zext_ln85_88 = zext i17 %shl_ln85_69

]]></Node>
<StgValue><ssdm name="zext_ln85_88"/></StgValue>
</operation>

<operation id="5521" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="21" op_0_bw="17">
<![CDATA[
entry:3825 %zext_ln85_89 = zext i17 %shl_ln85_69

]]></Node>
<StgValue><ssdm name="zext_ln85_89"/></StgValue>
</operation>

<operation id="5522" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3826 %sub_ln85_9 = sub i21 %zext_ln85_89, i21 %zext_ln85_87

]]></Node>
<StgValue><ssdm name="sub_ln85_9"/></StgValue>
</operation>

<operation id="5523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3827 %tmp_627 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_53, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="5524" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3828 %shl_ln85_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_627, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_70"/></StgValue>
</operation>

<operation id="5525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="24" op_0_bw="21">
<![CDATA[
entry:3829 %sext_ln85_12 = sext i21 %sub_ln85_9

]]></Node>
<StgValue><ssdm name="sext_ln85_12"/></StgValue>
</operation>

<operation id="5526" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3830 %add_ln85_54 = add i24 %shl_ln85_70, i24 %sext_ln85_12

]]></Node>
<StgValue><ssdm name="add_ln85_54"/></StgValue>
</operation>

<operation id="5527" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3833 %tmp_628 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="5528" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3844 %mul_ln85_47 = mul i24 %zext_ln85_17, i24 16776380

]]></Node>
<StgValue><ssdm name="mul_ln85_47"/></StgValue>
</operation>

<operation id="5529" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3898 %add_ln85_67 = add i24 %shl_ln85_87, i24 %mul_ln85_57

]]></Node>
<StgValue><ssdm name="add_ln85_67"/></StgValue>
</operation>

<operation id="5530" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3899 %tmp_641 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_67, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="5531" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3900 %shl_ln85_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_641, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_88"/></StgValue>
</operation>

<operation id="5532" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3901 %mul_ln85_58 = mul i24 %zext_ln85_14, i24 636

]]></Node>
<StgValue><ssdm name="mul_ln85_58"/></StgValue>
</operation>

<operation id="5533" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3902 %add_ln85_68 = add i24 %shl_ln85_88, i24 %mul_ln85_58

]]></Node>
<StgValue><ssdm name="add_ln85_68"/></StgValue>
</operation>

<operation id="5534" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry:3903 %shl_ln85_89 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_43, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln85_89"/></StgValue>
</operation>

<operation id="5535" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="22" op_0_bw="21">
<![CDATA[
entry:3904 %zext_ln85_97 = zext i21 %shl_ln85_89

]]></Node>
<StgValue><ssdm name="zext_ln85_97"/></StgValue>
</operation>

<operation id="5536" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3905 %sub_ln85_12 = sub i22 0, i22 %zext_ln85_97

]]></Node>
<StgValue><ssdm name="sub_ln85_12"/></StgValue>
</operation>

<operation id="5537" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="23" op_0_bw="22">
<![CDATA[
entry:3906 %sext_ln85_15 = sext i22 %sub_ln85_12

]]></Node>
<StgValue><ssdm name="sext_ln85_15"/></StgValue>
</operation>

<operation id="5538" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:3907 %sub_ln85_13 = sub i23 %sext_ln85_15, i23 %zext_ln85_88

]]></Node>
<StgValue><ssdm name="sub_ln85_13"/></StgValue>
</operation>

<operation id="5539" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3975 %add_ln85_80 = add i24 %shl_ln85_104, i24 %mul_ln85_68

]]></Node>
<StgValue><ssdm name="add_ln85_80"/></StgValue>
</operation>

<operation id="5540" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3976 %mul_ln85_69 = mul i22 %zext_ln85_65, i22 4194254

]]></Node>
<StgValue><ssdm name="mul_ln85_69"/></StgValue>
</operation>

<operation id="5541" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3977 %tmp_654 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_80, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="5542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3978 %shl_ln85_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_654, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_105"/></StgValue>
</operation>

<operation id="5543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="24" op_0_bw="22">
<![CDATA[
entry:3979 %sext_ln85_21 = sext i22 %mul_ln85_69

]]></Node>
<StgValue><ssdm name="sext_ln85_21"/></StgValue>
</operation>

<operation id="5544" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3980 %add_ln85_81 = add i24 %shl_ln85_105, i24 %sext_ln85_21

]]></Node>
<StgValue><ssdm name="add_ln85_81"/></StgValue>
</operation>

<operation id="5545" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3983 %mul_ln85_70 = mul i24 %zext_ln85_107, i24 444

]]></Node>
<StgValue><ssdm name="mul_ln85_70"/></StgValue>
</operation>

<operation id="5546" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3987 %mul_ln85_71 = mul i22 %zext_ln85_44, i22 70

]]></Node>
<StgValue><ssdm name="mul_ln85_71"/></StgValue>
</operation>

<operation id="5547" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4048 %mul_ln85_79 = mul i21 %zext_ln85_86, i21 2097126

]]></Node>
<StgValue><ssdm name="mul_ln85_79"/></StgValue>
</operation>

<operation id="5548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="22" op_0_bw="15">
<![CDATA[
entry:4054 %zext_ln85_119 = zext i15 %layer1_output_45

]]></Node>
<StgValue><ssdm name="zext_ln85_119"/></StgValue>
</operation>

<operation id="5549" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4114 %add_ln85_104 = add i24 %shl_ln85_133, i24 %mul_ln85_89

]]></Node>
<StgValue><ssdm name="add_ln85_104"/></StgValue>
</operation>

<operation id="5550" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4115 %mul_ln85_90 = mul i22 %zext_ln85_109, i22 4194245

]]></Node>
<StgValue><ssdm name="mul_ln85_90"/></StgValue>
</operation>

<operation id="5551" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4116 %tmp_678 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_104, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="5552" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4117 %shl_ln85_134 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_678, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_134"/></StgValue>
</operation>

<operation id="5553" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="24" op_0_bw="22">
<![CDATA[
entry:4118 %sext_ln85_29 = sext i22 %mul_ln85_90

]]></Node>
<StgValue><ssdm name="sext_ln85_29"/></StgValue>
</operation>

<operation id="5554" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4119 %add_ln85_105 = add i24 %shl_ln85_134, i24 %sext_ln85_29

]]></Node>
<StgValue><ssdm name="add_ln85_105"/></StgValue>
</operation>

<operation id="5555" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4127 %mul_ln85_91 = mul i24 %zext_ln85_23, i24 16777061

]]></Node>
<StgValue><ssdm name="mul_ln85_91"/></StgValue>
</operation>

<operation id="5556" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4165 %add_ln85_113 = add i24 %shl_ln85_144, i24 %mul_ln85_97

]]></Node>
<StgValue><ssdm name="add_ln85_113"/></StgValue>
</operation>

<operation id="5557" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4166 %mul_ln85_98 = mul i22 %zext_ln85_35, i22 122

]]></Node>
<StgValue><ssdm name="mul_ln85_98"/></StgValue>
</operation>

<operation id="5558" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4167 %tmp_687 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_113, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="5559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4168 %shl_ln85_145 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_687, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_145"/></StgValue>
</operation>

<operation id="5560" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="24" op_0_bw="22">
<![CDATA[
entry:4169 %zext_ln85_135 = zext i22 %mul_ln85_98

]]></Node>
<StgValue><ssdm name="zext_ln85_135"/></StgValue>
</operation>

<operation id="5561" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4170 %add_ln85_114 = add i24 %shl_ln85_145, i24 %zext_ln85_135

]]></Node>
<StgValue><ssdm name="add_ln85_114"/></StgValue>
</operation>

<operation id="5562" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4179 %mul_ln85_99 = mul i23 %zext_ln85_95, i23 164

]]></Node>
<StgValue><ssdm name="mul_ln85_99"/></StgValue>
</operation>

<operation id="5563" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4184 %mul_ln85_100 = mul i24 %zext_ln85_43, i24 16776781

]]></Node>
<StgValue><ssdm name="mul_ln85_100"/></StgValue>
</operation>

<operation id="5564" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4260 %add_ln85_130 = add i24 %shl_ln85_165, i24 %mul_ln85_112

]]></Node>
<StgValue><ssdm name="add_ln85_130"/></StgValue>
</operation>

<operation id="5565" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4261 %mul_ln85_113 = mul i21 %zext_ln85_106, i21 54

]]></Node>
<StgValue><ssdm name="mul_ln85_113"/></StgValue>
</operation>

<operation id="5566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4262 %tmp_705 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_130, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="5567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4263 %shl_ln85_166 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_705, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_166"/></StgValue>
</operation>

<operation id="5568" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="24" op_0_bw="21">
<![CDATA[
entry:4264 %zext_ln85_148 = zext i21 %mul_ln85_113

]]></Node>
<StgValue><ssdm name="zext_ln85_148"/></StgValue>
</operation>

<operation id="5569" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4265 %add_ln85_131 = add i24 %shl_ln85_166, i24 %zext_ln85_148

]]></Node>
<StgValue><ssdm name="add_ln85_131"/></StgValue>
</operation>

<operation id="5570" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4266 %mul_ln85_114 = mul i23 %zext_ln85_85, i23 8388537

]]></Node>
<StgValue><ssdm name="mul_ln85_114"/></StgValue>
</operation>

<operation id="5571" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4274 %mul_ln85_115 = mul i22 %zext_ln85_119, i22 114

]]></Node>
<StgValue><ssdm name="mul_ln85_115"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="5572" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3534 %add_ln85_8 = add i24 %shl_ln85_10, i24 %mul_ln85_9

]]></Node>
<StgValue><ssdm name="add_ln85_8"/></StgValue>
</operation>

<operation id="5573" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:3537 %mul_ln85_10 = mul i21 %zext_ln85_18, i21 49

]]></Node>
<StgValue><ssdm name="mul_ln85_10"/></StgValue>
</operation>

<operation id="5574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3538 %tmp_581 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="5575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3539 %shl_ln85_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_581, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_11"/></StgValue>
</operation>

<operation id="5576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="24" op_0_bw="21">
<![CDATA[
entry:3540 %zext_ln85_19 = zext i21 %mul_ln85_10

]]></Node>
<StgValue><ssdm name="zext_ln85_19"/></StgValue>
</operation>

<operation id="5577" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3541 %add_ln85_9 = add i24 %shl_ln85_11, i24 %zext_ln85_19

]]></Node>
<StgValue><ssdm name="add_ln85_9"/></StgValue>
</operation>

<operation id="5578" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3552 %mul_ln85_11 = mul i24 %zext_ln85_23, i24 16776632

]]></Node>
<StgValue><ssdm name="mul_ln85_11"/></StgValue>
</operation>

<operation id="5579" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3627 %add_ln85_22 = add i24 %shl_ln85_27, i24 %mul_ln85_21

]]></Node>
<StgValue><ssdm name="add_ln85_22"/></StgValue>
</operation>

<operation id="5580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3631 %tmp_596 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="5581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3632 %shl_ln85_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_596, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_28"/></StgValue>
</operation>

<operation id="5582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="24" op_0_bw="20">
<![CDATA[
entry:3633 %zext_ln85_46 = zext i20 %mul_ln85_22

]]></Node>
<StgValue><ssdm name="zext_ln85_46"/></StgValue>
</operation>

<operation id="5583" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3634 %add_ln85_23 = add i24 %shl_ln85_28, i24 %zext_ln85_46

]]></Node>
<StgValue><ssdm name="add_ln85_23"/></StgValue>
</operation>

<operation id="5584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="23" op_0_bw="15">
<![CDATA[
entry:3635 %zext_ln85_47 = zext i15 %layer1_output_47

]]></Node>
<StgValue><ssdm name="zext_ln85_47"/></StgValue>
</operation>

<operation id="5585" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3637 %mul_ln85_23 = mul i24 %zext_ln85_48, i24 16776378

]]></Node>
<StgValue><ssdm name="mul_ln85_23"/></StgValue>
</operation>

<operation id="5586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3638 %tmp_597 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="5587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3639 %shl_ln85_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_597, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_29"/></StgValue>
</operation>

<operation id="5588" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3640 %add_ln85_24 = add i24 %shl_ln85_29, i24 %mul_ln85_23

]]></Node>
<StgValue><ssdm name="add_ln85_24"/></StgValue>
</operation>

<operation id="5589" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3723 %add_ln85_36 = add i24 %shl_ln85_48, i24 %mul_ln85_31

]]></Node>
<StgValue><ssdm name="add_ln85_36"/></StgValue>
</operation>

<operation id="5590" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3725 %mul_ln85_32 = mul i24 %zext_ln85_67, i24 16775899

]]></Node>
<StgValue><ssdm name="mul_ln85_32"/></StgValue>
</operation>

<operation id="5591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3726 %tmp_610 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="5592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="21" op_0_bw="15">
<![CDATA[
entry:3831 %zext_ln85_90 = zext i15 %layer1_output_49

]]></Node>
<StgValue><ssdm name="zext_ln85_90"/></StgValue>
</operation>

<operation id="5593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry:3832 %shl_ln85_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_49, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln85_2"/></StgValue>
</operation>

<operation id="5594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3834 %shl_ln85_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_628, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_71"/></StgValue>
</operation>

<operation id="5595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="24" op_0_bw="21">
<![CDATA[
entry:3835 %zext_ln85_91 = zext i21 %shl_ln85_2

]]></Node>
<StgValue><ssdm name="zext_ln85_91"/></StgValue>
</operation>

<operation id="5596" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3836 %add_ln85_55 = add i24 %shl_ln85_71, i24 %zext_ln85_91

]]></Node>
<StgValue><ssdm name="add_ln85_55"/></StgValue>
</operation>

<operation id="5597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:3837 %shl_ln85_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %layer1_output_51, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln85_72"/></StgValue>
</operation>

<operation id="5598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry:3838 %shl_ln85_73 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_51, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln85_73"/></StgValue>
</operation>

<operation id="5599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="24" op_0_bw="21">
<![CDATA[
entry:3839 %zext_ln85_92 = zext i21 %shl_ln85_73

]]></Node>
<StgValue><ssdm name="zext_ln85_92"/></StgValue>
</operation>

<operation id="5600" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3840 %sub_ln85_10 = sub i24 %shl_ln85_72, i24 %zext_ln85_92

]]></Node>
<StgValue><ssdm name="sub_ln85_10"/></StgValue>
</operation>

<operation id="5601" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3841 %tmp_629 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_55, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="5602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3842 %shl_ln85_74 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_629, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_74"/></StgValue>
</operation>

<operation id="5603" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3843 %add_ln85_56 = add i24 %shl_ln85_74, i24 %sub_ln85_10

]]></Node>
<StgValue><ssdm name="add_ln85_56"/></StgValue>
</operation>

<operation id="5604" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3844 %mul_ln85_47 = mul i24 %zext_ln85_17, i24 16776380

]]></Node>
<StgValue><ssdm name="mul_ln85_47"/></StgValue>
</operation>

<operation id="5605" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3845 %tmp_630 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_56, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="5606" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3848 %mul_ln85_48 = mul i24 %zext_ln85_23, i24 394

]]></Node>
<StgValue><ssdm name="mul_ln85_48"/></StgValue>
</operation>

<operation id="5607" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3902 %add_ln85_68 = add i24 %shl_ln85_88, i24 %mul_ln85_58

]]></Node>
<StgValue><ssdm name="add_ln85_68"/></StgValue>
</operation>

<operation id="5608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3908 %tmp_642 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_68, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="5609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3909 %shl_ln85_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_642, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_90"/></StgValue>
</operation>

<operation id="5610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="24" op_0_bw="23">
<![CDATA[
entry:3910 %sext_ln85_16 = sext i23 %sub_ln85_13

]]></Node>
<StgValue><ssdm name="sext_ln85_16"/></StgValue>
</operation>

<operation id="5611" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3911 %add_ln85_69 = add i24 %shl_ln85_90, i24 %sext_ln85_16

]]></Node>
<StgValue><ssdm name="add_ln85_69"/></StgValue>
</operation>

<operation id="5612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3916 %tmp_643 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_69, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="5613" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3980 %add_ln85_81 = add i24 %shl_ln85_105, i24 %sext_ln85_21

]]></Node>
<StgValue><ssdm name="add_ln85_81"/></StgValue>
</operation>

<operation id="5614" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3983 %mul_ln85_70 = mul i24 %zext_ln85_107, i24 444

]]></Node>
<StgValue><ssdm name="mul_ln85_70"/></StgValue>
</operation>

<operation id="5615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3984 %tmp_655 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_81, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="5616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3985 %shl_ln85_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_655, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_106"/></StgValue>
</operation>

<operation id="5617" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3986 %add_ln85_82 = add i24 %shl_ln85_106, i24 %mul_ln85_70

]]></Node>
<StgValue><ssdm name="add_ln85_82"/></StgValue>
</operation>

<operation id="5618" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3987 %mul_ln85_71 = mul i22 %zext_ln85_44, i22 70

]]></Node>
<StgValue><ssdm name="mul_ln85_71"/></StgValue>
</operation>

<operation id="5619" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4002 %mul_ln85_72 = mul i24 %zext_ln85_23, i24 355

]]></Node>
<StgValue><ssdm name="mul_ln85_72"/></StgValue>
</operation>

<operation id="5620" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4048 %mul_ln85_79 = mul i21 %zext_ln85_86, i21 2097126

]]></Node>
<StgValue><ssdm name="mul_ln85_79"/></StgValue>
</operation>

<operation id="5621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4050 %shl_ln85_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_666, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_121"/></StgValue>
</operation>

<operation id="5622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="24" op_0_bw="21">
<![CDATA[
entry:4051 %sext_ln85_25 = sext i21 %mul_ln85_79

]]></Node>
<StgValue><ssdm name="sext_ln85_25"/></StgValue>
</operation>

<operation id="5623" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4052 %add_ln85_93 = add i24 %shl_ln85_121, i24 %sext_ln85_25

]]></Node>
<StgValue><ssdm name="add_ln85_93"/></StgValue>
</operation>

<operation id="5624" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4064 %mul_ln85_80 = mul i23 %zext_ln85_47, i23 157

]]></Node>
<StgValue><ssdm name="mul_ln85_80"/></StgValue>
</operation>

<operation id="5625" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4119 %add_ln85_105 = add i24 %shl_ln85_134, i24 %sext_ln85_29

]]></Node>
<StgValue><ssdm name="add_ln85_105"/></StgValue>
</operation>

<operation id="5626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="20" op_0_bw="20" op_1_bw="15" op_2_bw="5">
<![CDATA[
entry:4120 %shl_ln85_135 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_49, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln85_135"/></StgValue>
</operation>

<operation id="5627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="21" op_0_bw="20">
<![CDATA[
entry:4121 %zext_ln85_128 = zext i20 %shl_ln85_135

]]></Node>
<StgValue><ssdm name="zext_ln85_128"/></StgValue>
</operation>

<operation id="5628" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4122 %add_ln85_141 = add i21 %zext_ln85_128, i21 %zext_ln85_90

]]></Node>
<StgValue><ssdm name="add_ln85_141"/></StgValue>
</operation>

<operation id="5629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4123 %tmp_679 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_105, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="5630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4124 %shl_ln85_136 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_679, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_136"/></StgValue>
</operation>

<operation id="5631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="24" op_0_bw="21">
<![CDATA[
entry:4125 %zext_ln85_129 = zext i21 %add_ln85_141

]]></Node>
<StgValue><ssdm name="zext_ln85_129"/></StgValue>
</operation>

<operation id="5632" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4126 %add_ln85_106 = add i24 %shl_ln85_136, i24 %zext_ln85_129

]]></Node>
<StgValue><ssdm name="add_ln85_106"/></StgValue>
</operation>

<operation id="5633" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4127 %mul_ln85_91 = mul i24 %zext_ln85_23, i24 16777061

]]></Node>
<StgValue><ssdm name="mul_ln85_91"/></StgValue>
</operation>

<operation id="5634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4128 %tmp_680 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_106, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="5635" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4170 %add_ln85_114 = add i24 %shl_ln85_145, i24 %zext_ln85_135

]]></Node>
<StgValue><ssdm name="add_ln85_114"/></StgValue>
</operation>

<operation id="5636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="20" op_0_bw="15">
<![CDATA[
entry:4171 %zext_ln85_136 = zext i15 %layer1_output_33

]]></Node>
<StgValue><ssdm name="zext_ln85_136"/></StgValue>
</operation>

<operation id="5637" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:4172 %tmp_688 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_33, i4 0

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="5638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="20" op_0_bw="19">
<![CDATA[
entry:4173 %zext_ln85_137 = zext i19 %tmp_688

]]></Node>
<StgValue><ssdm name="zext_ln85_137"/></StgValue>
</operation>

<operation id="5639" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4174 %sub_ln85_27 = sub i20 %zext_ln85_136, i20 %zext_ln85_137

]]></Node>
<StgValue><ssdm name="sub_ln85_27"/></StgValue>
</operation>

<operation id="5640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4175 %tmp_689 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_114, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="5641" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4176 %shl_ln85_146 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_689, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_146"/></StgValue>
</operation>

<operation id="5642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="24" op_0_bw="20">
<![CDATA[
entry:4177 %sext_ln85_31 = sext i20 %sub_ln85_27

]]></Node>
<StgValue><ssdm name="sext_ln85_31"/></StgValue>
</operation>

<operation id="5643" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4178 %add_ln85_115 = add i24 %shl_ln85_146, i24 %sext_ln85_31

]]></Node>
<StgValue><ssdm name="add_ln85_115"/></StgValue>
</operation>

<operation id="5644" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4179 %mul_ln85_99 = mul i23 %zext_ln85_95, i23 164

]]></Node>
<StgValue><ssdm name="mul_ln85_99"/></StgValue>
</operation>

<operation id="5645" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4180 %tmp_690 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_115, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="5646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4181 %shl_ln85_147 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_690, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_147"/></StgValue>
</operation>

<operation id="5647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="24" op_0_bw="23">
<![CDATA[
entry:4182 %zext_ln85_138 = zext i23 %mul_ln85_99

]]></Node>
<StgValue><ssdm name="zext_ln85_138"/></StgValue>
</operation>

<operation id="5648" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4183 %add_ln85_116 = add i24 %shl_ln85_147, i24 %zext_ln85_138

]]></Node>
<StgValue><ssdm name="add_ln85_116"/></StgValue>
</operation>

<operation id="5649" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4184 %mul_ln85_100 = mul i24 %zext_ln85_43, i24 16776781

]]></Node>
<StgValue><ssdm name="mul_ln85_100"/></StgValue>
</operation>

<operation id="5650" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4189 %mul_ln85_101 = mul i24 %zext_ln85_139, i24 16776759

]]></Node>
<StgValue><ssdm name="mul_ln85_101"/></StgValue>
</operation>

<operation id="5651" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4265 %add_ln85_131 = add i24 %shl_ln85_166, i24 %zext_ln85_148

]]></Node>
<StgValue><ssdm name="add_ln85_131"/></StgValue>
</operation>

<operation id="5652" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4266 %mul_ln85_114 = mul i23 %zext_ln85_85, i23 8388537

]]></Node>
<StgValue><ssdm name="mul_ln85_114"/></StgValue>
</operation>

<operation id="5653" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4267 %tmp_706 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_131, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="5654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4268 %shl_ln85_167 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_706, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_167"/></StgValue>
</operation>

<operation id="5655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="24" op_0_bw="23">
<![CDATA[
entry:4269 %sext_ln85_36 = sext i23 %mul_ln85_114

]]></Node>
<StgValue><ssdm name="sext_ln85_36"/></StgValue>
</operation>

<operation id="5656" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4270 %add_ln85_132 = add i24 %shl_ln85_167, i24 %sext_ln85_36

]]></Node>
<StgValue><ssdm name="add_ln85_132"/></StgValue>
</operation>

<operation id="5657" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4274 %mul_ln85_115 = mul i22 %zext_ln85_119, i22 114

]]></Node>
<StgValue><ssdm name="mul_ln85_115"/></StgValue>
</operation>

<operation id="5658" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4279 %mul_ln85_116 = mul i24 %zext_ln85_127, i24 419

]]></Node>
<StgValue><ssdm name="mul_ln85_116"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="5659" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3541 %add_ln85_9 = add i24 %shl_ln85_11, i24 %zext_ln85_19

]]></Node>
<StgValue><ssdm name="add_ln85_9"/></StgValue>
</operation>

<operation id="5660" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="20" op_0_bw="15">
<![CDATA[
entry:3542 %zext_ln85_20 = zext i15 %layer1_output_53

]]></Node>
<StgValue><ssdm name="zext_ln85_20"/></StgValue>
</operation>

<operation id="5661" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="19" op_0_bw="15">
<![CDATA[
entry:3543 %zext_ln85_21 = zext i15 %layer1_output_53

]]></Node>
<StgValue><ssdm name="zext_ln85_21"/></StgValue>
</operation>

<operation id="5662" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:3544 %shl_ln85_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_53, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_12"/></StgValue>
</operation>

<operation id="5663" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="19" op_0_bw="18">
<![CDATA[
entry:3545 %zext_ln85_22 = zext i18 %shl_ln85_12

]]></Node>
<StgValue><ssdm name="zext_ln85_22"/></StgValue>
</operation>

<operation id="5664" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:3546 %sub_ln85 = sub i19 %zext_ln85_22, i19 %zext_ln85_21

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="5665" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3547 %tmp_582 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="5666" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3548 %shl_ln85_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_582, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_13"/></StgValue>
</operation>

<operation id="5667" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="24" op_0_bw="19">
<![CDATA[
entry:3549 %sext_ln85 = sext i19 %sub_ln85

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="5668" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3550 %add_ln85_10 = add i24 %shl_ln85_13, i24 %sext_ln85

]]></Node>
<StgValue><ssdm name="add_ln85_10"/></StgValue>
</operation>

<operation id="5669" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3552 %mul_ln85_11 = mul i24 %zext_ln85_23, i24 16776632

]]></Node>
<StgValue><ssdm name="mul_ln85_11"/></StgValue>
</operation>

<operation id="5670" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3553 %tmp_583 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="5671" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3554 %shl_ln85_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_583, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_14"/></StgValue>
</operation>

<operation id="5672" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3555 %add_ln85_11 = add i24 %shl_ln85_14, i24 %mul_ln85_11

]]></Node>
<StgValue><ssdm name="add_ln85_11"/></StgValue>
</operation>

<operation id="5673" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3640 %add_ln85_24 = add i24 %shl_ln85_29, i24 %mul_ln85_23

]]></Node>
<StgValue><ssdm name="add_ln85_24"/></StgValue>
</operation>

<operation id="5674" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:3641 %shl_ln85_30 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %layer1_output_56, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_30"/></StgValue>
</operation>

<operation id="5675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="19" op_0_bw="18">
<![CDATA[
entry:3642 %zext_ln85_49 = zext i18 %shl_ln85_30

]]></Node>
<StgValue><ssdm name="zext_ln85_49"/></StgValue>
</operation>

<operation id="5676" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:3643 %sub_ln85_1 = sub i19 0, i19 %zext_ln85_49

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="5677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3644 %tmp_598 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="5678" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3645 %shl_ln85_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_598, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_31"/></StgValue>
</operation>

<operation id="5679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="24" op_0_bw="19">
<![CDATA[
entry:3646 %sext_ln85_3 = sext i19 %sub_ln85_1

]]></Node>
<StgValue><ssdm name="sext_ln85_3"/></StgValue>
</operation>

<operation id="5680" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3647 %add_ln85_25 = add i24 %shl_ln85_31, i24 %sext_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln85_25"/></StgValue>
</operation>

<operation id="5681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3648 %sum_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_115"/></StgValue>
</operation>

<operation id="5682" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3725 %mul_ln85_32 = mul i24 %zext_ln85_67, i24 16775899

]]></Node>
<StgValue><ssdm name="mul_ln85_32"/></StgValue>
</operation>

<operation id="5683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3727 %shl_ln85_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_610, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_49"/></StgValue>
</operation>

<operation id="5684" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3728 %add_ln85_37 = add i24 %shl_ln85_49, i24 %mul_ln85_32

]]></Node>
<StgValue><ssdm name="add_ln85_37"/></StgValue>
</operation>

<operation id="5685" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3844 %mul_ln85_47 = mul i24 %zext_ln85_17, i24 16776380

]]></Node>
<StgValue><ssdm name="mul_ln85_47"/></StgValue>
</operation>

<operation id="5686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3846 %shl_ln85_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_630, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_75"/></StgValue>
</operation>

<operation id="5687" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3847 %add_ln85_57 = add i24 %shl_ln85_75, i24 %mul_ln85_47

]]></Node>
<StgValue><ssdm name="add_ln85_57"/></StgValue>
</operation>

<operation id="5688" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3848 %mul_ln85_48 = mul i24 %zext_ln85_23, i24 394

]]></Node>
<StgValue><ssdm name="mul_ln85_48"/></StgValue>
</operation>

<operation id="5689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="24" op_0_bw="24" op_1_bw="15" op_2_bw="9">
<![CDATA[
entry:3912 %shl_ln85_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %layer1_output_56, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln85_91"/></StgValue>
</operation>

<operation id="5690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry:3913 %shl_ln85_92 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_56, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln85_92"/></StgValue>
</operation>

<operation id="5691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="24" op_0_bw="21">
<![CDATA[
entry:3914 %zext_ln85_98 = zext i21 %shl_ln85_92

]]></Node>
<StgValue><ssdm name="zext_ln85_98"/></StgValue>
</operation>

<operation id="5692" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3915 %sub_ln85_14 = sub i24 %shl_ln85_91, i24 %zext_ln85_98

]]></Node>
<StgValue><ssdm name="sub_ln85_14"/></StgValue>
</operation>

<operation id="5693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3917 %shl_ln85_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_643, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_93"/></StgValue>
</operation>

<operation id="5694" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3918 %add_ln85_70 = add i24 %shl_ln85_93, i24 %sub_ln85_14

]]></Node>
<StgValue><ssdm name="add_ln85_70"/></StgValue>
</operation>

<operation id="5695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3919 %sum_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_70, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_121"/></StgValue>
</operation>

<operation id="5696" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3986 %add_ln85_82 = add i24 %shl_ln85_106, i24 %mul_ln85_70

]]></Node>
<StgValue><ssdm name="add_ln85_82"/></StgValue>
</operation>

<operation id="5697" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3987 %mul_ln85_71 = mul i22 %zext_ln85_44, i22 70

]]></Node>
<StgValue><ssdm name="mul_ln85_71"/></StgValue>
</operation>

<operation id="5698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3988 %tmp_656 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_82, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="5699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3989 %shl_ln85_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_656, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_107"/></StgValue>
</operation>

<operation id="5700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="24" op_0_bw="22">
<![CDATA[
entry:3990 %zext_ln85_108 = zext i22 %mul_ln85_71

]]></Node>
<StgValue><ssdm name="zext_ln85_108"/></StgValue>
</operation>

<operation id="5701" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3991 %add_ln85_83 = add i24 %shl_ln85_107, i24 %zext_ln85_108

]]></Node>
<StgValue><ssdm name="add_ln85_83"/></StgValue>
</operation>

<operation id="5702" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4002 %mul_ln85_72 = mul i24 %zext_ln85_23, i24 355

]]></Node>
<StgValue><ssdm name="mul_ln85_72"/></StgValue>
</operation>

<operation id="5703" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4052 %add_ln85_93 = add i24 %shl_ln85_121, i24 %sext_ln85_25

]]></Node>
<StgValue><ssdm name="add_ln85_93"/></StgValue>
</operation>

<operation id="5704" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="24" op_0_bw="15">
<![CDATA[
entry:4053 %zext_ln85_118 = zext i15 %layer1_output_45

]]></Node>
<StgValue><ssdm name="zext_ln85_118"/></StgValue>
</operation>

<operation id="5705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
entry:4055 %shl_ln85_122 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %layer1_output_45, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln85_122"/></StgValue>
</operation>

<operation id="5706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="23" op_0_bw="22">
<![CDATA[
entry:4056 %zext_ln85_120 = zext i22 %shl_ln85_122

]]></Node>
<StgValue><ssdm name="zext_ln85_120"/></StgValue>
</operation>

<operation id="5707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="20" op_0_bw="20" op_1_bw="15" op_2_bw="5">
<![CDATA[
entry:4057 %shl_ln85_123 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_45, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln85_123"/></StgValue>
</operation>

<operation id="5708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="23" op_0_bw="20">
<![CDATA[
entry:4058 %zext_ln85_121 = zext i20 %shl_ln85_123

]]></Node>
<StgValue><ssdm name="zext_ln85_121"/></StgValue>
</operation>

<operation id="5709" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4059 %sub_ln85_20 = sub i23 %zext_ln85_120, i23 %zext_ln85_121

]]></Node>
<StgValue><ssdm name="sub_ln85_20"/></StgValue>
</operation>

<operation id="5710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4060 %tmp_667 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_93, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="5711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4061 %shl_ln85_124 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_667, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_124"/></StgValue>
</operation>

<operation id="5712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="24" op_0_bw="23">
<![CDATA[
entry:4062 %sext_ln85_26 = sext i23 %sub_ln85_20

]]></Node>
<StgValue><ssdm name="sext_ln85_26"/></StgValue>
</operation>

<operation id="5713" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4063 %add_ln85_94 = add i24 %shl_ln85_124, i24 %sext_ln85_26

]]></Node>
<StgValue><ssdm name="add_ln85_94"/></StgValue>
</operation>

<operation id="5714" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4064 %mul_ln85_80 = mul i23 %zext_ln85_47, i23 157

]]></Node>
<StgValue><ssdm name="mul_ln85_80"/></StgValue>
</operation>

<operation id="5715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4065 %tmp_668 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_94, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="5716" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4069 %mul_ln85_81 = mul i20 %zext_ln85_20, i20 26

]]></Node>
<StgValue><ssdm name="mul_ln85_81"/></StgValue>
</operation>

<operation id="5717" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4127 %mul_ln85_91 = mul i24 %zext_ln85_23, i24 16777061

]]></Node>
<StgValue><ssdm name="mul_ln85_91"/></StgValue>
</operation>

<operation id="5718" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4129 %shl_ln85_137 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_680, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_137"/></StgValue>
</operation>

<operation id="5719" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4130 %add_ln85_107 = add i24 %shl_ln85_137, i24 %mul_ln85_91

]]></Node>
<StgValue><ssdm name="add_ln85_107"/></StgValue>
</operation>

<operation id="5720" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4183 %add_ln85_116 = add i24 %shl_ln85_147, i24 %zext_ln85_138

]]></Node>
<StgValue><ssdm name="add_ln85_116"/></StgValue>
</operation>

<operation id="5721" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4184 %mul_ln85_100 = mul i24 %zext_ln85_43, i24 16776781

]]></Node>
<StgValue><ssdm name="mul_ln85_100"/></StgValue>
</operation>

<operation id="5722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4185 %tmp_691 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_116, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="5723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4186 %shl_ln85_148 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_691, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_148"/></StgValue>
</operation>

<operation id="5724" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4187 %add_ln85_117 = add i24 %shl_ln85_148, i24 %mul_ln85_100

]]></Node>
<StgValue><ssdm name="add_ln85_117"/></StgValue>
</operation>

<operation id="5725" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4189 %mul_ln85_101 = mul i24 %zext_ln85_139, i24 16776759

]]></Node>
<StgValue><ssdm name="mul_ln85_101"/></StgValue>
</operation>

<operation id="5726" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4204 %mul_ln85_102 = mul i24 %zext_ln85_118, i24 16776549

]]></Node>
<StgValue><ssdm name="mul_ln85_102"/></StgValue>
</operation>

<operation id="5727" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4270 %add_ln85_132 = add i24 %shl_ln85_167, i24 %sext_ln85_36

]]></Node>
<StgValue><ssdm name="add_ln85_132"/></StgValue>
</operation>

<operation id="5728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4271 %tmp_707 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_132, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="5729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4272 %shl_ln85_168 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_707, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_168"/></StgValue>
</operation>

<operation id="5730" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4273 %add_ln85_133 = add i24 %shl_ln85_168, i24 %zext_ln85_46

]]></Node>
<StgValue><ssdm name="add_ln85_133"/></StgValue>
</operation>

<operation id="5731" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4274 %mul_ln85_115 = mul i22 %zext_ln85_119, i22 114

]]></Node>
<StgValue><ssdm name="mul_ln85_115"/></StgValue>
</operation>

<operation id="5732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4275 %tmp_708 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_133, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="5733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4276 %shl_ln85_169 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_708, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_169"/></StgValue>
</operation>

<operation id="5734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="24" op_0_bw="22">
<![CDATA[
entry:4277 %zext_ln85_149 = zext i22 %mul_ln85_115

]]></Node>
<StgValue><ssdm name="zext_ln85_149"/></StgValue>
</operation>

<operation id="5735" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4278 %add_ln85_134 = add i24 %shl_ln85_169, i24 %zext_ln85_149

]]></Node>
<StgValue><ssdm name="add_ln85_134"/></StgValue>
</operation>

<operation id="5736" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4279 %mul_ln85_116 = mul i24 %zext_ln85_127, i24 419

]]></Node>
<StgValue><ssdm name="mul_ln85_116"/></StgValue>
</operation>

<operation id="5737" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4283 %mul_ln85_117 = mul i23 %zext_ln85_47, i23 8388529

]]></Node>
<StgValue><ssdm name="mul_ln85_117"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="5738" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3555 %add_ln85_11 = add i24 %shl_ln85_14, i24 %mul_ln85_11

]]></Node>
<StgValue><ssdm name="add_ln85_11"/></StgValue>
</operation>

<operation id="5739" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3556 %sum_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_113"/></StgValue>
</operation>

<operation id="5740" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3557 %sum_192 = add i16 %sum_113, i16 124

]]></Node>
<StgValue><ssdm name="sum_192"/></StgValue>
</operation>

<operation id="5741" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3649 %sum_193 = add i16 %sum_115, i16 417

]]></Node>
<StgValue><ssdm name="sum_193"/></StgValue>
</operation>

<operation id="5742" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3728 %add_ln85_37 = add i24 %shl_ln85_49, i24 %mul_ln85_32

]]></Node>
<StgValue><ssdm name="add_ln85_37"/></StgValue>
</operation>

<operation id="5743" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3729 %sum_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_117"/></StgValue>
</operation>

<operation id="5744" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3730 %sum_194 = add i16 %sum_117, i16 65445

]]></Node>
<StgValue><ssdm name="sum_194"/></StgValue>
</operation>

<operation id="5745" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3847 %add_ln85_57 = add i24 %shl_ln85_75, i24 %mul_ln85_47

]]></Node>
<StgValue><ssdm name="add_ln85_57"/></StgValue>
</operation>

<operation id="5746" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3848 %mul_ln85_48 = mul i24 %zext_ln85_23, i24 394

]]></Node>
<StgValue><ssdm name="mul_ln85_48"/></StgValue>
</operation>

<operation id="5747" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3849 %tmp_631 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_57, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="5748" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3850 %shl_ln85_76 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_631, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_76"/></StgValue>
</operation>

<operation id="5749" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3851 %add_ln85_58 = add i24 %shl_ln85_76, i24 %mul_ln85_48

]]></Node>
<StgValue><ssdm name="add_ln85_58"/></StgValue>
</operation>

<operation id="5750" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3991 %add_ln85_83 = add i24 %shl_ln85_107, i24 %zext_ln85_108

]]></Node>
<StgValue><ssdm name="add_ln85_83"/></StgValue>
</operation>

<operation id="5751" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="21" op_0_bw="21" op_1_bw="15" op_2_bw="6">
<![CDATA[
entry:3993 %shl_ln85_108 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %layer1_output_48, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln85_108"/></StgValue>
</operation>

<operation id="5752" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="22" op_0_bw="21">
<![CDATA[
entry:3994 %zext_ln85_110 = zext i21 %shl_ln85_108

]]></Node>
<StgValue><ssdm name="zext_ln85_110"/></StgValue>
</operation>

<operation id="5753" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:3995 %shl_ln85_109 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_48, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln85_109"/></StgValue>
</operation>

<operation id="5754" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="22" op_0_bw="17">
<![CDATA[
entry:3996 %zext_ln85_111 = zext i17 %shl_ln85_109

]]></Node>
<StgValue><ssdm name="zext_ln85_111"/></StgValue>
</operation>

<operation id="5755" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:3997 %sub_ln85_17 = sub i22 %zext_ln85_110, i22 %zext_ln85_111

]]></Node>
<StgValue><ssdm name="sub_ln85_17"/></StgValue>
</operation>

<operation id="5756" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3998 %tmp_657 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_83, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="5757" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3999 %shl_ln85_110 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_657, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_110"/></StgValue>
</operation>

<operation id="5758" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="24" op_0_bw="22">
<![CDATA[
entry:4000 %sext_ln85_22 = sext i22 %sub_ln85_17

]]></Node>
<StgValue><ssdm name="sext_ln85_22"/></StgValue>
</operation>

<operation id="5759" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4001 %add_ln85_84 = add i24 %shl_ln85_110, i24 %sext_ln85_22

]]></Node>
<StgValue><ssdm name="add_ln85_84"/></StgValue>
</operation>

<operation id="5760" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4002 %mul_ln85_72 = mul i24 %zext_ln85_23, i24 355

]]></Node>
<StgValue><ssdm name="mul_ln85_72"/></StgValue>
</operation>

<operation id="5761" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4003 %tmp_658 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_84, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="5762" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4004 %shl_ln85_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_658, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_111"/></StgValue>
</operation>

<operation id="5763" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4005 %add_ln85_85 = add i24 %shl_ln85_111, i24 %mul_ln85_72

]]></Node>
<StgValue><ssdm name="add_ln85_85"/></StgValue>
</operation>

<operation id="5764" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4064 %mul_ln85_80 = mul i23 %zext_ln85_47, i23 157

]]></Node>
<StgValue><ssdm name="mul_ln85_80"/></StgValue>
</operation>

<operation id="5765" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4066 %shl_ln85_125 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_668, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_125"/></StgValue>
</operation>

<operation id="5766" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="24" op_0_bw="23">
<![CDATA[
entry:4067 %zext_ln85_122 = zext i23 %mul_ln85_80

]]></Node>
<StgValue><ssdm name="zext_ln85_122"/></StgValue>
</operation>

<operation id="5767" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4068 %add_ln85_95 = add i24 %shl_ln85_125, i24 %zext_ln85_122

]]></Node>
<StgValue><ssdm name="add_ln85_95"/></StgValue>
</operation>

<operation id="5768" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4069 %mul_ln85_81 = mul i20 %zext_ln85_20, i20 26

]]></Node>
<StgValue><ssdm name="mul_ln85_81"/></StgValue>
</operation>

<operation id="5769" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4130 %add_ln85_107 = add i24 %shl_ln85_137, i24 %mul_ln85_91

]]></Node>
<StgValue><ssdm name="add_ln85_107"/></StgValue>
</operation>

<operation id="5770" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4131 %sum_127 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_107, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_127"/></StgValue>
</operation>

<operation id="5771" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4187 %add_ln85_117 = add i24 %shl_ln85_148, i24 %mul_ln85_100

]]></Node>
<StgValue><ssdm name="add_ln85_117"/></StgValue>
</operation>

<operation id="5772" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4189 %mul_ln85_101 = mul i24 %zext_ln85_139, i24 16776759

]]></Node>
<StgValue><ssdm name="mul_ln85_101"/></StgValue>
</operation>

<operation id="5773" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4190 %tmp_692 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_117, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="5774" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4191 %shl_ln85_149 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_692, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_149"/></StgValue>
</operation>

<operation id="5775" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4192 %add_ln85_118 = add i24 %shl_ln85_149, i24 %mul_ln85_101

]]></Node>
<StgValue><ssdm name="add_ln85_118"/></StgValue>
</operation>

<operation id="5776" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="20" op_0_bw="20" op_1_bw="15" op_2_bw="5">
<![CDATA[
entry:4193 %shl_ln85_150 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i15.i5, i15 %layer1_output_40, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln85_150"/></StgValue>
</operation>

<operation id="5777" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="21" op_0_bw="20">
<![CDATA[
entry:4194 %zext_ln85_140 = zext i20 %shl_ln85_150

]]></Node>
<StgValue><ssdm name="zext_ln85_140"/></StgValue>
</operation>

<operation id="5778" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:4195 %sub_ln85_23 = sub i21 0, i21 %zext_ln85_140

]]></Node>
<StgValue><ssdm name="sub_ln85_23"/></StgValue>
</operation>

<operation id="5779" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="22" op_0_bw="21">
<![CDATA[
entry:4196 %sext_ln85_32 = sext i21 %sub_ln85_23

]]></Node>
<StgValue><ssdm name="sext_ln85_32"/></StgValue>
</operation>

<operation id="5780" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:4197 %shl_ln85_151 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %layer1_output_40, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln85_151"/></StgValue>
</operation>

<operation id="5781" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="22" op_0_bw="17">
<![CDATA[
entry:4198 %zext_ln85_141 = zext i17 %shl_ln85_151

]]></Node>
<StgValue><ssdm name="zext_ln85_141"/></StgValue>
</operation>

<operation id="5782" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4199 %sub_ln85_24 = sub i22 %sext_ln85_32, i22 %zext_ln85_141

]]></Node>
<StgValue><ssdm name="sub_ln85_24"/></StgValue>
</operation>

<operation id="5783" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4204 %mul_ln85_102 = mul i24 %zext_ln85_118, i24 16776549

]]></Node>
<StgValue><ssdm name="mul_ln85_102"/></StgValue>
</operation>

<operation id="5784" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4278 %add_ln85_134 = add i24 %shl_ln85_169, i24 %zext_ln85_149

]]></Node>
<StgValue><ssdm name="add_ln85_134"/></StgValue>
</operation>

<operation id="5785" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4279 %mul_ln85_116 = mul i24 %zext_ln85_127, i24 419

]]></Node>
<StgValue><ssdm name="mul_ln85_116"/></StgValue>
</operation>

<operation id="5786" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4280 %tmp_709 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_134, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="5787" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4281 %shl_ln85_170 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_709, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_170"/></StgValue>
</operation>

<operation id="5788" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4282 %add_ln85_135 = add i24 %shl_ln85_170, i24 %mul_ln85_116

]]></Node>
<StgValue><ssdm name="add_ln85_135"/></StgValue>
</operation>

<operation id="5789" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4283 %mul_ln85_117 = mul i23 %zext_ln85_47, i23 8388529

]]></Node>
<StgValue><ssdm name="mul_ln85_117"/></StgValue>
</operation>

<operation id="5790" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:4288 %add_ln85_143 = add i22 %zext_ln85_110, i22 %zext_ln85_111

]]></Node>
<StgValue><ssdm name="add_ln85_143"/></StgValue>
</operation>

<operation id="5791" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4309 %icmp_ln27 = icmp_sgt  i16 %sum_193, i16 %sum_192

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="5792" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3851 %add_ln85_58 = add i24 %shl_ln85_76, i24 %mul_ln85_48

]]></Node>
<StgValue><ssdm name="add_ln85_58"/></StgValue>
</operation>

<operation id="5793" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3852 %sum_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_58, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_119"/></StgValue>
</operation>

<operation id="5794" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3853 %sum_195 = add i16 %sum_119, i16 65418

]]></Node>
<StgValue><ssdm name="sum_195"/></StgValue>
</operation>

<operation id="5795" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3920 %sum_196 = add i16 %sum_121, i16 674

]]></Node>
<StgValue><ssdm name="sum_196"/></StgValue>
</operation>

<operation id="5796" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4005 %add_ln85_85 = add i24 %shl_ln85_111, i24 %mul_ln85_72

]]></Node>
<StgValue><ssdm name="add_ln85_85"/></StgValue>
</operation>

<operation id="5797" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4006 %sum_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_123"/></StgValue>
</operation>

<operation id="5798" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4068 %add_ln85_95 = add i24 %shl_ln85_125, i24 %zext_ln85_122

]]></Node>
<StgValue><ssdm name="add_ln85_95"/></StgValue>
</operation>

<operation id="5799" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4069 %mul_ln85_81 = mul i20 %zext_ln85_20, i20 26

]]></Node>
<StgValue><ssdm name="mul_ln85_81"/></StgValue>
</operation>

<operation id="5800" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4070 %tmp_669 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_95, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="5801" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4071 %shl_ln85_126 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_669, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_126"/></StgValue>
</operation>

<operation id="5802" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="24" op_0_bw="20">
<![CDATA[
entry:4072 %zext_ln85_123 = zext i20 %mul_ln85_81

]]></Node>
<StgValue><ssdm name="zext_ln85_123"/></StgValue>
</operation>

<operation id="5803" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4073 %add_ln85_96 = add i24 %shl_ln85_126, i24 %zext_ln85_123

]]></Node>
<StgValue><ssdm name="add_ln85_96"/></StgValue>
</operation>

<operation id="5804" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4192 %add_ln85_118 = add i24 %shl_ln85_149, i24 %mul_ln85_101

]]></Node>
<StgValue><ssdm name="add_ln85_118"/></StgValue>
</operation>

<operation id="5805" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4200 %tmp_693 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_118, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="5806" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4201 %shl_ln85_152 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_693, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_152"/></StgValue>
</operation>

<operation id="5807" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="24" op_0_bw="22">
<![CDATA[
entry:4202 %sext_ln85_33 = sext i22 %sub_ln85_24

]]></Node>
<StgValue><ssdm name="sext_ln85_33"/></StgValue>
</operation>

<operation id="5808" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4203 %add_ln85_119 = add i24 %shl_ln85_152, i24 %sext_ln85_33

]]></Node>
<StgValue><ssdm name="add_ln85_119"/></StgValue>
</operation>

<operation id="5809" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4204 %mul_ln85_102 = mul i24 %zext_ln85_118, i24 16776549

]]></Node>
<StgValue><ssdm name="mul_ln85_102"/></StgValue>
</operation>

<operation id="5810" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4205 %tmp_694 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_119, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="5811" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4206 %shl_ln85_153 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_694, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_153"/></StgValue>
</operation>

<operation id="5812" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4207 %add_ln85_120 = add i24 %shl_ln85_153, i24 %mul_ln85_102

]]></Node>
<StgValue><ssdm name="add_ln85_120"/></StgValue>
</operation>

<operation id="5813" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4282 %add_ln85_135 = add i24 %shl_ln85_170, i24 %mul_ln85_116

]]></Node>
<StgValue><ssdm name="add_ln85_135"/></StgValue>
</operation>

<operation id="5814" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:4283 %mul_ln85_117 = mul i23 %zext_ln85_47, i23 8388529

]]></Node>
<StgValue><ssdm name="mul_ln85_117"/></StgValue>
</operation>

<operation id="5815" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4284 %tmp_710 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_135, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="5816" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4285 %shl_ln85_171 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_710, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_171"/></StgValue>
</operation>

<operation id="5817" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="24" op_0_bw="23">
<![CDATA[
entry:4286 %sext_ln85_37 = sext i23 %mul_ln85_117

]]></Node>
<StgValue><ssdm name="sext_ln85_37"/></StgValue>
</operation>

<operation id="5818" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4287 %add_ln85_136 = add i24 %shl_ln85_171, i24 %sext_ln85_37

]]></Node>
<StgValue><ssdm name="add_ln85_136"/></StgValue>
</operation>

<operation id="5819" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="20" op_0_bw="15">
<![CDATA[
entry:4301 %zext_ln85_153 = zext i15 %layer1_output_55

]]></Node>
<StgValue><ssdm name="zext_ln85_153"/></StgValue>
</operation>

<operation id="5820" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4302 %mul_ln85_118 = mul i20 %zext_ln85_153, i20 19

]]></Node>
<StgValue><ssdm name="mul_ln85_118"/></StgValue>
</operation>

<operation id="5821" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4310 %max_val_2 = select i1 %icmp_ln27, i16 %sum_193, i16 %sum_192

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="5822" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4311 %icmp_ln27_1 = icmp_sgt  i16 %sum_194, i16 %max_val_2

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="5823" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4312 %max_val_4 = select i1 %icmp_ln27_1, i16 %sum_194, i16 %max_val_2

]]></Node>
<StgValue><ssdm name="max_val_4"/></StgValue>
</operation>

<operation id="5824" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4313 %icmp_ln27_2 = icmp_sgt  i16 %sum_195, i16 %max_val_4

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="5825" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4007 %sum_197 = add i16 %sum_123, i16 65362

]]></Node>
<StgValue><ssdm name="sum_197"/></StgValue>
</operation>

<operation id="5826" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4073 %add_ln85_96 = add i24 %shl_ln85_126, i24 %zext_ln85_123

]]></Node>
<StgValue><ssdm name="add_ln85_96"/></StgValue>
</operation>

<operation id="5827" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4074 %sum_125 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_96, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_125"/></StgValue>
</operation>

<operation id="5828" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4075 %sum_198 = add i16 %sum_125, i16 221

]]></Node>
<StgValue><ssdm name="sum_198"/></StgValue>
</operation>

<operation id="5829" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4207 %add_ln85_120 = add i24 %shl_ln85_153, i24 %mul_ln85_102

]]></Node>
<StgValue><ssdm name="add_ln85_120"/></StgValue>
</operation>

<operation id="5830" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4208 %sum_129 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_120, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_129"/></StgValue>
</operation>

<operation id="5831" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4287 %add_ln85_136 = add i24 %shl_ln85_171, i24 %sext_ln85_37

]]></Node>
<StgValue><ssdm name="add_ln85_136"/></StgValue>
</operation>

<operation id="5832" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4289 %tmp_711 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_136, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="5833" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4290 %shl_ln85_172 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_711, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_172"/></StgValue>
</operation>

<operation id="5834" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="24" op_0_bw="22">
<![CDATA[
entry:4291 %zext_ln85_150 = zext i22 %add_ln85_143

]]></Node>
<StgValue><ssdm name="zext_ln85_150"/></StgValue>
</operation>

<operation id="5835" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4292 %add_ln85_137 = add i24 %shl_ln85_172, i24 %zext_ln85_150

]]></Node>
<StgValue><ssdm name="add_ln85_137"/></StgValue>
</operation>

<operation id="5836" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4298 %tmp_712 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_137, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="5837" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4302 %mul_ln85_118 = mul i20 %zext_ln85_153, i20 19

]]></Node>
<StgValue><ssdm name="mul_ln85_118"/></StgValue>
</operation>

<operation id="5838" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4314 %max_val_6 = select i1 %icmp_ln27_2, i16 %sum_195, i16 %max_val_4

]]></Node>
<StgValue><ssdm name="max_val_6"/></StgValue>
</operation>

<operation id="5839" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4315 %icmp_ln27_3 = icmp_sgt  i16 %sum_196, i16 %max_val_6

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="5840" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4316 %max_val_8 = select i1 %icmp_ln27_3, i16 %sum_196, i16 %max_val_6

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>

<operation id="5841" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4317 %icmp_ln27_4 = icmp_sgt  i16 %sum_197, i16 %max_val_8

]]></Node>
<StgValue><ssdm name="icmp_ln27_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="5842" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4132 %sum_199 = add i16 %sum_127, i16 65404

]]></Node>
<StgValue><ssdm name="sum_199"/></StgValue>
</operation>

<operation id="5843" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4209 %sum_200 = add i16 %sum_129, i16 65391

]]></Node>
<StgValue><ssdm name="sum_200"/></StgValue>
</operation>

<operation id="5844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:4293 %shl_ln85_173 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %layer1_output_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_173"/></StgValue>
</operation>

<operation id="5845" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="24" op_0_bw="23">
<![CDATA[
entry:4294 %zext_ln85_151 = zext i23 %shl_ln85_173

]]></Node>
<StgValue><ssdm name="zext_ln85_151"/></StgValue>
</operation>

<operation id="5846" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:4295 %shl_ln85_174 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %layer1_output_54, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln85_174"/></StgValue>
</operation>

<operation id="5847" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="24" op_0_bw="19">
<![CDATA[
entry:4296 %zext_ln85_152 = zext i19 %shl_ln85_174

]]></Node>
<StgValue><ssdm name="zext_ln85_152"/></StgValue>
</operation>

<operation id="5848" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4297 %sub_ln85_25 = sub i24 %zext_ln85_151, i24 %zext_ln85_152

]]></Node>
<StgValue><ssdm name="sub_ln85_25"/></StgValue>
</operation>

<operation id="5849" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4299 %shl_ln85_175 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_712, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_175"/></StgValue>
</operation>

<operation id="5850" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4300 %add_ln85_138 = add i24 %shl_ln85_175, i24 %sub_ln85_25

]]></Node>
<StgValue><ssdm name="add_ln85_138"/></StgValue>
</operation>

<operation id="5851" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4302 %mul_ln85_118 = mul i20 %zext_ln85_153, i20 19

]]></Node>
<StgValue><ssdm name="mul_ln85_118"/></StgValue>
</operation>

<operation id="5852" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4303 %tmp_713 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_138, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="5853" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4304 %shl_ln85_176 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_713, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_176"/></StgValue>
</operation>

<operation id="5854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="24" op_0_bw="20">
<![CDATA[
entry:4305 %zext_ln85_154 = zext i20 %mul_ln85_118

]]></Node>
<StgValue><ssdm name="zext_ln85_154"/></StgValue>
</operation>

<operation id="5855" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4306 %add_ln85_139 = add i24 %shl_ln85_176, i24 %zext_ln85_154

]]></Node>
<StgValue><ssdm name="add_ln85_139"/></StgValue>
</operation>

<operation id="5856" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4318 %max_val_10 = select i1 %icmp_ln27_4, i16 %sum_197, i16 %max_val_8

]]></Node>
<StgValue><ssdm name="max_val_10"/></StgValue>
</operation>

<operation id="5857" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4319 %icmp_ln27_5 = icmp_sgt  i16 %sum_198, i16 %max_val_10

]]></Node>
<StgValue><ssdm name="icmp_ln27_5"/></StgValue>
</operation>

<operation id="5858" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4320 %max_val_12 = select i1 %icmp_ln27_5, i16 %sum_198, i16 %max_val_10

]]></Node>
<StgValue><ssdm name="max_val_12"/></StgValue>
</operation>

<operation id="5859" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4321 %icmp_ln27_6 = icmp_sgt  i16 %sum_199, i16 %max_val_12

]]></Node>
<StgValue><ssdm name="icmp_ln27_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="5860" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4306 %add_ln85_139 = add i24 %shl_ln85_176, i24 %zext_ln85_154

]]></Node>
<StgValue><ssdm name="add_ln85_139"/></StgValue>
</operation>

<operation id="5861" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4307 %sum_131 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_139, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_131"/></StgValue>
</operation>

<operation id="5862" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4308 %sum_201 = add i16 %sum_131, i16 1

]]></Node>
<StgValue><ssdm name="sum_201"/></StgValue>
</operation>

<operation id="5863" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4322 %max_val_14 = select i1 %icmp_ln27_6, i16 %sum_199, i16 %max_val_12

]]></Node>
<StgValue><ssdm name="max_val_14"/></StgValue>
</operation>

<operation id="5864" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4323 %icmp_ln27_7 = icmp_sgt  i16 %sum_200, i16 %max_val_14

]]></Node>
<StgValue><ssdm name="icmp_ln27_7"/></StgValue>
</operation>

<operation id="5865" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4324 %max_val_16 = select i1 %icmp_ln27_7, i16 %sum_200, i16 %max_val_14

]]></Node>
<StgValue><ssdm name="max_val_16"/></StgValue>
</operation>

<operation id="5866" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4325 %icmp_ln27_8 = icmp_sgt  i16 %sum_201, i16 %max_val_16

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="5867" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4326 %max_val_18 = select i1 %icmp_ln27_8, i16 %sum_201, i16 %max_val_16

]]></Node>
<StgValue><ssdm name="max_val_18"/></StgValue>
</operation>

<operation id="5868" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="17" op_0_bw="16">
<![CDATA[
entry:4327 %sext_ln34 = sext i16 %sum_192

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="5869" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="17" op_0_bw="16">
<![CDATA[
entry:4328 %sext_ln34_1 = sext i16 %max_val_18

]]></Node>
<StgValue><ssdm name="sext_ln34_1"/></StgValue>
</operation>

<operation id="5870" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4329 %x_57 = sub i17 %sext_ln34, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_57"/></StgValue>
</operation>

<operation id="5871" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4330 %sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="5872" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="17" op_0_bw="16">
<![CDATA[
entry:4331 %sext_ln34_2 = sext i16 %sum_193

]]></Node>
<StgValue><ssdm name="sext_ln34_2"/></StgValue>
</operation>

<operation id="5873" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4332 %x_58 = sub i17 %sext_ln34_2, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_58"/></StgValue>
</operation>

<operation id="5874" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4333 %trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="5875" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="17" op_0_bw="16">
<![CDATA[
entry:4334 %sext_ln34_3 = sext i16 %sum_194

]]></Node>
<StgValue><ssdm name="sext_ln34_3"/></StgValue>
</operation>

<operation id="5876" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4335 %x_59 = sub i17 %sext_ln34_3, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_59"/></StgValue>
</operation>

<operation id="5877" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4336 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="5878" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="17" op_0_bw="16">
<![CDATA[
entry:4337 %sext_ln34_4 = sext i16 %sum_195

]]></Node>
<StgValue><ssdm name="sext_ln34_4"/></StgValue>
</operation>

<operation id="5879" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4338 %x_60 = sub i17 %sext_ln34_4, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_60"/></StgValue>
</operation>

<operation id="5880" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4339 %trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="5881" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="17" op_0_bw="16">
<![CDATA[
entry:4340 %sext_ln34_5 = sext i16 %sum_196

]]></Node>
<StgValue><ssdm name="sext_ln34_5"/></StgValue>
</operation>

<operation id="5882" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4341 %x_61 = sub i17 %sext_ln34_5, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_61"/></StgValue>
</operation>

<operation id="5883" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4342 %trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="5884" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="17" op_0_bw="16">
<![CDATA[
entry:4343 %sext_ln34_6 = sext i16 %sum_197

]]></Node>
<StgValue><ssdm name="sext_ln34_6"/></StgValue>
</operation>

<operation id="5885" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4344 %x_62 = sub i17 %sext_ln34_6, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_62"/></StgValue>
</operation>

<operation id="5886" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4345 %trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="5887" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="17" op_0_bw="16">
<![CDATA[
entry:4346 %sext_ln34_7 = sext i16 %sum_198

]]></Node>
<StgValue><ssdm name="sext_ln34_7"/></StgValue>
</operation>

<operation id="5888" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4347 %x_63 = sub i17 %sext_ln34_7, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_63"/></StgValue>
</operation>

<operation id="5889" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4348 %trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="5890" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="17" op_0_bw="16">
<![CDATA[
entry:4349 %sext_ln34_8 = sext i16 %sum_199

]]></Node>
<StgValue><ssdm name="sext_ln34_8"/></StgValue>
</operation>

<operation id="5891" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4350 %x_64 = sub i17 %sext_ln34_8, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_64"/></StgValue>
</operation>

<operation id="5892" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4351 %trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="5893" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="17" op_0_bw="16">
<![CDATA[
entry:4352 %sext_ln34_9 = sext i16 %sum_200

]]></Node>
<StgValue><ssdm name="sext_ln34_9"/></StgValue>
</operation>

<operation id="5894" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4353 %x_65 = sub i17 %sext_ln34_9, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_65"/></StgValue>
</operation>

<operation id="5895" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4354 %trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="5896" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="17" op_0_bw="16">
<![CDATA[
entry:4355 %sext_ln34_10 = sext i16 %sum_201

]]></Node>
<StgValue><ssdm name="sext_ln34_10"/></StgValue>
</operation>

<operation id="5897" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:4356 %x_66 = sub i17 %sext_ln34_10, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_66"/></StgValue>
</operation>

<operation id="5898" st_id="34" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4357 %trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="5899" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4330 %sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="5900" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4333 %trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="5901" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4336 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="5902" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4339 %trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="5903" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4342 %trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="5904" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4345 %trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="5905" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4348 %trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="5906" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4351 %trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="5907" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4354 %trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="5908" st_id="35" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4357 %trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="5909" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4330 %sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="5910" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4333 %trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="5911" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4336 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="5912" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4339 %trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="5913" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4342 %trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="5914" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4345 %trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="5915" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4348 %trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="5916" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4351 %trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="5917" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4354 %trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="5918" st_id="36" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4357 %trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="5919" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4330 %sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="5920" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4333 %trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="5921" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4336 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="5922" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4339 %trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="5923" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4342 %trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="5924" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4345 %trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="5925" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4348 %trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="5926" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4351 %trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="5927" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4354 %trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="5928" st_id="37" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4357 %trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="5929" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4330 %sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="5930" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4333 %trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="5931" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4336 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="5932" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4339 %trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="5933" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4342 %trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="5934" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4345 %trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="5935" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4348 %trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="5936" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4351 %trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="5937" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4354 %trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="5938" st_id="38" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4357 %trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="5939" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4330 %sum_133 = call i16 @exp<17, 9>, i17 %x_57, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="5940" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4333 %trunc_ln = call i16 @exp<17, 9>, i17 %x_58, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="5941" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4336 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_59, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="5942" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4339 %trunc_ln34_2 = call i16 @exp<17, 9>, i17 %x_60, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="5943" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4342 %trunc_ln34_3 = call i16 @exp<17, 9>, i17 %x_61, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="5944" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4345 %trunc_ln34_4 = call i16 @exp<17, 9>, i17 %x_62, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="5945" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4348 %trunc_ln34_5 = call i16 @exp<17, 9>, i17 %x_63, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="5946" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4351 %trunc_ln34_6 = call i16 @exp<17, 9>, i17 %x_64, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="5947" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4354 %trunc_ln34_7 = call i16 @exp<17, 9>, i17 %x_65, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="5948" st_id="39" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:4357 %trunc_ln34_8 = call i16 @exp<17, 9>, i17 %x_66, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="5949" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4363 %add_ln35_5 = add i16 %trunc_ln34_7, i16 %trunc_ln34_8

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="5950" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4364 %add_ln35_6 = add i16 %add_ln35_5, i16 %trunc_ln34_6

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="5951" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4359 %add_ln35_1 = add i16 %trunc_ln34_2, i16 %trunc_ln34_3

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="5952" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4360 %add_ln35_2 = add i16 %add_ln35_1, i16 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="5953" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4362 %add_ln35_4 = add i16 %trunc_ln34_4, i16 %trunc_ln34_5

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="5954" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4365 %add_ln35_7 = add i16 %add_ln35_6, i16 %add_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="5955" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4358 %add_ln35 = add i16 %trunc_ln, i16 %sum_133

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="5956" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4361 %add_ln35_3 = add i16 %add_ln35_2, i16 %add_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="5957" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4366 %sum_134 = add i16 %add_ln35_7, i16 %add_ln35_3

]]></Node>
<StgValue><ssdm name="sum_134"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="5958" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4367 %shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %sum_133, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="5959" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="24" op_0_bw="16">
<![CDATA[
entry:4368 %sext_ln42 = sext i16 %sum_134

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="5960" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="5961" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4372 %shl_ln42_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="5962" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="5963" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4376 %shl_ln42_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_2"/></StgValue>
</operation>

<operation id="5964" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="5965" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4380 %shl_ln42_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_3"/></StgValue>
</operation>

<operation id="5966" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="5967" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4384 %shl_ln42_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_4"/></StgValue>
</operation>

<operation id="5968" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="5969" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4388 %shl_ln42_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_5"/></StgValue>
</operation>

<operation id="5970" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="5971" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4392 %shl_ln42_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_6"/></StgValue>
</operation>

<operation id="5972" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="5973" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4396 %shl_ln42_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_7"/></StgValue>
</operation>

<operation id="5974" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="5975" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4400 %shl_ln42_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_8"/></StgValue>
</operation>

<operation id="5976" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="5977" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4404 %shl_ln42_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_9"/></StgValue>
</operation>

<operation id="5978" st_id="43" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="5979" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="5980" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="5981" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="5982" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="5983" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="5984" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="5985" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="5986" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="5987" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="5988" st_id="44" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="5989" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="5990" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="5991" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="5992" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="5993" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="5994" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="5995" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="5996" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="5997" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="5998" st_id="45" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="5999" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6000" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6001" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6002" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6003" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6004" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6005" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6006" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6007" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6008" st_id="46" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="6009" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6010" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6011" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6012" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6013" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6014" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6015" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6016" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6017" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6018" st_id="47" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="6019" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6020" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6021" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6022" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6023" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6024" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6025" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6026" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6027" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6028" st_id="48" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="6029" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6030" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6031" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6032" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6033" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6034" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6035" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6036" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6037" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6038" st_id="49" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="6039" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6040" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6041" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6042" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6043" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6044" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6045" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6046" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6047" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6048" st_id="50" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="6049" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6050" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6051" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6052" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6053" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6054" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6055" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6056" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6057" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6058" st_id="51" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="6059" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6060" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6061" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6062" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6063" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6064" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6065" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6066" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6067" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6068" st_id="52" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="6069" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6070" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6071" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6072" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6073" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6074" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6075" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6076" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6077" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6078" st_id="53" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="6079" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6080" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6081" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6082" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6083" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6084" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6085" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6086" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6087" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6088" st_id="54" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="6089" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6090" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6091" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6092" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6093" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6094" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6095" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6096" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6097" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6098" st_id="55" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="6099" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6100" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6101" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6102" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6103" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6104" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6105" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6106" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6107" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6108" st_id="56" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="6109" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6110" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6111" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6112" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6113" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6114" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6115" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6116" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6117" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6118" st_id="57" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="6119" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6120" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6121" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6122" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6123" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6124" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6125" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6126" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6127" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6128" st_id="58" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="6129" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6130" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6131" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6132" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6133" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6134" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6135" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6136" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6137" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6138" st_id="59" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="6139" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6140" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6141" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6142" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6143" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6144" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6145" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6146" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6147" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6148" st_id="60" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="6149" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6150" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6151" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6152" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6153" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6154" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6155" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6156" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6157" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6158" st_id="61" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="6159" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6160" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6161" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6162" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6163" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6164" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6165" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6166" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6167" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6168" st_id="62" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="6169" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6170" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6171" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6172" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6173" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6174" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6175" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6176" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6177" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6178" st_id="63" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="6179" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6180" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6181" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6182" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6183" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6184" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6185" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6186" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6187" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6188" st_id="64" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="6189" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6190" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6191" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6192" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6193" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6194" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6195" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6196" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6197" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6198" st_id="65" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="6199" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6200" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6201" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6202" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6203" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6204" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6205" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6206" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6207" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6208" st_id="66" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="6209" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6210" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6211" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6212" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6213" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6214" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6215" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6216" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6217" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6218" st_id="67" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="6219" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6220" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6221" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6222" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6223" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6224" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6225" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6226" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6227" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6228" st_id="68" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="6229" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6230" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6231" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6232" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6233" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6234" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6235" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6236" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6237" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6238" st_id="69" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="6239" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="6240" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln46 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33

]]></Node>
<StgValue><ssdm name="spectopmodule_ln46"/></StgValue>
</operation>

<operation id="6241" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6242" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6243" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6244" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6245" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6246" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6247" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6248" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6249" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6250" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6251" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6252" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6253" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6254" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6255" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6256" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6257" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6258" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6259" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6260" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6261" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6262" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6263" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6264" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6265" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6266" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6267" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6268" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6269" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6270" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6271" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6272" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6273" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6274" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6275" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_13, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6276" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6277" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6278" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6279" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6280" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6281" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_15, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6282" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6283" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6284" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6285" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6286" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6287" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_17, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6288" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6289" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6290" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_18, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6291" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6292" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6293" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6294" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6295" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6296" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_18, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_47, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6297" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_18, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6298" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6299" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_19, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_35, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6300" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_19, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6301" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6302" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_20, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_36, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6303" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_20, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6304" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6305" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_21, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_23, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6306" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_21, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6307" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6308" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_22, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_24, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6309" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_22, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6310" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6311" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_23, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_25, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6312" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_23, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6313" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:74 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6314" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_26, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6315" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6316" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6317" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_25, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_27, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6318" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_25, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6319" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6320" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_26, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_28, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6321" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_26, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6322" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6323" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_27, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_29, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6324" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_27, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6325" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:86 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6326" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_28, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_30, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6327" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_28, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6328" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:89 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_29, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_31, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6330" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_29, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6331" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:92 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6332" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_30, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_32, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6333" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_30, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6334" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:95 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6335" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_31, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_48, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6336" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_31, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6337" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:98 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6338" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_32, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_21, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6339" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_32, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6340" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:101 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6341" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_33, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_34, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6342" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_33, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6343" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:104 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_34

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6344" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_34, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_22, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6345" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_34, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6346" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:107 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6347" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_35, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_37, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6348" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_35, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6349" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:110 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6350" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_36, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_38, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6351" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_36, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6352" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:113 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6353" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_37, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_39, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6354" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_37, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6355" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:116 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6356" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_38, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_40, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6357" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_38, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6358" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:119 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6359" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_39, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_41, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6360" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_39, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6361" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:122 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6362" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_40, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_42, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6363" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_40, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6364" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:125 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6365" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_41, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_43, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6366" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_41, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6367" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:128 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6368" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_42, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_44, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6369" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_42, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6370" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:131 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6371" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6372" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6373" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:134 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6374" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6376" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:137 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6377" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6378" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:139 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6379" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:140 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6382" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:143 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6383" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6384" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6385" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:146 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6386" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:147 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_5, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6387" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_5, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6388" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:149 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6389" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_6, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6390" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:151 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6391" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:152 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6392" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_7, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_16, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6393" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6394" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:155 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6395" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:156 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_8, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_18, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6396" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6397" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:158 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6398" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:159 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_9, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_47, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6399" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:160 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6400" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_20, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_46, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6401" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4369 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="6402" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="16" op_0_bw="16">
<![CDATA[
entry:4370 %trunc_ln42 = trunc i16 %sdiv_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="6403" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4371 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %trunc_ln42

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6404" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4373 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="6405" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="16" op_0_bw="16">
<![CDATA[
entry:4374 %trunc_ln42_1 = trunc i16 %sdiv_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="6406" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4375 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %trunc_ln42_1

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6407" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4377 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="6408" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="16" op_0_bw="16">
<![CDATA[
entry:4378 %trunc_ln42_2 = trunc i16 %sdiv_ln42_2

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="6409" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4379 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %trunc_ln42_2

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6410" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4381 %sdiv_ln42_3 = sdiv i24 %shl_ln42_3, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_3"/></StgValue>
</operation>

<operation id="6411" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="16" op_0_bw="16">
<![CDATA[
entry:4382 %trunc_ln42_3 = trunc i16 %sdiv_ln42_3

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="6412" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4383 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_3, i16 %trunc_ln42_3

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6413" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4385 %sdiv_ln42_4 = sdiv i24 %shl_ln42_4, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_4"/></StgValue>
</operation>

<operation id="6414" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="16" op_0_bw="16">
<![CDATA[
entry:4386 %trunc_ln42_4 = trunc i16 %sdiv_ln42_4

]]></Node>
<StgValue><ssdm name="trunc_ln42_4"/></StgValue>
</operation>

<operation id="6415" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4387 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_4, i16 %trunc_ln42_4

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6416" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4389 %sdiv_ln42_5 = sdiv i24 %shl_ln42_5, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_5"/></StgValue>
</operation>

<operation id="6417" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="16" op_0_bw="16">
<![CDATA[
entry:4390 %trunc_ln42_5 = trunc i16 %sdiv_ln42_5

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="6418" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4391 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_5, i16 %trunc_ln42_5

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6419" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4393 %sdiv_ln42_6 = sdiv i24 %shl_ln42_6, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_6"/></StgValue>
</operation>

<operation id="6420" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="16" op_0_bw="16">
<![CDATA[
entry:4394 %trunc_ln42_6 = trunc i16 %sdiv_ln42_6

]]></Node>
<StgValue><ssdm name="trunc_ln42_6"/></StgValue>
</operation>

<operation id="6421" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4395 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_6, i16 %trunc_ln42_6

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6422" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4397 %sdiv_ln42_7 = sdiv i24 %shl_ln42_7, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_7"/></StgValue>
</operation>

<operation id="6423" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="16" op_0_bw="16">
<![CDATA[
entry:4398 %trunc_ln42_7 = trunc i16 %sdiv_ln42_7

]]></Node>
<StgValue><ssdm name="trunc_ln42_7"/></StgValue>
</operation>

<operation id="6424" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4399 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_7, i16 %trunc_ln42_7

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6425" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4401 %sdiv_ln42_8 = sdiv i24 %shl_ln42_8, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_8"/></StgValue>
</operation>

<operation id="6426" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="16" op_0_bw="16">
<![CDATA[
entry:4402 %trunc_ln42_8 = trunc i16 %sdiv_ln42_8

]]></Node>
<StgValue><ssdm name="trunc_ln42_8"/></StgValue>
</operation>

<operation id="6427" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4403 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_8, i16 %trunc_ln42_8

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6428" st_id="70" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:4405 %sdiv_ln42_9 = sdiv i24 %shl_ln42_9, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_9"/></StgValue>
</operation>

<operation id="6429" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="16" op_0_bw="16">
<![CDATA[
entry:4406 %trunc_ln42_9 = trunc i16 %sdiv_ln42_9

]]></Node>
<StgValue><ssdm name="trunc_ln42_9"/></StgValue>
</operation>

<operation id="6430" st_id="70" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:4407 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_9, i16 %trunc_ln42_9

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="6431" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="0">
<![CDATA[
entry:4408 %ret_ln93 = ret

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
