// Seed: 2515374186
module module_0;
  wire id_1;
  uwire id_2, id_3, id_4 = 1'b0;
  reg id_5;
  always id_5 = #1 1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  wor  id_3,
    output wire id_4,
    output tri0 id_5,
    output tri  id_6
);
  assign id_4 = id_3;
  wand id_8 = id_3 || 1'b0;
  wire id_9;
  module_0();
  final $display((1) & 1);
endmodule
