let cpuRunning = false;

// notes on LUT below
let currentIsRMW = false;

// internal only, don't build disasm rows unless the window is open
let disasmRunning = false;
let perFrameStep = false;
let nmiCheckCounter = 0;
let nmiServiceCounter = 0;

// NTSC Resolution
const NES_W = 256;
const NES_H = 240;

function cpuStall(){
    // make sure the PPU is always 3 ticks ahead (stall)
    let ppuBudget = Atomics.load(SHARED.CLOCKS, 1);
    while (ppuBudget > 0) {
    // refresh local copy each spin
    ppuBudget = Atomics.load(SHARED.CLOCKS, 1);
    }
}

function renderFrame(){
    // proper scanline accurate rendering (scrolling etc.)
    blitNESFramePaletteIndex(paletteIndexFrame, NES_W, NES_H);
    //quickRenderNametable0(); // hack
    registerFrameUpdate();
    const bgColor = PALETTE_RAM[0x00]; // always fill 'blank' screen with universal BG colour
    paletteIndexFrame.fill(bgColor);
    if (perFrameStep) pause();   
}

function checkInterrupts() {
  nmiCheckCounter++;

  // NMI edge latch is at SYNC[6]
  const edgeMarker = Atomics.load(SHARED.SYNC, 6);
  if (edgeMarker !== 0) {
    nmiServiceCounter++;

    if (debugLogging) {
      console.debug(
        `[CPU] NMI edge latched (#${nmiServiceCounter}) after ${nmiCheckCounter} checks`
      );
    }

    nmiCheckCounter = 0;

    nmiPending = true;
    Atomics.store(SHARED.SYNC, 5, 1);  // shadow flag
    Atomics.store(SHARED.SYNC, 6, 0);  // clear edge latch
  }

}

// ===== NTSC constants =====
const CPU_HZ   = 1789773;          // NTSC 2A03
const FPS      = 60.0988;
const FRAME_MS = 1000 / FPS;       // ~16.64 ms

window.step = function () {

  if (PPU_FRAME_FLAGS === 0x01) renderFrame();
  PPU_FRAME_FLAGS = 0x00;

  debugLogging = false;
  NoSignalAudio.setEnabled(false);
  if (!cpuRunning) return 0;

  // DMA first: returns 1 or 2 cycles per call (or 0 if finished)
  if (DMA.active) {
    const used = dmaMicroStep();   // calls addCycles() internally
    return used | 0;
  }

  const code = checkReadOffset(CPUregisters.PC);
  // check if the opcode is a RMW instruction
  currentIsRMW = rmwTable[code]; 

  const op = OPCODES[code];
  if (!op || !op.func) {
    const codeHex = (code == null) ? "??" : code.toString(16).toUpperCase().padStart(2, "0");
    console.warn(`Unknown opcode 0x${codeHex}`);
    console.warn(`at PC=$${CPUregisters.PC.toString(16).toUpperCase().padStart(4, "0")}`);
    pause();
    return 0;
  }

  const _op  = checkReadOffset((CPUregisters.PC + 1) & 0xFFFF);
  const __op = checkReadOffset((CPUregisters.PC + 2) & 0xFFFF);
  const disasmPc = CPUregisters.PC;

  if (bpStepOnce) {
    bpStepOnce = false;
  } else {
    bpCheckOpcode(code, disasmPc);
    if (breakPending) {
      if (disasmRunning) DISASM.appendRow(buildDisasmRow(code, _op, __op, disasmPc));
      pause();
      breakPending = false;
      return 0;
    }
  }

  // Measure cycles consumed by this opcode (handlers call addCycles internally)
  const before = Atomics.load(SHARED.CLOCKS, 0);   // CPU cycle counter
  op.func();                                       // executes and calls addCycles(...) multiple times

  const after  = Atomics.load(SHARED.CLOCKS, 0);
  const used   = (after - before) | 0;

  if (disasmRunning) DISASM.appendRow(buildDisasmRow(code, _op, __op, disasmPc));

  // Advance PC according to the opcode metadata
  CPUregisters.PC = (CPUregisters.PC + op.pc) & 0xFFFF;

  //=================================================
  // ---- handle interrupts ----
  if (nmiPending) {
    serviceNMI();   // adds +7 via addCycles()
    nmiPending = false;
  }
  // temp IRQ block
  let irqPending = false;
  if (!CPUregisters.P.I && irqPending) {
    serviceIRQ();   // adds +7 via addCycles()
  }

  checkInterrupts(); 
  // set the flag here, check if NMI is due NEXT step
  // this order is specifically coded to pass NMI control tests
  // i.e. do not call checkInterrupts prior to handling of interrupts
  //=================================================

  // Return actual CPU cycles the opcode consumed
  return used;
};

// ===== NTSC-paced turbo scheduler =====
const BURST_INSNS = 250;        // inner burst granularity
const SLICE_MS    = 12;         // responsive cross-browser
const PAINT_MS    = FRAME_MS;   // ~16.64 ms (NTSC-aligned)

let lastPaint     = 0;
let lastTickTime  = 0;
let cycleBudget   = 0;

// Cap runaway budget after throttling (e.g., background tab)
const MAX_BUDGET_CYCLES = CPU_HZ * 0.20; // ~200ms worth

const chan = new MessageChannel();
const post = () => chan.port2.postMessage(0);

chan.port1.onmessage = function pump() {
  if (!cpuRunning) return;

  // 1) Fund budget from elapsed wall time
  const now = performance.now();
  const dt  = Math.max(0, now - (lastTickTime || now));
  lastTickTime = now;

  cycleBudget += (CPU_HZ * dt) / 1000;
  if (cycleBudget > MAX_BUDGET_CYCLES) cycleBudget = MAX_BUDGET_CYCLES;

  // 2) Spend budget within a micro-slice
  const sliceStart = now;

  do {
    for (let i = 0; i < BURST_INSNS; i++) {
      if (!cpuRunning) break;
      if (cycleBudget <= 0) break;

      const used = step() | 0;   // returns the REAL cycles (DMA or opcode)
      if (used > 0) {
        cycleBudget -= used;
        if (cycleBudget < 0) cycleBudget = 0;
      } else {
        // paused/break/unknown opcode path; avoid spinning
        break;
      }
    }

    // Yield if input is pending
    if (navigator.scheduling?.isInputPending?.({ includeContinuous: true })) break;

  } while (
    cpuRunning &&
    cycleBudget > 0 &&
    (performance.now() - sliceStart) < SLICE_MS
  );

  // 3) Force a real paint roughly once per NTSC frame
  const t = performance.now();
  if (t - lastPaint >= PAINT_MS) {
    lastPaint = t;
    requestAnimationFrame(() => { if (cpuRunning) post(); });
  } else {
    post();
  }
};

window.run = function () {
  if (cpuRunning) return;
  cpuRunning   = true;
  lastPaint    = performance.now();
  lastTickTime = lastPaint;
  cycleBudget  = 0;
  post();
};

window.pause = function () {
  cpuRunning = false;
  if (typeof updateDebugTables === 'function') {
    try { updateDebugTables(); } catch (_) {}
  }
};

// ======================== OPCODE DISPATCH TABLE ========================
// move pc/cyc directly to opcode handlers eventually to optimise
// all opcodes setting PC manually have zero increment
const OPCODES = [
  { pc:0, func: BRK_IMP },   { pc:2, func: ORA_INDX }, { pc:1, func: KIL_IMP },  { pc:2, func: SLO_INDX },
  { pc:2, func: NOP_ZP },    { pc:2, func: ORA_ZP },   { pc:2, func: ASL_ZP },   { pc:2, func: SLO_ZP },
  { pc:1, func: PHP_IMP },   { pc:2, func: ORA_IMM },  { pc:1, func: ASL_ACC },  { pc:2, func: ANC_IMM },
  { pc:3, func: NOP_ABS },   { pc:3, func: ORA_ABS },  { pc:3, func: ASL_ABS },  { pc:3, func: SLO_ABS },

  { pc:0, func: BPL_REL },   { pc:2, func: ORA_INDY }, { pc:1, func: KIL_IMP },  { pc:2, func: SLO_INDY },
  { pc:2, func: NOP_ZPX },   { pc:2, func: ORA_ZPX },  { pc:2, func: ASL_ZPX },  { pc:2, func: SLO_ZPX },
  { pc:1, func: CLC_IMP },   { pc:3, func: ORA_ABSY }, { pc:1, func: NOP },      { pc:3, func: SLO_ABSY },
  { pc:3, func: NOP_ABSX },  { pc:3, func: ORA_ABSX }, { pc:3, func: ASL_ABSX }, { pc:3, func: SLO_ABSX },

  { pc:0, func: JSR_ABS },   { pc:2, func: AND_INDX }, { pc:1, func: KIL_IMP },  { pc:2, func: RLA_INDX },
  { pc:2, func: BIT_ZP },    { pc:2, func: AND_ZP },   { pc:2, func: ROL_ZP },   { pc:2, func: RLA_ZP },
  { pc:1, func: PLP_IMP },   { pc:2, func: AND_IMM },  { pc:1, func: ROL_ACC },  { pc:2, func: ANC_IMM },
  { pc:3, func: BIT_ABS },   { pc:3, func: AND_ABS },  { pc:3, func: ROL_ABS },  { pc:3, func: RLA_ABS },

  { pc:0, func: BMI_REL },   { pc:2, func: AND_INDY }, { pc:1, func: KIL_IMP },  { pc:2, func: RLA_INDY },
  { pc:2, func: NOP_ZPX },   { pc:2, func: AND_ZPX },  { pc:2, func: ROL_ZPX },  { pc:2, func: RLA_ZPX },
  { pc:1, func: SEC_IMP },   { pc:3, func: AND_ABSY }, { pc:1, func: NOP },      { pc:3, func: RLA_ABSY },
  { pc:3, func: NOP_ABSX },  { pc:3, func: AND_ABSX }, { pc:3, func: ROL_ABSX }, { pc:3, func: RLA_ABSX },

  { pc:0, func: RTI_IMP },   { pc:2, func: EOR_INDX }, { pc:1, func: KIL_IMP },  { pc:2, func: SRE_INDX },
  { pc:2, func: NOP_ZP },    { pc:2, func: EOR_ZP },   { pc:2, func: LSR_ZP },   { pc:2, func: SRE_ZP },
  { pc:1, func: PHA_IMP },   { pc:2, func: EOR_IMM },  { pc:1, func: LSR_ACC },  { pc:2, func: ALR_IMM },
  { pc:0, func: JMP_ABS },   { pc:3, func: EOR_ABS },  { pc:3, func: LSR_ABS },  { pc:3, func: SRE_ABS },

  { pc:0, func: BVC_REL },   { pc:2, func: EOR_INDY }, { pc:1, func: KIL_IMP },  { pc:2, func: SRE_INDY },
  { pc:2, func: NOP_ZPX },   { pc:2, func: EOR_ZPX },  { pc:2, func: LSR_ZPX },  { pc:2, func: SRE_ZPX },
  { pc:1, func: CLI_IMP },   { pc:3, func: EOR_ABSY }, { pc:1, func: NOP },      { pc:3, func: SRE_ABSY },
  { pc:3, func: NOP_ABSX },  { pc:3, func: EOR_ABSX }, { pc:3, func: LSR_ABSX }, { pc:3, func: SRE_ABSX },

  { pc:0, func: RTS_IMP },   { pc:2, func: ADC_INDX }, { pc:1, func: KIL_IMP },  { pc:2, func: RRA_INDX },
  { pc:2, func: NOP_ZP },    { pc:2, func: ADC_ZP },   { pc:2, func: ROR_ZP },   { pc:2, func: RRA_ZP },
  { pc:1, func: PLA_IMP },   { pc:2, func: ADC_IMM },  { pc:1, func: ROR_ACC },  { pc:2, func: ARR_IMM },
  { pc:0, func: JMP_IND },   { pc:3, func: ADC_ABS },  { pc:3, func: ROR_ABS },  { pc:3, func: RRA_ABS },

  { pc:0, func: BVS_REL },   { pc:2, func: ADC_INDY }, { pc:1, func: KIL_IMP },  { pc:2, func: RRA_INDY },
  { pc:2, func: NOP_ZPX },   { pc:2, func: ADC_ZPX },  { pc:2, func: ROR_ZPX },  { pc:2, func: RRA_ZPX },
  { pc:1, func: SEI_IMP },   { pc:3, func: ADC_ABSY }, { pc:1, func: NOP },      { pc:3, func: RRA_ABSY },
  { pc:3, func: NOP_ABSX },  { pc:3, func: ADC_ABSX }, { pc:3, func: ROR_ABSX }, { pc:3, func: RRA_ABSX },

  { pc:2, func: DOP_IMM },   { pc:2, func: STA_INDX }, { pc:2, func: NOP },      { pc:2, func: SAX_INDX },
  { pc:2, func: STY_ZP },    { pc:2, func: STA_ZP },   { pc:2, func: STX_ZP },   { pc:2, func: SAX_ZP },
  { pc:1, func: DEY_IMP },   { pc:2, func: NOP },      { pc:1, func: TXA_IMP },  { pc:2, func: XAA_IMM },
  { pc:3, func: STY_ABS },   { pc:3, func: STA_ABS },  { pc:3, func: STX_ABS },  { pc:3, func: SAX_ABS },

  { pc:0, func: BCC_REL },   { pc:2, func: STA_INDY }, { pc:2, func: NOP_ZPY },  { pc:2, func: AXA_INDY },
  { pc:2, func: STY_ZPX },   { pc:2, func: STA_ZPX },  { pc:2, func: STX_ZPY },  { pc:2, func: SAX_ZPY },
  { pc:1, func: TYA_IMP },   { pc:3, func: STA_ABSY }, { pc:1, func: TXS_IMP },  { pc:3, func: TAS_ABSY },
  { pc:3, func: SHY_ABSX },  { pc:3, func: STA_ABSX }, { pc:3, func: SHX_ABSY }, { pc:3, func: AXA_ABSY },

  { pc:2, func: LDY_IMM },   { pc:2, func: LDA_INDX }, { pc:2, func: LDX_IMM },  { pc:2, func: LAX_INDX },
  { pc:2, func: LDY_ZP },    { pc:2, func: LDA_ZP },   { pc:2, func: LDX_ZP },   { pc:2, func: LAX_ZP },
  { pc:1, func: TAY_IMP },   { pc:2, func: LDA_IMM },  { pc:1, func: TAX_IMP },  { pc:2, func: LAX_IMM },
  { pc:3, func: LDY_ABS },   { pc:3, func: LDA_ABS },  { pc:3, func: LDX_ABS },  { pc:3, func: LAX_ABS },

  { pc:0, func: BCS_REL },   { pc:2, func: LDA_INDY }, { pc:1, func: KIL_IMP },  { pc:2, func: LAX_INDY },
  { pc:2, func: LDY_ZPX },   { pc:2, func: LDA_ZPX },  { pc:2, func: LDX_ZPY },  { pc:2, func: LAX_ZPY },
  { pc:1, func: CLV_IMP },   { pc:3, func: LDA_ABSY }, { pc:1, func: TSX_IMP },  { pc:3, func: LAS_ABSY },
  { pc:3, func: LDY_ABSX },  { pc:3, func: LDA_ABSX }, { pc:3, func: LDX_ABSY }, { pc:3, func: LAX_ABSY },

  { pc:2, func: CPY_IMM },   { pc:2, func: CMP_INDX }, { pc:2, func: NOP },      { pc:2, func: DCP_INDX },
  { pc:2, func: CPY_ZP },    { pc:2, func: CMP_ZP },   { pc:2, func: DEC_ZP },   { pc:2, func: DCP_ZP },
  { pc:1, func: INY_IMP },   { pc:2, func: CMP_IMM },  { pc:1, func: DEX_IMP },  { pc:2, func: SBX_IMM },
  { pc:3, func: CPY_ABS },   { pc:3, func: CMP_ABS },  { pc:3, func: DEC_ABS },  { pc:3, func: DCP_ABS },

  { pc:0, func: BNE_REL },   { pc:2, func: CMP_INDY }, { pc:1, func: KIL_IMP },  { pc:2, func: DCP_INDY },
  { pc:2, func: NOP_ZPX },   { pc:2, func: CMP_ZPX },  { pc:2, func: DEC_ZPX },  { pc:2, func: DCP_ZPX },
  { pc:1, func: CLD_IMP },   { pc:3, func: CMP_ABSY }, { pc:1, func: NOP },      { pc:3, func: DCP_ABSY },
  { pc:3, func: NOP_ABSX },  { pc:3, func: CMP_ABSX }, { pc:3, func: DEC_ABSX }, { pc:3, func: DCP_ABSX },

  { pc:2, func: CPX_IMM },   { pc:2, func: SBC_INDX }, { pc:2, func: NOP },      { pc:2, func: ISC_INDX },
  { pc:2, func: CPX_ZP },    { pc:2, func: SBC_ZP },   { pc:2, func: INC_ZP },   { pc:2, func: ISC_ZP },
  { pc:1, func: INX_IMP },   { pc:2, func: SBC_IMM },  { pc:1, func: NOP },      { pc:2, func: SBC_IMM },

  { pc:3, func: CPX_ABS },   { pc:3, func: SBC_ABS },  { pc:3, func: INC_ABS },  { pc:3, func: ISC_ABS },

  { pc:0, func: BEQ_REL },   { pc:2, func: SBC_INDY }, { pc:1, func: KIL_IMP },  { pc:2, func: ISC_INDY },
  { pc:2, func: NOP_ZPX },   { pc:2, func: SBC_ZPX },  { pc:2, func: INC_ZPX },  { pc:2, func: ISC_ZPX },
  { pc:1, func: SED_IMP },   { pc:3, func: SBC_ABSY }, { pc:1, func: NOP },      { pc:3, func: ISC_ABSY },
  { pc:3, func: NOP_ABSX },  { pc:3, func: SBC_ABSX }, { pc:3, func: INC_ABSX }, { pc:3, func: ISC_ABSX },
];
  /*
  because im too lazy to modify every RMW handler to pass a parameter RMW = true to checkWriteOffset
  so we are using this LUT + a global
  in fact, the opcodes themselves were plucked straight from the test rom Source code
  future update, may consider the extra parameter in checkWriteOffset and modifying handlers for listed opcodes
  ; OK; Verifying opcodes...
  ; 0E2E4E6ECEEE 1E3E5E7EDEFE 
  ; 0F2F4F6FCFEF 1F3F5F7FDFFF 
  ; 03234363C3E3 13335373D3F3 
  ; 1B3B5B7BDBFB

  above test ROM solved, all nothing to do with this, all this logic to pass accuracy coin "extra 2007 write" ughhhhh, something wrong here
  shouldn't have to modify the $2007 handler with a hack to pass a rom test, the opcode handler already does dummy write, then actual
  modified value write.
  */    
  const rmwTable = new Array(256).fill(false);
  [
    0x0E,0x2E,0x4E,0x6E,0xCE,0xEE,
    0x1E,0x3E,0x5E,0x7E,0xDE,0xFE,
    0x0F,0x2F,0x4F,0x6F,0xCF,0xEF,
    0x1F,0x3F,0x5F,0x7F,0xDF,0xFF,
    0x03,0x23,0x43,0x63,0xC3,0xE3,
    0x13,0x33,0x53,0x73,0xD3,0xF3,
    0x1B,0x3B,0x5B,0x7B,0xDB,0xFB
  ].forEach(op => rmwTable[op] = true);


  function buildDisasmRow(opc, op1, op2, pc, len) {
  // --- ensure correct len for control flow opcodes ---
  if (len === 0) {
    if (opc === 0x00 || opc === 0x40 || opc === 0x60) len = 1;     // BRK/RTI/RTS
    else if (opc === 0x20 || opc === 0x4C || opc === 0x6C) len = 3; // JSR/JMP abs/ind
    else len = 2; // branches
  }

  const pad2 = v => v.toString(16).toUpperCase().padStart(2, "0");
  const pad4 = v => v.toString(16).toUpperCase().padStart(4, "0");

  // --- NES label resolver ---
  const getLabel = addr => {
    const hw = {
      0x2000:"PPUCTRL",0x2001:"PPUMASK",0x2002:"PPUSTATUS",0x2003:"OAMADDR",
      0x2004:"OAMDATA",0x2005:"PPUSCROLL",0x2006:"PPUADDR",0x2007:"PPUDATA",
      0x4000:"SQ1_VOL",0x4001:"SQ1_SWEEP",0x4002:"SQ1_LO",0x4003:"SQ1_HI",
      0x4004:"SQ2_VOL",0x4005:"SQ2_SWEEP",0x4006:"SQ2_LO",0x4007:"SQ2_HI",
      0x4008:"TRI_LINEAR",0x400A:"TRI_LO",0x400B:"TRI_HI",
      0x400C:"NOISE_VOL",0x400E:"NOISE_LO",0x400F:"NOISE_HI",
      0x4010:"DMC_FREQ",0x4011:"DMC_RAW",0x4012:"DMC_START",0x4013:"DMC_LEN",
      0x4014:"OAMDMA",0x4015:"SND_CHN",0x4016:"JOY1",0x4017:"JOY2"
    };
    if (hw[addr]) return hw[addr];
    if (addr <= 0x00FF) return "$" + pad2(addr);
    if (addr <= 0x01FF) return "STACK";
    if (addr <= 0x07FF) return "RAM";
    if (addr >= 0x8000) return "sub_" + pad4(addr);
    return "$" + pad4(addr);
  };

  // --- mnemonic & addressing mode ---
  const name = OPCODES[opc]?.func?.name || "";
  const mnemonic = name.split("_")[0]?.toUpperCase() || "???";
  const mode = name.split("_")[1]?.toUpperCase() || "IMP";

  // --- operand formatting ---
  let operand = "";
  switch (mode) {
    case "IMM":  operand = "#$" + pad2(op1); break;
    case "ZP":   operand = getLabel(op1); break;
    case "ZPX":  operand = "$" + pad2(op1) + ",X"; break;
    case "ZPY":  operand = "$" + pad2(op1) + ",Y"; break;
    case "ABS":  operand = getLabel((op2 << 8) | op1); break;
    case "ABSX": operand = getLabel((op2 << 8) | op1) + ",X"; break;
    case "ABSY": operand = getLabel((op2 << 8) | op1) + ",Y"; break;
    case "IND":  operand = "($" + pad2(op2) + pad2(op1) + ")"; break;
    case "INDX": operand = "($" + pad2(op1) + ",X)"; break;
    case "INDY": operand = "($" + pad2(op1) + "),Y"; break;
    case "REL": {
      const offset = (op1 & 0x80) ? op1 - 0x100 : op1;
      const target = (pc + 2 + offset) & 0xFFFF;
      operand = getLabel(target);
      break;
    }
    case "ACC": operand = "A"; break;
    case "IMP": operand = ""; break;
  }

  // --- raw bytes field ---
  let opfield = "";
  if (len === 2) opfield = pad2(op1);
  else if (len === 3) opfield = `${pad2(op1)} ${pad2(op2)}`;

  const f = CPUregisters.P;

  // --- NOTES column ---
  let notes = "";

  // Branch resolution
  switch (mnemonic) {
    case "BPL": notes = f.N ? "(not taken)" : "(taken)"; break;
    case "BMI": notes = f.N ? "(taken)" : "(not taken)"; break;
    case "BVC": notes = f.V ? "(not taken)" : "(taken)"; break;
    case "BVS": notes = f.V ? "(taken)" : "(not taken)"; break;
    case "BCC": notes = f.C ? "(not taken)" : "(taken)"; break;
    case "BCS": notes = f.C ? "(taken)" : "(not taken)"; break;
    case "BNE": notes = f.Z ? "(not taken)" : "(taken)"; break;
    case "BEQ": notes = f.Z ? "(taken)" : "(not taken)"; break;
  }

  // PPU status/control hints
  if (operand === "PPUSTATUS") {
    notes = (CPUregisters.A & 0x80) ? "VBlank set" : "VBlank clear";
  }
  if (operand === "PPUCTRL") {
    notes = (CPUregisters.A & 0x80) ? "NMI enabled" : "NMI disabled";
  }

  // --- final HTML row ---
  return `<tr>
    <td class="col-pc">$${pad4(pc)}</td>
    <td class="col-opc">${pad2(opc)}</td>
    <td class="col-op">${opfield}</td>
    <td class="col-mn">${mnemonic} ${operand}</td>
    <td class="col-notes">${notes}</td>
    <td class="col-reg">${pad2(CPUregisters.A)}</td>
    <td class="col-reg">${pad2(CPUregisters.X)}</td>
    <td class="col-reg">${pad2(CPUregisters.Y)}</td>
    <td class="col-bit">${f.C ? 1 : 0}</td>
    <td class="col-bit">${f.Z ? 1 : 0}</td>
    <td class="col-bit">${f.I ? 1 : 0}</td>
    <td class="col-bit">${f.D ? 1 : 0}</td>
    <td class="col-bit">${f.V ? 1 : 0}</td>
    <td class="col-bit">${f.N ? 1 : 0}</td>
    <td class="col-reg">${pad2(CPUregisters.S)}</td>
  </tr>`;
}