{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743256567714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743256567715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 20:56:07 2025 " "Processing started: Sat Mar 29 20:56:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743256567715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256567715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_deocode -c viterbi_deocode " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_deocode -c viterbi_deocode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256567715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743256567906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743256567906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi_deocode.sv 1 1 " "Found 1 design units, including 1 entities, in source file viterbi_deocode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 viterbi_deocode " "Found entity 1: viterbi_deocode" {  } { { "viterbi_deocode.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add_compare_select_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file Add_compare_select_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_compare_select_unit " "Found entity 1: Add_compare_select_unit" {  } { { "Add_compare_select_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Add_compare_select_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574976 ""} { "Info" "ISGN_ENTITY_NAME" "2 ACSU " "Found entity 2: ACSU" {  } { { "Add_compare_select_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Add_compare_select_unit.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Add_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_unit " "Found entity 1: Add_unit" {  } { { "Add_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Add_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Compare_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Compare_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Compare_unit " "Found entity 1: Compare_unit" {  } { { "Compare_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Compare_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_metric_unit " "Found entity 1: branch_metric_unit" {  } { { "branch_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/branch_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_distance.sv 1 1 " "Found 1 design units, including 1 entities, in source file hamming_distance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hamming_distance " "Found entity 1: hamming_distance" {  } { { "hamming_distance.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/hamming_distance.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file path_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 path_metric_unit " "Found entity 1: path_metric_unit" {  } { { "path_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/path_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "survivor_path_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file survivor_path_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 survivor_path_memory " "Found entity 1: survivor_path_memory" {  } { { "survivor_path_memory.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/survivor_path_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743256574984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256574984 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "survivor_path_memory.sv(40) " "Verilog HDL Instantiation warning at survivor_path_memory.sv(40): instance has no name" {  } { { "survivor_path_memory.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/survivor_path_memory.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1743256574986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "viterbi_deocode " "Elaborating entity \"viterbi_deocode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743256575034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:DFF_BMU " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:DFF_BMU\"" {  } { { "viterbi_deocode.sv" "DFF_BMU" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_metric_unit branch_metric_unit:BMU " "Elaborating entity \"branch_metric_unit\" for hierarchy \"branch_metric_unit:BMU\"" {  } { { "viterbi_deocode.sv" "BMU" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamming_distance branch_metric_unit:BMU\|hamming_distance:HD0 " "Elaborating entity \"hamming_distance\" for hierarchy \"branch_metric_unit:BMU\|hamming_distance:HD0\"" {  } { { "branch_metric_unit.sv" "HD0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/branch_metric_unit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder branch_metric_unit:BMU\|hamming_distance:HD0\|full_adder:fa " "Elaborating entity \"full_adder\" for hierarchy \"branch_metric_unit:BMU\|hamming_distance:HD0\|full_adder:fa\"" {  } { { "hamming_distance.sv" "fa" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/hamming_distance.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_compare_select_unit Add_compare_select_unit:ACSU " "Elaborating entity \"Add_compare_select_unit\" for hierarchy \"Add_compare_select_unit:ACSU\"" {  } { { "viterbi_deocode.sv" "ACSU" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACSU Add_compare_select_unit:ACSU\|ACSU:ACSU0 " "Elaborating entity \"ACSU\" for hierarchy \"Add_compare_select_unit:ACSU\|ACSU:ACSU0\"" {  } { { "Add_compare_select_unit.sv" "ACSU0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Add_compare_select_unit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_unit Add_compare_select_unit:ACSU\|ACSU:ACSU0\|Add_unit:ADD0 " "Elaborating entity \"Add_unit\" for hierarchy \"Add_compare_select_unit:ACSU\|ACSU:ACSU0\|Add_unit:ADD0\"" {  } { { "Add_compare_select_unit.sv" "ADD0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Add_compare_select_unit.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_unit Add_compare_select_unit:ACSU\|ACSU:ACSU0\|Compare_unit:CP0 " "Elaborating entity \"Compare_unit\" for hierarchy \"Add_compare_select_unit:ACSU\|ACSU:ACSU0\|Compare_unit:CP0\"" {  } { { "Add_compare_select_unit.sv" "CP0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Add_compare_select_unit.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Compare_unit.sv(6) " "Verilog HDL assignment warning at Compare_unit.sv(6): truncated value with size 2 to match size of target (1)" {  } { { "Compare_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/Compare_unit.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743256575044 "|viterbi_deocode|Add_compare_select_unit:ACSU|ACSU:ACSU0|Compare_unit:CP0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_metric_unit path_metric_unit:PMU " "Elaborating entity \"path_metric_unit\" for hierarchy \"path_metric_unit:PMU\"" {  } { { "viterbi_deocode.sv" "PMU" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "survivor_path_memory survivor_path_memory:SPMU " "Elaborating entity \"survivor_path_memory\" for hierarchy \"survivor_path_memory:SPMU\"" {  } { { "viterbi_deocode.sv" "SPMU" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine survivor_path_memory:SPMU\|state_machine:comb_3 " "Elaborating entity \"state_machine\" for hierarchy \"survivor_path_memory:SPMU\|state_machine:comb_3\"" {  } { { "survivor_path_memory.sv" "comb_3" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/survivor_path_memory.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575051 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_output_data GND " "Pin \"o_output_data\" is stuck at GND" {  } { { "viterbi_deocode.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743256575400 "|viterbi_deocode|o_output_data"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743256575400 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743256575401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743256575465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743256575465 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_input_data\[0\] " "No output dependent on input pin \"i_input_data\[0\]\"" {  } { { "viterbi_deocode.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743256575481 "|viterbi_deocode|i_input_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_input_data\[1\] " "No output dependent on input pin \"i_input_data\[1\]\"" {  } { { "viterbi_deocode.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743256575481 "|viterbi_deocode|i_input_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "viterbi_deocode.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743256575481 "|viterbi_deocode|i_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rst_n " "No output dependent on input pin \"i_rst_n\"" {  } { { "viterbi_deocode.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/VD/viterbi_deocode.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743256575481 "|viterbi_deocode|i_rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743256575481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743256575482 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743256575482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743256575482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743256575486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 20:56:15 2025 " "Processing ended: Sat Mar 29 20:56:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743256575486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743256575486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743256575486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743256575486 ""}
