// Seed: 2217915586
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri1 id_6,
    output tri0 id_7
);
  integer id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input uwire id_2
    , id_17,
    input wand id_3,
    output wand id_4,
    input tri id_5,
    output tri1 id_6,
    input tri id_7,
    input wor id_8,
    output wor id_9,
    input supply0 id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output logic id_14,
    output wire id_15
);
  integer id_18;
  always_comb id_14 <= 1;
  supply0 id_19;
  assign id_19 = 1 == 1;
  assign id_4  = 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9
  );
  assign modCall_1.type_1 = 0;
  tri1 id_20 = 1;
endmodule
