[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F4620 ]
[d frameptr 4065 ]
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/__lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/aldiv.c
[v ___aldiv __aldiv `(l  1 e 4 0 ]
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
"4 /opt/microchip/xc8/v2.36/pic/sources/c90/common/fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 /opt/microchip/xc8/v2.36/pic/sources/c90/common/float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 /opt/microchip/xc8/v2.36/pic/sources/c90/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 /opt/microchip/xc8/v2.36/pic/sources/c90/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 /opt/microchip/xc8/v2.36/pic/sources/c90/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 /opt/microchip/xc8/v2.36/pic/sources/c90/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
[v i2___lwdiv __lwdiv `(ui  1 e 2 0 ]
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"10 /opt/microchip/xc8/v2.36/pic/sources/c90/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 /opt/microchip/xc8/v2.36/pic/sources/c90/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.36/pic/sources/c90/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 /opt/microchip/xc8/v2.36/pic/sources/c90/common/Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 /opt/microchip/xc8/v2.36/pic/sources/c90/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 /opt/microchip/xc8/v2.36/pic/sources/c90/common/Umul64.c
[v ___omul __omul `(ul  1 e 4 0 ]
"30 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/adc.c
[v _adc_init adc_init `(v  1 e 1 0 ]
"47
[v _adc_amostra adc_amostra `(ui  1 e 2 0 ]
"35 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/display7s.c
[v _display7s display7s `(uc  1 e 1 0 ]
"29 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/eeprom.c
[v _e2prom_r e2prom_r `(uc  1 e 1 0 ]
"37
[v _e2prom_w e2prom_w `(v  1 e 1 0 ]
"29 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/eeprom_ext.c
[v _e2pext_r e2pext_r `(uc  1 e 1 0 ]
"65
[v _e2pext_w e2pext_w `(v  1 e 1 0 ]
"30 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/i2c.c
[v _delay delay `(v  1 e 1 0 ]
"45
[v _i2c_init i2c_init `(v  1 e 1 0 ]
"52
[v _i2c_start i2c_start `(v  1 e 1 0 ]
"61
[v _i2c_stop i2c_stop `(v  1 e 1 0 ]
"70
[v _i2c_wb i2c_wb `(v  1 e 1 0 ]
"94
[v _i2c_rb i2c_rb `(uc  1 e 1 0 ]
"26 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/itoa.c
[v _itoa itoa `(v  1 e 1 0 ]
"31 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/lcd.c
[v _lcd_wr lcd_wr `(v  1 e 1 0 ]
"36
[v _lcd_cmd lcd_cmd `(v  1 e 1 0 ]
"47
[v _lcd_dat lcd_dat `(v  1 e 1 0 ]
"58
[v _lcd_init lcd_init `(v  1 e 1 0 ]
"77
[v _lcd_str lcd_str `(v  1 e 1 0 ]
"33 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/rtc_r.c
[v _getd getd `(uc  1 e 1 0 ]
"38
[v _getu getu `(uc  1 e 1 0 ]
"44
[v _rtc_r rtc_r `(v  1 e 1 0 ]
"35 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/serial.c
[v _serial_init serial_init `(v  1 e 1 0 ]
"58
[v _serial_end serial_end `(v  1 e 1 0 ]
"66
[v _serial_tx serial_tx `(v  1 e 1 0 ]
"72
[v _serial_tx_str serial_tx_str `(v  1 e 1 0 ]
"83
[v _serial_rx serial_rx `(uc  1 e 1 0 ]
"35 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teclado.c
[v _tc_tecla tc_tecla `(uc  1 e 1 0 ]
"72 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _waitbtn waitbtn `(v  1 e 1 0 ]
"79
[v _main main `(v  1 e 1 0 ]
"161
[v _isrh isrh `II(v  1 e 1 0 ]
"188
[v _isrl isrl `IIL(v  1 e 1 0 ]
"195
[v _teste_LCD teste_LCD `(v  1 e 1 0 ]
"208
[v _teste_display7s teste_display7s `(v  1 e 1 0 ]
"242
[v _teste_serial teste_serial `(v  1 e 1 0 ]
"281
[v _teste_ADC teste_ADC `(v  1 e 1 0 ]
"323
[v _teste_temperatura teste_temperatura `(v  1 e 1 0 ]
"482
[v _teste_RTC teste_RTC `(v  1 e 1 0 ]
"501
[v _teste_teclado2 teste_teclado2 `(v  1 e 1 0 ]
"526
[v _teste_EEPROM_INT teste_EEPROM_INT `(v  1 e 1 0 ]
"572
[v _teste_EEPROM_EXT teste_EEPROM_EXT `(v  1 e 1 0 ]
"53 /opt/microchip/mplabx/v6.00/packs/Microchip/PIC18Fxxxx_DFP/1.3.36/xc8/pic/include/proc/pic18f4620.h
[v _PORTA PORTA `VEuc  1 e 1 @3968 ]
"190
[v _PORTB PORTB `VEuc  1 e 1 @3969 ]
[s S32 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"231
[s S41 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 CCP2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S50 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 AN11 1 0 :1:4 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S59 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S62 . 1 `S32 1 . 1 0 `S41 1 . 1 0 `S50 1 . 1 0 `S59 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES62  1 e 1 @3969 ]
[s S211 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"406
[s S220 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 SCK 1 0 :1:3 
`uc 1 SDI 1 0 :1:4 
`uc 1 SDO 1 0 :1:5 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S229 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SCL 1 0 :1:3 
`uc 1 SDA 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S238 . 1 `uc 1 T1CKI 1 0 :1:0 
]
[s S240 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
`uc 1 PA1 1 0 :1:2 
]
[u S244 . 1 `S211 1 . 1 0 `S220 1 . 1 0 `S229 1 . 1 0 `S238 1 . 1 0 `S240 1 . 1 0 ]
[v _PORTCbits PORTCbits `VES244  1 e 1 @3970 ]
"536
[v _PORTD PORTD `VEuc  1 e 1 @3971 ]
[s S969 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
"573
[s S978 . 1 `uc 1 PSP0 1 0 :1:0 
`uc 1 PSP1 1 0 :1:1 
`uc 1 PSP2 1 0 :1:2 
`uc 1 PSP3 1 0 :1:3 
`uc 1 PSP4 1 0 :1:4 
`uc 1 PSP5 1 0 :1:5 
`uc 1 PSP6 1 0 :1:6 
`uc 1 PSP7 1 0 :1:7 
]
[s S987 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P1B 1 0 :1:5 
`uc 1 P1C 1 0 :1:6 
`uc 1 P1D 1 0 :1:7 
]
[s S992 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S995 . 1 `S969 1 . 1 0 `S978 1 . 1 0 `S987 1 . 1 0 `S992 1 . 1 0 ]
[v _PORTDbits PORTDbits `VES995  1 e 1 @3971 ]
[s S1093 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
]
"736
[s S1098 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 CS 1 0 :1:2 
`uc 1 MCLR 1 0 :1:3 
]
[s S1103 . 1 `uc 1 NOT_RD 1 0 :1:0 
]
[s S1105 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_WR 1 0 :1:1 
]
[s S1108 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_CS 1 0 :1:2 
]
[s S1111 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_MCLR 1 0 :1:3 
]
[s S1114 . 1 `uc 1 nRD 1 0 :1:0 
`uc 1 nWR 1 0 :1:1 
`uc 1 nCS 1 0 :1:2 
`uc 1 nMCLR 1 0 :1:3 
]
[s S1119 . 1 `uc 1 AN5 1 0 :1:0 
`uc 1 AN6 1 0 :1:1 
`uc 1 AN7 1 0 :1:2 
`uc 1 VPP 1 0 :1:3 
]
[s S1124 . 1 `uc 1 PD2 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
`uc 1 CCP10 1 0 :1:2 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1129 . 1 `uc 1 RDE 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
`uc 1 PB2 1 0 :1:2 
`uc 1 PC3E 1 0 :1:3 
]
[u S1134 . 1 `S1093 1 . 1 0 `S1098 1 . 1 0 `S1103 1 . 1 0 `S1105 1 . 1 0 `S1108 1 . 1 0 `S1111 1 . 1 0 `S1114 1 . 1 0 `S1119 1 . 1 0 `S1124 1 . 1 0 `S1129 1 . 1 0 ]
[v _PORTEbits PORTEbits `VES1134  1 e 1 @3972 ]
"1381
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"1603
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
"1825
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
[s S385 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"1857
[u S403 . 1 `S385 1 . 1 0 `S211 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES403  1 e 1 @3988 ]
"2047
[v _TRISD TRISD `VEuc  1 e 1 @3989 ]
"2269
[v _TRISE TRISE `VEuc  1 e 1 @3990 ]
[s S813 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 PSPIF 1 0 :1:7 
]
"2597
[s S822 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
]
[u S826 . 1 `S813 1 . 1 0 `S822 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES826  1 e 1 @3998 ]
[s S1298 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
"2948
[s S1307 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S1310 . 1 `S1298 1 . 1 0 `S1307 1 . 1 0 ]
[v _EECON1bits EECON1bits `VES1310  1 e 1 @4006 ]
"2993
[v _EECON2 EECON2 `VEuc  1 e 1 @4007 ]
"3000
[v _EEDATA EEDATA `VEuc  1 e 1 @4008 ]
"3007
[v _EEADR EEADR `VEuc  1 e 1 @4009 ]
[s S756 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3062
[s S765 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S768 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[s S771 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S774 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S777 . 1 `uc 1 RCD8 1 0 :1:0 
]
[u S779 . 1 `S756 1 . 1 0 `S765 1 . 1 0 `S768 1 . 1 0 `S771 1 . 1 0 `S774 1 . 1 0 `S777 1 . 1 0 ]
[v _RCSTAbits RCSTAbits `VES779  1 e 1 @4011 ]
[s S704 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"3270
[s S713 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[s S722 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[s S725 . 1 `uc 1 TXD8 1 0 :1:0 
]
[u S727 . 1 `S704 1 . 1 0 `S713 1 . 1 0 `S722 1 . 1 0 `S725 1 . 1 0 ]
[v _TXSTAbits TXSTAbits `VES727  1 e 1 @4012 ]
"3487
[v _TXREG TXREG `VEuc  1 e 1 @4013 ]
"3499
[v _RCREG RCREG `VEuc  1 e 1 @4014 ]
"3511
[v _SPBRG SPBRG `VEuc  1 e 1 @4015 ]
"3663
[v _CMCON CMCON `VEuc  1 e 1 @4020 ]
"4256
[v _CCP1CON CCP1CON `VEuc  1 e 1 @4029 ]
"4360
[v _CCPR1L CCPR1L `VEuc  1 e 1 @4030 ]
"4374
[v _ADCON2 ADCON2 `VEuc  1 e 1 @4032 ]
"4445
[v _ADCON1 ADCON1 `VEuc  1 e 1 @4033 ]
"4530
[v _ADCON0 ADCON0 `VEuc  1 e 1 @4034 ]
[s S1344 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"4574
[s S1347 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S1351 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S1358 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S1361 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S1364 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S1367 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[s S1370 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S1373 . 1 `S1344 1 . 1 0 `S1347 1 . 1 0 `S1351 1 . 1 0 `S1358 1 . 1 0 `S1361 1 . 1 0 `S1364 1 . 1 0 `S1367 1 . 1 0 `S1370 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES1373  1 e 1 @4034 ]
"4656
[v _ADRESL ADRESL `VEuc  1 e 1 @4035 ]
"4663
[v _ADRESH ADRESH `VEuc  1 e 1 @4036 ]
[s S1028 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"5058
[s S1032 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S1040 . 1 `S1028 1 . 1 0 `S1032 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES1040  1 e 1 @4042 ]
"5108
[v _PR2 PR2 `VEuc  1 e 1 @4043 ]
[s S494 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
"5258
[s S497 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S505 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S511 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 T1RD16 1 0 :1:7 
]
[u S516 . 1 `S494 1 . 1 0 `S497 1 . 1 0 `S505 1 . 1 0 `S511 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES516  1 e 1 @4045 ]
"5335
[v _TMR1L TMR1L `VEuc  1 e 1 @4046 ]
"5342
[v _TMR1H TMR1H `VEuc  1 e 1 @4047 ]
[s S464 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"5879
[s S471 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 T016BIT 1 0 :1:6 
]
[u S477 . 1 `S464 1 . 1 0 `S471 1 . 1 0 ]
[v _T0CONbits T0CONbits `VES477  1 e 1 @4053 ]
"5941
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
"5948
[v _TMR0H TMR0H `VEuc  1 e 1 @4055 ]
[s S156 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"6330
[s S159 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S168 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RBPU 1 0 :1:7 
]
[u S171 . 1 `S156 1 . 1 0 `S159 1 . 1 0 `S168 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES171  1 e 1 @4081 ]
[s S328 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"6407
[s S337 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S346 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S350 . 1 `S328 1 . 1 0 `S337 1 . 1 0 `S346 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES350  1 e 1 @4082 ]
"29 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/rtc_r.c
[v _date date `VE[10]uc  1 e 10 0 ]
"30
[v _time time `VE[10]uc  1 e 10 0 ]
"32 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teclado.c
[v _linha linha `C[4]uc  1 e 4 0 ]
"67 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _cnt cnt `uc  1 e 1 0 ]
"68
[v _t1cont t1cont `ui  1 e 2 0 ]
"79
[v _main main `(v  1 e 1 0 ]
{
"154
} 0
"323
[v _teste_temperatura teste_temperatura `(v  1 e 1 0 ]
{
"326
[v teste_temperatura@str str `[6]uc  1 a 6 36 ]
"325
[v teste_temperatura@tmpi tmpi `ui  1 a 2 42 ]
"480
} 0
"30 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/adc.c
[v _adc_init adc_init `(v  1 e 1 0 ]
{
"45
} 0
"501 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _teste_teclado2 teste_teclado2 `(v  1 e 1 0 ]
{
[v teste_teclado2@num num `uc  1 a 1 wreg ]
"502
[v teste_teclado2@i i `uc  1 a 1 20 ]
"503
[v teste_teclado2@tmp tmp `uc  1 a 1 19 ]
"501
[v teste_teclado2@num num `uc  1 a 1 wreg ]
"505
[v teste_teclado2@num num `uc  1 a 1 18 ]
"524
} 0
"35 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teclado.c
[v _tc_tecla tc_tecla `(uc  1 e 1 0 ]
{
"37
[v tc_tecla@to to `ui  1 a 2 13 ]
"38
[v tc_tecla@i i `uc  1 a 1 17 ]
"39
[v tc_tecla@ret ret `uc  1 a 1 16 ]
"40
[v tc_tecla@tmp tmp `uc  1 a 1 15 ]
"35
[v tc_tecla@timeout timeout `ui  1 p 2 10 ]
"61
} 0
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
{
"10
[v ___awmod@sign sign `uc  1 a 1 15 ]
[v ___awmod@counter counter `uc  1 a 1 14 ]
"7
[v ___awmod@dividend dividend `i  1 p 2 10 ]
[v ___awmod@divisor divisor `i  1 p 2 12 ]
"34
} 0
"242 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _teste_serial teste_serial `(v  1 e 1 0 ]
{
"243
[v teste_serial@i i `uc  1 a 1 21 ]
[v teste_serial@tmp tmp `uc  1 a 1 20 ]
"279
} 0
"72 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/serial.c
[v _serial_tx_str serial_tx_str `(v  1 e 1 0 ]
{
"74
[v serial_tx_str@i i `ui  1 a 2 15 ]
"72
[v serial_tx_str@val val `*.25Cuc  1 p 2 11 ]
"81
} 0
"66
[v _serial_tx serial_tx `(v  1 e 1 0 ]
{
[v serial_tx@val val `uc  1 a 1 wreg ]
[v serial_tx@val val `uc  1 a 1 wreg ]
"68
[v serial_tx@val val `uc  1 a 1 10 ]
"70
} 0
"83
[v _serial_rx serial_rx `(uc  1 e 1 0 ]
{
"85
[v serial_rx@to to `ui  1 a 2 13 ]
"83
[v serial_rx@timeout timeout `ui  1 p 2 10 ]
"109
} 0
"35
[v _serial_init serial_init `(v  1 e 1 0 ]
{
"56
} 0
"58
[v _serial_end serial_end `(v  1 e 1 0 ]
{
"63
} 0
"208 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _teste_display7s teste_display7s `(v  1 e 1 0 ]
{
"240
} 0
"35 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/display7s.c
[v _display7s display7s `(uc  1 e 1 0 ]
{
[v display7s@v v `uc  1 a 1 wreg ]
[v display7s@v v `uc  1 a 1 wreg ]
[v display7s@v v `uc  1 a 1 10 ]
"74
} 0
"482 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _teste_RTC teste_RTC `(v  1 e 1 0 ]
{
"499
} 0
"44 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/rtc_r.c
[v _rtc_r rtc_r `(v  1 e 1 0 ]
{
"46
[v rtc_r@tmp tmp `uc  1 a 1 15 ]
"89
} 0
"38
[v _getu getu `(uc  1 e 1 0 ]
{
[v getu@nn nn `uc  1 a 1 wreg ]
[v getu@nn nn `uc  1 a 1 wreg ]
"40
[v getu@nn nn `uc  1 a 1 10 ]
"41
} 0
"33
[v _getd getd `(uc  1 e 1 0 ]
{
[v getd@nn nn `uc  1 a 1 wreg ]
[v getd@nn nn `uc  1 a 1 wreg ]
"35
[v getd@nn nn `uc  1 a 1 10 ]
"36
} 0
"195 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _teste_LCD teste_LCD `(v  1 e 1 0 ]
{
"206
} 0
"526
[v _teste_EEPROM_INT teste_EEPROM_INT `(v  1 e 1 0 ]
{
"528
[v teste_EEPROM_INT@tmp tmp `uc  1 a 1 21 ]
"529
[v teste_EEPROM_INT@i i `uc  1 a 1 20 ]
"570
} 0
"37 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/eeprom.c
[v _e2prom_w e2prom_w `(v  1 e 1 0 ]
{
[v e2prom_w@addr addr `uc  1 a 1 wreg ]
[v e2prom_w@addr addr `uc  1 a 1 wreg ]
[v e2prom_w@val val `uc  1 p 1 10 ]
"39
[v e2prom_w@addr addr `uc  1 a 1 11 ]
"53
} 0
"29
[v _e2prom_r e2prom_r `(uc  1 e 1 0 ]
{
[v e2prom_r@addr addr `uc  1 a 1 wreg ]
[v e2prom_r@addr addr `uc  1 a 1 wreg ]
"31
[v e2prom_r@addr addr `uc  1 a 1 10 ]
"34
} 0
"572 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _teste_EEPROM_EXT teste_EEPROM_EXT `(v  1 e 1 0 ]
{
"575
[v teste_EEPROM_EXT@i i `uc  1 a 1 29 ]
"614
} 0
"72
[v _waitbtn waitbtn `(v  1 e 1 0 ]
{
"77
} 0
"65 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/eeprom_ext.c
[v _e2pext_w e2pext_w `(v  1 e 1 0 ]
{
"67
[v e2pext_w@tmp tmp `uc  1 a 1 26 ]
"70
[v e2pext_w@nt nt `uc  1 a 1 25 ]
"69
[v e2pext_w@al al `uc  1 a 1 24 ]
"68
[v e2pext_w@ah ah `uc  1 a 1 23 ]
"65
[v e2pext_w@addr addr `ui  1 p 2 20 ]
[v e2pext_w@val val `uc  1 p 1 22 ]
"95
} 0
"29
[v _e2pext_r e2pext_r `(uc  1 e 1 0 ]
{
"32
[v e2pext_r@ah ah `uc  1 a 1 19 ]
"33
[v e2pext_r@al al `uc  1 a 1 18 ]
"31
[v e2pext_r@ret ret `uc  1 a 1 17 ]
"29
[v e2pext_r@addr addr `ui  1 p 2 15 ]
"62
} 0
"70 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/i2c.c
[v _i2c_wb i2c_wb `(v  1 e 1 0 ]
{
[v i2c_wb@val val `uc  1 a 1 wreg ]
"72
[v i2c_wb@i i `uc  1 a 1 13 ]
"70
[v i2c_wb@val val `uc  1 a 1 wreg ]
"73
[v i2c_wb@val val `uc  1 a 1 12 ]
"92
} 0
"61
[v _i2c_stop i2c_stop `(v  1 e 1 0 ]
{
"68
} 0
"52
[v _i2c_start i2c_start `(v  1 e 1 0 ]
{
"59
} 0
"94
[v _i2c_rb i2c_rb `(uc  1 e 1 0 ]
{
[v i2c_rb@ack ack `uc  1 a 1 wreg ]
"96
[v i2c_rb@i i `uc  1 a 1 14 ]
"97
[v i2c_rb@ret ret `uc  1 a 1 13 ]
"94
[v i2c_rb@ack ack `uc  1 a 1 wreg ]
"97
[v i2c_rb@ack ack `uc  1 a 1 12 ]
"122
} 0
"30
[v _delay delay `(v  1 e 1 0 ]
{
"42
} 0
"281 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _teste_ADC teste_ADC `(v  1 e 1 0 ]
{
"284
[v teste_ADC@str str `[6]uc  1 a 6 35 ]
"283
[v teste_ADC@tmp tmp `uc  1 a 1 41 ]
"321
} 0
"77 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/lcd.c
[v _lcd_str lcd_str `(v  1 e 1 0 ]
{
"79
[v lcd_str@i i `uc  1 a 1 17 ]
"77
[v lcd_str@str str `*.35Cuc  1 p 2 13 ]
"86
} 0
"47
[v _lcd_dat lcd_dat `(v  1 e 1 0 ]
{
[v lcd_dat@val val `uc  1 a 1 wreg ]
[v lcd_dat@val val `uc  1 a 1 wreg ]
"49
[v lcd_dat@val val `uc  1 a 1 12 ]
"56
} 0
"26 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/itoa.c
[v _itoa itoa `(v  1 e 1 0 ]
{
[v itoa@val val `ui  1 p 2 30 ]
[v itoa@str str `*.39uc  1 p 2 32 ]
"34
} 0
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"10
[v ___lwmod@counter counter `uc  1 a 1 14 ]
"7
[v ___lwmod@dividend dividend `ui  1 p 2 10 ]
[v ___lwmod@divisor divisor `ui  1 p 2 12 ]
"25
} 0
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"10
[v ___lwdiv@quotient quotient `ui  1 a 2 27 ]
"11
[v ___lwdiv@counter counter `uc  1 a 1 29 ]
"7
[v ___lwdiv@dividend dividend `ui  1 p 2 23 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 25 ]
"30
} 0
"47 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/adc.c
[v _adc_amostra adc_amostra `(ui  1 e 2 0 ]
{
[v adc_amostra@canal canal `uc  1 a 1 wreg ]
[v adc_amostra@canal canal `uc  1 a 1 wreg ]
"53
[v adc_amostra@canal canal `uc  1 a 1 16 ]
"61
} 0
"15 /opt/microchip/xc8/v2.36/pic/sources/c90/common/Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 21 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 17 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 19 ]
"53
} 0
"58 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/lcd.c
[v _lcd_init lcd_init `(v  1 e 1 0 ]
{
"75
} 0
"36
[v _lcd_cmd lcd_cmd `(v  1 e 1 0 ]
{
[v lcd_cmd@val val `uc  1 a 1 wreg ]
[v lcd_cmd@val val `uc  1 a 1 wreg ]
"38
[v lcd_cmd@val val `uc  1 a 1 12 ]
"45
} 0
"31
[v _lcd_wr lcd_wr `(v  1 e 1 0 ]
{
[v lcd_wr@val val `uc  1 a 1 wreg ]
[v lcd_wr@val val `uc  1 a 1 wreg ]
"33
[v lcd_wr@val val `uc  1 a 1 10 ]
"34
} 0
"45 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/i2c.c
[v _i2c_init i2c_init `(v  1 e 1 0 ]
{
"50
} 0
"188 /home/gamboa/ownCloud/projetos/picsimlab/tests/PICGenios/PICGenios.X/teste_b4.c
[v _isrl isrl `IIL(v  1 e 1 0 ]
{
"192
} 0
"161
[v _isrh isrh `II(v  1 e 1 0 ]
{
"181
} 0
"7 /opt/microchip/xc8/v2.36/pic/sources/c90/common/lwdiv.c
[v i2___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"10
[v i2___lwdiv@quotient quotient `ui  1 a 2 4 ]
"11
[v i2___lwdiv@counter counter `uc  1 a 1 6 ]
"7
[v i2___lwdiv@dividend dividend `ui  1 p 2 0 ]
[v i2___lwdiv@divisor divisor `ui  1 p 2 2 ]
"30
} 0
