


ARM Macro Assembler    Page 1 


    1 00000000         ;
    2 00000000         ;*******************************************************
                       *************************************************
    3 00000000         ;                                                uC/OS-I
                       II
    4 00000000         ;                                          The Real-Time
                        Kernel
    5 00000000         ;
    6 00000000         ;
    7 00000000         ;                           (c) Copyright 2009-2010; Mic
                       rium, Inc.; Weston, FL
    8 00000000         ;                    All rights reserved.  Protected by 
                       international copyright laws.
    9 00000000         ;
   10 00000000         ;                                           ARM Cortex-M
                       3 Port
   11 00000000         ;
   12 00000000         ; File      : OS_CPU_A.ASM
   13 00000000         ; Version   : V3.01.2
   14 00000000         ; By        : JJL
   15 00000000         ;             BAN
   16 00000000         ;
   17 00000000         ; For       : ARMv7M Cortex-M3
   18 00000000         ; Mode      : Thumb2
   19 00000000         ; Toolchain : RealView Development Suite
   20 00000000         ;             RealView Microcontroller Development Kit (
                       MDK)
   21 00000000         ;             ARM Developer Suite (ADS)
   22 00000000         ;             Keil uVision
   23 00000000         ;*******************************************************
                       *************************************************
   24 00000000         ;
   25 00000000         
   26 00000000         ;*******************************************************
                       *************************************************
   27 00000000         ;                                          PUBLIC FUNCTI
                       ONS
   28 00000000         ;*******************************************************
                       *************************************************
   29 00000000         
   30 00000000                 IMPORT           OSRunning   ; External referenc
                                                            es
   31 00000000                 IMPORT           OSPrioCur
   32 00000000                 IMPORT           OSPrioHighRdy
   33 00000000                 IMPORT           OSTCBCurPtr
   34 00000000                 IMPORT           OSTCBHighRdyPtr
   35 00000000                 IMPORT           OSIntExit
   36 00000000                 IMPORT           OSTaskSwHook
   37 00000000                 IMPORT           OS_CPU_ExceptStkBase
   38 00000000         
   39 00000000         
   40 00000000                 EXPORT           OSStartHighRdy ; Functions decl
                                                            ared in this file
   41 00000000                 EXPORT           PendSV_Handler
   42 00000000         
   43 00000000         ;PAGE
   44 00000000         ;*******************************************************
                       *************************************************
   45 00000000         ;                                               EQUATES



ARM Macro Assembler    Page 2 


   46 00000000         ;*******************************************************
                       *************************************************
   47 00000000         
   48 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; ÖÐ¶Ï¿ØÖÆ¼Ä´æÆ÷
   49 00000000 E000ED22 
                       NVIC_SYSPRI4
                               EQU              0xE000ED22  ; ÏµÍ³ÓÅÏÈ¼¶¼Ä´æÆ÷(
                                                            14)
   50 00000000 0000FFFF 
                       NVIC_PENDSV_PRI
                               EQU              0xFFFF      ; PendSVÖÐ¶ÏºÍÏµÍ³½
                                                            ÚÅÄÖÐ¶Ï            
                                                                            ; P
                                                            endSV priority valu
                                                            e (lowest).
   51 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; ´¥·¢Èí¼þÖÐ¶ÏµÄÖµ.
                                                            
   52 00000000         
   53 00000000         ;*******************************************************
                       *************************************************
   54 00000000         ;                                     CODE GENERATION DI
                       RECTIVES
   55 00000000         ;*******************************************************
                       *************************************************
   56 00000000         
   57 00000000                 PRESERVE8
   58 00000000                 THUMB
   59 00000000         
   60 00000000                 AREA             CODE, CODE, READONLY
   61 00000000         
   62 00000000         
   63 00000000         ;PAGE
   64 00000000         
   65 00000000         ;/******************************************************
                       ********************************
   66 00000000         ;* º¯ÊýÃû³Æ: OSStartHighRdy
   67 00000000         ;*
   68 00000000         ;* ¹¦ÄÜÃèÊö: Ê¹ÓÃµ÷¶ÈÆ÷ÔËÐÐµÚÒ»¸öÈÎÎñ
   69 00000000         ;* 
   70 00000000         ;* ²Î    Êý: None
   71 00000000         ;*
   72 00000000         ;* ·µ »Ø Öµ: None
   73 00000000         ;*******************************************************
                       *******************************/  
   74 00000000         
   75 00000000         OSStartHighRdy
   76 00000000 481D            LDR              R0, =NVIC_SYSPRI4 ; Set the Pen
                                                            dSV exception prior
                                                            ity
   77 00000002 F64F 71FF       LDR              R1, =NVIC_PENDSV_PRI
   78 00000006 7001            STRB             R1, [R0]
   79 00000008         
   80 00000008 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call



ARM Macro Assembler    Page 3 


   81 0000000A F380 8809       MSR              PSP, R0
   82 0000000E         
   83 0000000E 481B            LDR              R0, =OS_CPU_ExceptStkBase ; Ini
                                                            tialize the MSP to 
                                                            the OS_CPU_ExceptSt
                                                            kBase
   84 00000010 6801            LDR              R1, [R0]
   85 00000012 F381 8808       MSR              MSP, R1
   86 00000016         
   87 00000016 481A            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   88 00000018 F04F 5180       LDR              R1, =NVIC_PENDSVSET
   89 0000001C 6001            STR              R1, [R0]
   90 0000001E         
   91 0000001E B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            
   92 00000020         
   93 00000020         OSStartHang
   94 00000020 E7FE            B                OSStartHang ; Should never get 
                                                            here
   95 00000022         
   96 00000022         
   97 00000022         ;*******************************************************
                       *************************************************
   98 00000022         ;                       PERFORM A CONTEXT SWITCH (From t
                       ask level) - OSCtxSw()
   99 00000022         ;
  100 00000022         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  101 00000022         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  102 00000022         ;*******************************************************
                       *************************************************
  103 00000022         
  104 00000022         OSCtxSw
  105 00000022 4817            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  106 00000024 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  107 00000028 6001            STR              R1, [R0]
  108 0000002A 4770            BX               LR
  109 0000002C         
  110 0000002C         
  111 0000002C         ;*******************************************************
                       *************************************************
  112 0000002C         ;                   PERFORM A CONTEXT SWITCH (From inter
                       rupt level) - OSIntCtxSw()
  113 0000002C         ;
  114 0000002C         ; Note(s) : 1) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  115 0000002C         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  116 0000002C         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  117 0000002C         ;*******************************************************



ARM Macro Assembler    Page 4 


                       *************************************************
  118 0000002C         
  119 0000002C         OSIntCtxSw
  120 0000002C 4814            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  121 0000002E F04F 5180       LDR              R1, =NVIC_PENDSVSET
  122 00000032 6001            STR              R1, [R0]
  123 00000034 4770            BX               LR
  124 00000036         
  125 00000036         ;PAGE
  126 00000036         ;*******************************************************
                       *************************************************
  127 00000036         ;                                       HANDLE PendSV EX
                       CEPTION
  128 00000036         ;                                   void OS_CPU_PendSVHa
                       ndler(void)
  129 00000036         ;
  130 00000036         ; Note(s) : 1) PendSV is used to cause a context switch.
                         This is a recommended method for performing
  131 00000036         ;              context switches with Cortex-M3.  This is
                        because the Cortex-M3 auto-saves half of the
  132 00000036         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  133 00000036         ;              saving of R4-R11 is required and fixing u
                       p the stack pointers.  Using the PendSV exception
  134 00000036         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  135 00000036         ;              a thread or occurs due to an interrupt or
                        exception.
  136 00000036         ;
  137 00000036         ;           2) Pseudo-code is:
  138 00000036         ;              a) Get the process SP, if 0 then skip (go
                       to d) the saving part (first context switch);
  139 00000036         ;              b) Save remaining regs r4-r11 on process 
                       stack;
  140 00000036         ;              c) Save the process SP in its TCB, OSTCBC
                       urPtr->OSTCBStkPtr = SP;
  141 00000036         ;              d) Call OSTaskSwHook();
  142 00000036         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  143 00000036         ;              f) Get current ready thread TCB, OSTCBCur
                       Ptr = OSTCBHighRdyPtr;
  144 00000036         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdyPtr->OSTCBStkPtr;
  145 00000036         ;              h) Restore R4-R11 from new process stack;
                       
  146 00000036         ;              i) Perform exception return which will re
                       store remaining context.
  147 00000036         ;
  148 00000036         ;           3) On entry into PendSV handler:
  149 00000036         ;              a) The following have been saved on the p
                       rocess stack (by processor):
  150 00000036         ;                 xPSR, PC, LR, R12, R0-R3
  151 00000036         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  152 00000036         ;              c) Stack is Main stack (switched from Pro
                       cess stack)



ARM Macro Assembler    Page 5 


  153 00000036         ;              d) OSTCBCurPtr      points to the OS_TCB 
                       of the task to suspend
  154 00000036         ;                 OSTCBHighRdyPtr  points to the OS_TCB 
                       of the task to resume
  155 00000036         ;
  156 00000036         ;           4) Since PendSV is set to lowest priority in
                        the system (by OSStartHighRdy() above), we
  157 00000036         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  158 00000036         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  159 00000036         ;*******************************************************
                       *************************************************
  160 00000036         
  161 00000036         PendSV_Handler
  162 00000036 B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
  163 00000038 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
  164 0000003C B128            CBZ              R0, PendSVHandler_nosave ; Skip
                                                             register save the 
                                                            first time
  165 0000003E         
  166 0000003E 3820            SUBS             R0, R0, #0x20 ; Save remaining 
                                                            regs r4-11 on proce
                                                            ss stack
  167 00000040 E880 0FF0       STM              R0, {R4-R11}
  168 00000044         
  169 00000044 490F            LDR              R1, =OSTCBCurPtr ; OSTCBCurPtr-
                                                            >OSTCBStkPtr = SP;
  170 00000046 6809            LDR              R1, [R1]
  171 00000048 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  172 0000004A         
  173 0000004A         ; At this point, entire context of process has been save
                       d
  174 0000004A         PendSVHandler_nosave
  175 0000004A B500            PUSH             {R14}       ; Save LR exc_retur
                                                            n value
  176 0000004C 480E            LDR              R0, =OSTaskSwHook 
                                                            ; OSTaskSwHook();
  177 0000004E 4780            BLX              R0
  178 00000050 F85D EB04       POP              {R14}
  179 00000054         
  180 00000054 480D            LDR              R0, =OSPrioCur ; OSPrioCur   = 
                                                            OSPrioHighRdy;
  181 00000056 490E            LDR              R1, =OSPrioHighRdy
  182 00000058 780A            LDRB             R2, [R1]
  183 0000005A 7002            STRB             R2, [R0]
  184 0000005C         
  185 0000005C 4809            LDR              R0, =OSTCBCurPtr ; OSTCBCurPtr 
                                                            = OSTCBHighRdyPtr;
  186 0000005E 490D            LDR              R1, =OSTCBHighRdyPtr
  187 00000060 680A            LDR              R2, [R1]
  188 00000062 6002            STR              R2, [R0]
  189 00000064         
  190 00000064 6810            LDR              R0, [R2]    ; R0 is new process



ARM Macro Assembler    Page 6 


                                                             SP; SP = OSTCBHigh
                                                            RdyPtr->StkPtr;
  191 00000066 E890 0FF0       LDM              R0, {R4-R11} ; Restore r4-11 fr
                                                            om new process stac
                                                            k
  192 0000006A 3020            ADDS             R0, R0, #0x20
  193 0000006C F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  194 00000070 F04E 0E04       ORR              LR, LR, #0x04 ; Ensure exceptio
                                                            n return uses proce
                                                            ss stack
  195 00000074 B662            CPSIE            I
  196 00000076 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  197 00000078         
  198 00000078                 END
              E000ED22 
              00000000 
              E000ED04 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interwork --de
pend=..\obj\os_cpu_a.d -o..\obj\os_cpu_a.o -I.\RTE\_WZTENG -ID:\Keil\Packs\Keil
\STM32F1xx_DFP\2.3.0\Device\Include -ID:\Keil\ARM\CMSIS\Include --predefine="__
UVISION_VERSION SETA 527" --predefine="STM32F10X_HD SETA 1" --list=.\os_cpu_a.l
st ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

CODE 00000000

Symbol: CODE
   Definitions
      At line 60 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      None
Comment: CODE unused
OSCtxSw 00000022

Symbol: OSCtxSw
   Definitions
      At line 104 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
   Uses
      None
Comment: OSCtxSw unused
OSIntCtxSw 0000002C

Symbol: OSIntCtxSw
   Definitions
      At line 119 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
   Uses
      None
Comment: OSIntCtxSw unused
OSStartHang 00000020

Symbol: OSStartHang
   Definitions
      At line 93 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 94 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
Comment: OSStartHang used once
OSStartHighRdy 00000000

Symbol: OSStartHighRdy
   Definitions
      At line 75 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 40 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
Comment: OSStartHighRdy used once
PendSVHandler_nosave 0000004A

Symbol: PendSVHandler_nosave
   Definitions
      At line 174 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
   Uses
      At line 164 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
Comment: PendSVHandler_nosave used once
PendSV_Handler 00000036




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Symbol: PendSV_Handler
   Definitions
      At line 161 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
   Uses
      At line 41 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
Comment: PendSV_Handler used once
7 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 48 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 87 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
      At line 105 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
      At line 120 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 51 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 88 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
      At line 106 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
      At line 121 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s

NVIC_PENDSV_PRI 0000FFFF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 50 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 77 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI4 E000ED22

Symbol: NVIC_SYSPRI4
   Definitions
      At line 49 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 76 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
Comment: NVIC_SYSPRI4 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 35 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      None
Comment: OSIntExit unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 31 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 180 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 32 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 181 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 30 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      None
Comment: OSRunning unused
OSTCBCurPtr 00000000

Symbol: OSTCBCurPtr
   Definitions
      At line 33 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 169 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
      At line 185 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s

OSTCBHighRdyPtr 00000000

Symbol: OSTCBHighRdyPtr
   Definitions
      At line 34 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 186 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

Comment: OSTCBHighRdyPtr used once
OSTaskSwHook 00000000

Symbol: OSTaskSwHook
   Definitions
      At line 36 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 176 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealV
iew\os_cpu_a.s
Comment: OSTaskSwHook used once
OS_CPU_ExceptStkBase 00000000

Symbol: OS_CPU_ExceptStkBase
   Definitions
      At line 37 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
   Uses
      At line 83 in file ..\UCOSIII\uCOS-III\Ports\ARM-Cortex-M3\Generic\RealVi
ew\os_cpu_a.s
Comment: OS_CPU_ExceptStkBase used once
8 symbols
353 symbols in table
