--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml parkingLotSystem.twx parkingLotSystem.ncd -o
parkingLotSystem.twr parkingLotSystem.pcf -ucf netlist.ucf

Design file:              parkingLotSystem.ncd
Physical constraint file: parkingLotSystem.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input<0>    |    4.117(R)|   -0.067(R)|clk_BUFGP         |   0.000|
            |    5.119(F)|    0.022(F)|clk_BUFGP         |   0.000|
input<1>    |    4.095(R)|   -0.468(R)|clk_BUFGP         |   0.000|
            |    5.097(F)|   -0.961(F)|clk_BUFGP         |   0.000|
input<2>    |    5.597(R)|   -0.648(R)|clk_BUFGP         |   0.000|
            |    6.599(F)|   -1.391(F)|clk_BUFGP         |   0.000|
input<3>    |    5.811(R)|   -0.345(R)|clk_BUFGP         |   0.000|
            |    6.813(F)|   -1.535(F)|clk_BUFGP         |   0.000|
ready       |    2.478(R)|    0.411(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
counter<0>   |    9.453(F)|clk_BUFGP         |   0.000|
counter<1>   |    9.058(F)|clk_BUFGP         |   0.000|
counter<2>   |    9.650(F)|clk_BUFGP         |   0.000|
counter<3>   |    9.770(F)|clk_BUFGP         |   0.000|
counter<4>   |    9.707(F)|clk_BUFGP         |   0.000|
counter<5>   |    9.583(F)|clk_BUFGP         |   0.000|
counter<6>   |   10.212(F)|clk_BUFGP         |   0.000|
counter<7>   |    9.257(F)|clk_BUFGP         |   0.000|
digit1port<0>|   14.889(F)|clk_BUFGP         |   0.000|
digit1port<1>|   14.168(F)|clk_BUFGP         |   0.000|
digit1port<2>|   13.908(F)|clk_BUFGP         |   0.000|
digit1port<3>|   14.177(F)|clk_BUFGP         |   0.000|
digit1port<4>|   14.361(F)|clk_BUFGP         |   0.000|
digit1port<5>|   15.163(F)|clk_BUFGP         |   0.000|
digit1port<6>|   14.894(F)|clk_BUFGP         |   0.000|
digit2port<0>|   16.393(F)|clk_BUFGP         |   0.000|
digit2port<1>|   16.081(F)|clk_BUFGP         |   0.000|
digit2port<2>|   16.091(F)|clk_BUFGP         |   0.000|
digit2port<3>|   16.040(F)|clk_BUFGP         |   0.000|
digit2port<4>|   16.646(F)|clk_BUFGP         |   0.000|
digit2port<5>|   17.124(F)|clk_BUFGP         |   0.000|
digit2port<6>|   16.947(F)|clk_BUFGP         |   0.000|
digit3port<0>|   10.357(F)|clk_BUFGP         |   0.000|
digit3port<1>|   16.295(F)|clk_BUFGP         |   0.000|
digit3port<2>|   17.108(F)|clk_BUFGP         |   0.000|
digit3port<3>|   17.411(F)|clk_BUFGP         |   0.000|
digit3port<4>|   11.566(F)|clk_BUFGP         |   0.000|
digit3port<6>|   17.710(F)|clk_BUFGP         |   0.000|
gate_close   |    8.429(R)|clk_BUFGP         |   0.000|
gate_open    |    8.758(R)|clk_BUFGP         |   0.000|
led_green    |    8.021(R)|clk_BUFGP         |   0.000|
led_red      |    8.020(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.304|    4.526|    5.122|    4.975|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 18 15:56:31 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



