$comment
	File created using the following command:
		vcd file Procesador.msim.vcd -direction
$end
$date
	Tue Nov 15 16:05:17 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module Procesador_vlg_vec_tst $end
$var reg 1 ! Cambio $end
$var reg 1 " Reloj $end
$var wire 1 # Co $end
$var wire 1 $ Salida [31] $end
$var wire 1 % Salida [30] $end
$var wire 1 & Salida [29] $end
$var wire 1 ' Salida [28] $end
$var wire 1 ( Salida [27] $end
$var wire 1 ) Salida [26] $end
$var wire 1 * Salida [25] $end
$var wire 1 + Salida [24] $end
$var wire 1 , Salida [23] $end
$var wire 1 - Salida [22] $end
$var wire 1 . Salida [21] $end
$var wire 1 / Salida [20] $end
$var wire 1 0 Salida [19] $end
$var wire 1 1 Salida [18] $end
$var wire 1 2 Salida [17] $end
$var wire 1 3 Salida [16] $end
$var wire 1 4 Salida [15] $end
$var wire 1 5 Salida [14] $end
$var wire 1 6 Salida [13] $end
$var wire 1 7 Salida [12] $end
$var wire 1 8 Salida [11] $end
$var wire 1 9 Salida [10] $end
$var wire 1 : Salida [9] $end
$var wire 1 ; Salida [8] $end
$var wire 1 < Salida [7] $end
$var wire 1 = Salida [6] $end
$var wire 1 > Salida [5] $end
$var wire 1 ? Salida [4] $end
$var wire 1 @ Salida [3] $end
$var wire 1 A Salida [2] $end
$var wire 1 B Salida [1] $end
$var wire 1 C Salida [0] $end

$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 K Reloj~input_o $end
$var wire 1 L Reloj~inputCLKENA0_outclk $end
$var wire 1 M Cambio~input_o $end
$var wire 1 N Cambio~inputCLKENA0_outclk $end
$var wire 1 O Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 P Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 Q Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 R Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 S Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 T Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 U Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 V Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 W Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 X Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 Y Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 Z Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 [ Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 \ Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 ] Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 ^ Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 _ Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 ` Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 a Cont0|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 b kernel0|BancoR|banco1|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 c kernel0|Alu0|plexor|ciclo:30:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 d kernel0|BancoR|banco2|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 e kernel0|BancoR|banco4|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 f kernel0|BancoR|banco7|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 g kernel0|Alu0|plexor|ciclo:27:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 h kernel0|Alu0|sumador|SUM27|x~combout $end
$var wire 1 i kernel0|BancoR|banco3|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 j kernel0|Alu0|sumador|SUM24|S~0_combout $end
$var wire 1 k kernel0|Alu0|plexor|ciclo:25:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 l kernel0|Alu0|plexor|ciclo:25:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 m kernel0|Alu0|sumador|SUM24|Co~0_combout $end
$var wire 1 n kernel0|BancoR|banco2|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 o kernel0|BancoR|banco2|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 p kernel0|BancoR|banco3|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 q kernel0|BancoR|banco3|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 r kernel0|BancoR|banco0|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 s kernel0|BancoR|banco0|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 t kernel0|BancoR|banco0|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 u kernel0|DDI|ciclo:15:MULTI|Q~1_combout $end
$var wire 1 v kernel0|BancoR|banco6|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 w kernel0|BancoR|banco6|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 x kernel0|BancoR|banco6|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 y kernel0|BancoR|banco7|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 z kernel0|BancoR|banco7|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 { kernel0|BancoR|banco5|ciclo:30:flip|latch1|q1~0_combout $end
$var wire 1 | kernel0|BancoR|banco5|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 } kernel0|BancoR|banco5|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 ~ kernel0|BancoR|banco4|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 !! kernel0|BancoR|banco4|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 "! kernel0|DDI|ciclo:15:MULTI|Q~0_combout $end
$var wire 1 #! kernel0|DDI|ciclo:15:MULTI|Q~2_combout $end
$var wire 1 $! kernel0|Alu0|plexor|ciclo:15:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 %! kernel0|Alu0|plexor|ciclo:17:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 &! kernel0|BancoR|banco3|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 '! kernel0|BancoR|banco3|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 (! kernel0|BancoR|multi0|ciclo:17:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 )! kernel0|BancoR|banco2|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 *! kernel0|BancoR|banco2|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 +! kernel0|BancoR|banco5|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 ,! kernel0|BancoR|banco5|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 -! kernel0|BancoR|banco4|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 .! kernel0|BancoR|banco4|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 /! kernel0|BancoR|banco7|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 0! kernel0|BancoR|banco7|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 1! kernel0|BancoR|banco6|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 2! kernel0|BancoR|banco6|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 3! kernel0|BancoR|multi0|ciclo:17:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 4! kernel0|BancoR|banco0|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 5! kernel0|BancoR|banco0|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 6! kernel0|BancoR|multi0|ciclo:17:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 7! kernel0|Alu0|plexor|ciclo:16:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 8! kernel0|BancoR|banco2|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 9! kernel0|BancoR|banco2|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 :! kernel0|BancoR|banco0|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 ;! kernel0|BancoR|banco0|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 <! kernel0|BancoR|banco3|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 =! kernel0|BancoR|banco3|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 >! kernel0|DDI|ciclo:16:MULTI|Q~1_combout $end
$var wire 1 ?! kernel0|BancoR|banco4|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 @! kernel0|BancoR|banco4|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 A! kernel0|BancoR|banco7|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 B! kernel0|BancoR|banco7|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 C! kernel0|BancoR|banco6|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 D! kernel0|BancoR|banco6|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 E! kernel0|BancoR|banco5|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 F! kernel0|BancoR|banco5|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 G! kernel0|DDI|ciclo:16:MULTI|Q~0_combout $end
$var wire 1 H! kernel0|DDI|ciclo:16:MULTI|Q~2_combout $end
$var wire 1 I! kernel0|Alu0|sumador|SUM15|x~combout $end
$var wire 1 J! kernel0|BancoR|banco0|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 K! kernel0|BancoR|banco0|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 L! kernel0|BancoR|banco1|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 M! kernel0|BancoR|banco1|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 N! kernel0|BancoR|banco2|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 O! kernel0|BancoR|banco2|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 P! kernel0|DDI|ciclo:10:MULTI|Q~1_combout $end
$var wire 1 Q! kernel0|BancoR|banco7|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 R! kernel0|BancoR|banco7|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 S! kernel0|BancoR|banco5|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 T! kernel0|BancoR|banco5|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 U! kernel0|BancoR|banco6|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 V! kernel0|BancoR|banco6|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 W! kernel0|BancoR|banco4|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 X! kernel0|BancoR|banco4|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 Y! kernel0|DDI|ciclo:10:MULTI|Q~0_combout $end
$var wire 1 Z! kernel0|DDI|ciclo:10:MULTI|Q~2_combout $end
$var wire 1 [! kernel0|BancoR|banco7|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 \! kernel0|BancoR|banco7|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 ]! kernel0|BancoR|banco6|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 ^! kernel0|BancoR|banco6|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 _! kernel0|BancoR|banco4|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 `! kernel0|BancoR|banco4|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 a! kernel0|BancoR|banco5|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 b! kernel0|BancoR|banco5|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 c! kernel0|DDI|ciclo:7:MULTI|Q~0_combout $end
$var wire 1 d! kernel0|DDI|ciclo:7:MULTI|Q~2_combout $end
$var wire 1 e! kernel0|BancoR|banco2|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 f! kernel0|BancoR|banco2|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 g! kernel0|BancoR|banco0|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 h! kernel0|BancoR|banco0|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 i! kernel0|BancoR|banco3|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 j! kernel0|BancoR|banco3|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 k! kernel0|BancoR|banco1|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 l! kernel0|BancoR|banco1|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 m! kernel0|DDI|ciclo:1:MULTI|Q~1_combout $end
$var wire 1 n! kernel0|BancoR|banco7|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 o! kernel0|BancoR|banco7|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 p! kernel0|BancoR|banco6|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 q! kernel0|BancoR|banco6|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 r! kernel0|BancoR|banco5|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 s! kernel0|BancoR|banco5|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 t! kernel0|DDI|ciclo:1:MULTI|Q~0_combout $end
$var wire 1 u! kernel0|DDI|ciclo:1:MULTI|Q~2_combout $end
$var wire 1 v! kernel0|BancoR|banco0|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 w! kernel0|BancoR|banco0|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 x! kernel0|BancoR|banco1|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 y! kernel0|BancoR|banco1|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 z! kernel0|BancoR|banco2|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 {! kernel0|BancoR|banco2|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 |! kernel0|BancoR|banco3|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 }! kernel0|BancoR|banco3|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 ~! kernel0|BancoR|multi0|ciclo:0:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 !" kernel0|BancoR|banco7|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 "" kernel0|BancoR|banco7|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 #" kernel0|BancoR|banco5|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 $" kernel0|BancoR|banco5|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 %" kernel0|BancoR|banco6|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 &" kernel0|BancoR|banco6|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 '" kernel0|BancoR|banco4|ciclo:0:flip|latch1|q1~0_combout $end
$var wire 1 (" kernel0|BancoR|banco4|ciclo:0:flip|latch2|q1~0_combout $end
$var wire 1 )" kernel0|BancoR|multi0|ciclo:0:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 *" kernel0|BancoR|multi0|ciclo:0:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 +" kernel0|Alu0|plexor|ciclo:1:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ," kernel0|Alu0|plexor|ciclo:1:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 -" kernel0|BancoR|multi0|ciclo:1:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 ." kernel0|BancoR|multi0|ciclo:1:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 /" kernel0|Alu0|plexor|ciclo:1:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 0" kernel0|DDI|ciclo:0:MULTI|Q~1_combout $end
$var wire 1 1" kernel0|DDI|ciclo:0:MULTI|Q~0_combout $end
$var wire 1 2" kernel0|DDI|ciclo:0:MULTI|Q~2_combout $end
$var wire 1 3" kernel0|Alu0|plexor|ciclo:1:MULTItotal|MULTI3|Q~5_combout $end
$var wire 1 4" kernel0|Alu0|plexor|ciclo:1:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 5" kernel0|Alu0|plexor|ciclo:1:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 6" kernel0|Alu0|plexor|ciclo:1:MULTItotal|MULTI3|Q~6_combout $end
$var wire 1 7" kernel0|BancoR|banco4|ciclo:1:flip|latch1|q1~0_combout $end
$var wire 1 8" kernel0|BancoR|banco4|ciclo:1:flip|latch2|q1~0_combout $end
$var wire 1 9" kernel0|BancoR|multi0|ciclo:1:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 :" kernel0|BancoR|multi0|ciclo:1:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 ;" kernel0|Alu0|sumador|SUM1|Co~0_combout $end
$var wire 1 <" kernel0|BancoR|banco5|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 =" kernel0|BancoR|banco5|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 >" kernel0|BancoR|banco4|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 ?" kernel0|BancoR|banco4|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 @" kernel0|BancoR|banco7|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 A" kernel0|BancoR|banco7|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 B" kernel0|BancoR|banco6|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 C" kernel0|BancoR|banco6|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 D" kernel0|DDI|ciclo:2:MULTI|Q~0_combout $end
$var wire 1 E" kernel0|DDI|ciclo:2:MULTI|Q~2_combout $end
$var wire 1 F" kernel0|Alu0|plexor|ciclo:2:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 G" kernel0|BancoR|banco2|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 H" kernel0|BancoR|banco2|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 I" kernel0|BancoR|banco3|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 J" kernel0|BancoR|banco3|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 K" kernel0|BancoR|banco1|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 L" kernel0|BancoR|banco1|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 M" kernel0|DDI|ciclo:2:MULTI|Q~1_combout $end
$var wire 1 N" kernel0|Alu0|sumador|SUM2|x~combout $end
$var wire 1 O" kernel0|Alu0|sumador|SUM2|Co~0_combout $end
$var wire 1 P" kernel0|Alu0|plexor|ciclo:3:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 Q" kernel0|BancoR|banco5|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 R" kernel0|BancoR|banco5|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 S" kernel0|BancoR|banco7|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 T" kernel0|BancoR|banco7|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 U" kernel0|BancoR|banco6|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 V" kernel0|BancoR|banco6|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 W" kernel0|BancoR|banco4|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 X" kernel0|BancoR|banco4|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 Y" kernel0|DDI|ciclo:3:MULTI|Q~0_combout $end
$var wire 1 Z" kernel0|BancoR|banco0|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 [" kernel0|BancoR|banco0|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 \" kernel0|BancoR|banco2|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 ]" kernel0|BancoR|banco2|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 ^" kernel0|BancoR|banco1|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 _" kernel0|BancoR|banco1|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 `" kernel0|DDI|ciclo:3:MULTI|Q~1_combout $end
$var wire 1 a" kernel0|DDI|ciclo:3:MULTI|Q~2_combout $end
$var wire 1 b" kernel0|Alu0|plexor|ciclo:3:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 c" kernel0|BancoR|banco3|ciclo:3:flip|latch1|q1~0_combout $end
$var wire 1 d" kernel0|BancoR|banco3|ciclo:3:flip|latch2|q1~0_combout $end
$var wire 1 e" kernel0|BancoR|multi0|ciclo:3:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 f" kernel0|BancoR|multi0|ciclo:3:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 g" kernel0|BancoR|multi0|ciclo:3:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 h" kernel0|Alu0|plexor|ciclo:2:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 i" kernel0|BancoR|banco0|ciclo:2:flip|latch1|q1~0_combout $end
$var wire 1 j" kernel0|BancoR|banco0|ciclo:2:flip|latch2|q1~0_combout $end
$var wire 1 k" kernel0|BancoR|multi0|ciclo:2:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 l" kernel0|BancoR|multi0|ciclo:2:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 m" kernel0|BancoR|multi0|ciclo:2:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 n" kernel0|Alu0|sumador|SUM3|x~combout $end
$var wire 1 o" kernel0|Alu0|sumador|SUM3|Co~0_combout $end
$var wire 1 p" kernel0|Alu0|plexor|ciclo:4:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 q" kernel0|BancoR|banco2|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 r" kernel0|BancoR|banco2|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 s" kernel0|BancoR|banco1|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 t" kernel0|BancoR|banco1|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 u" kernel0|BancoR|banco3|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 v" kernel0|BancoR|banco3|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 w" kernel0|BancoR|multi0|ciclo:4:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 x" kernel0|BancoR|banco7|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 y" kernel0|BancoR|banco7|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 z" kernel0|BancoR|banco5|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 {" kernel0|BancoR|banco5|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 |" kernel0|BancoR|banco4|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 }" kernel0|BancoR|banco4|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 ~" kernel0|BancoR|banco6|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 !# kernel0|BancoR|banco6|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 "# kernel0|BancoR|multi0|ciclo:4:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ## kernel0|BancoR|multi0|ciclo:4:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 $# kernel0|Alu0|plexor|ciclo:4:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 %# kernel0|BancoR|banco0|ciclo:4:flip|latch1|q1~0_combout $end
$var wire 1 &# kernel0|BancoR|banco0|ciclo:4:flip|latch2|q1~0_combout $end
$var wire 1 '# kernel0|DDI|ciclo:4:MULTI|Q~1_combout $end
$var wire 1 (# kernel0|DDI|ciclo:4:MULTI|Q~0_combout $end
$var wire 1 )# kernel0|DDI|ciclo:4:MULTI|Q~2_combout $end
$var wire 1 *# kernel0|Alu0|sumador|SUM4|S~0_combout $end
$var wire 1 +# kernel0|BancoR|banco0|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 ,# kernel0|BancoR|banco0|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 -# kernel0|BancoR|banco2|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 .# kernel0|BancoR|banco2|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 /# kernel0|BancoR|banco3|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 0# kernel0|BancoR|banco3|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 1# kernel0|DDI|ciclo:5:MULTI|Q~1_combout $end
$var wire 1 2# kernel0|BancoR|banco5|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 3# kernel0|BancoR|banco5|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 4# kernel0|BancoR|banco4|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 5# kernel0|BancoR|banco4|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 6# kernel0|BancoR|banco6|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 7# kernel0|BancoR|banco6|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 8# kernel0|BancoR|banco7|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 9# kernel0|BancoR|banco7|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 :# kernel0|DDI|ciclo:5:MULTI|Q~0_combout $end
$var wire 1 ;# kernel0|DDI|ciclo:5:MULTI|Q~2_combout $end
$var wire 1 <# kernel0|Alu0|sumador|SUM4|Co~0_combout $end
$var wire 1 =# kernel0|Alu0|sumador|SUM4|Co~1_combout $end
$var wire 1 ># kernel0|Alu0|plexor|ciclo:5:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 ?# kernel0|Alu0|plexor|ciclo:5:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 @# kernel0|Alu0|plexor|ciclo:5:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 A# kernel0|Alu0|sumador|SUM5|x~combout $end
$var wire 1 B# kernel0|Alu0|plexor|ciclo:5:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 C# kernel0|Alu0|plexor|ciclo:5:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 D# kernel0|BancoR|banco1|ciclo:5:flip|latch1|q1~0_combout $end
$var wire 1 E# kernel0|BancoR|banco1|ciclo:5:flip|latch2|q1~0_combout $end
$var wire 1 F# kernel0|BancoR|multi0|ciclo:5:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 G# kernel0|BancoR|multi0|ciclo:5:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 H# kernel0|BancoR|multi0|ciclo:5:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 I# kernel0|Alu0|sumador|SUM5|Co~0_combout $end
$var wire 1 J# kernel0|Alu0|plexor|ciclo:6:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 K# kernel0|BancoR|banco2|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 L# kernel0|BancoR|banco2|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 M# kernel0|BancoR|banco0|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 N# kernel0|BancoR|banco0|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 O# kernel0|BancoR|banco1|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 P# kernel0|BancoR|banco1|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 Q# kernel0|DDI|ciclo:6:MULTI|Q~1_combout $end
$var wire 1 R# kernel0|BancoR|banco7|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 S# kernel0|BancoR|banco7|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 T# kernel0|BancoR|banco5|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 U# kernel0|BancoR|banco5|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 V# kernel0|BancoR|banco6|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 W# kernel0|BancoR|banco6|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 X# kernel0|BancoR|banco4|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 Y# kernel0|BancoR|banco4|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 Z# kernel0|DDI|ciclo:6:MULTI|Q~0_combout $end
$var wire 1 [# kernel0|DDI|ciclo:6:MULTI|Q~2_combout $end
$var wire 1 \# kernel0|Alu0|plexor|ciclo:6:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ]# kernel0|BancoR|banco3|ciclo:6:flip|latch1|q1~0_combout $end
$var wire 1 ^# kernel0|BancoR|banco3|ciclo:6:flip|latch2|q1~0_combout $end
$var wire 1 _# kernel0|BancoR|multi0|ciclo:6:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 `# kernel0|BancoR|multi0|ciclo:6:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 a# kernel0|BancoR|multi0|ciclo:6:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 b# kernel0|Alu0|sumador|SUM6|x~combout $end
$var wire 1 c# kernel0|Alu0|sumador|SUM6|Co~0_combout $end
$var wire 1 d# kernel0|Alu0|plexor|ciclo:7:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 e# kernel0|BancoR|banco0|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 f# kernel0|BancoR|banco0|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 g# kernel0|BancoR|banco2|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 h# kernel0|BancoR|banco2|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 i# kernel0|BancoR|banco3|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 j# kernel0|BancoR|banco3|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 k# kernel0|DDI|ciclo:7:MULTI|Q~1_combout $end
$var wire 1 l# kernel0|Alu0|sumador|SUM7|x~combout $end
$var wire 1 m# kernel0|BancoR|banco6|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 n# kernel0|BancoR|banco6|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 o# kernel0|BancoR|banco7|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 p# kernel0|BancoR|banco7|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 q# kernel0|BancoR|banco5|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 r# kernel0|BancoR|banco5|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 s# kernel0|BancoR|banco4|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 t# kernel0|BancoR|banco4|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 u# kernel0|DDI|ciclo:8:MULTI|Q~0_combout $end
$var wire 1 v# kernel0|Alu0|sumador|SUM8|x~combout $end
$var wire 1 w# kernel0|Alu0|sumador|SUM8|Co~0_combout $end
$var wire 1 x# kernel0|Alu0|plexor|ciclo:9:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 y# kernel0|BancoR|banco0|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 z# kernel0|BancoR|banco0|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 {# kernel0|BancoR|banco2|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 |# kernel0|BancoR|banco2|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 }# kernel0|BancoR|banco3|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 ~# kernel0|BancoR|banco3|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 !$ kernel0|BancoR|banco1|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 "$ kernel0|BancoR|banco1|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 #$ kernel0|DDI|ciclo:9:MULTI|Q~1_combout $end
$var wire 1 $$ kernel0|BancoR|banco7|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 %$ kernel0|BancoR|banco7|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 &$ kernel0|BancoR|banco6|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 '$ kernel0|BancoR|banco6|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 ($ kernel0|BancoR|banco4|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 )$ kernel0|BancoR|banco4|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 *$ kernel0|DDI|ciclo:9:MULTI|Q~0_combout $end
$var wire 1 +$ kernel0|DDI|ciclo:9:MULTI|Q~2_combout $end
$var wire 1 ,$ kernel0|Alu0|plexor|ciclo:9:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 -$ kernel0|BancoR|banco5|ciclo:9:flip|latch1|q1~0_combout $end
$var wire 1 .$ kernel0|BancoR|banco5|ciclo:9:flip|latch2|q1~0_combout $end
$var wire 1 /$ kernel0|BancoR|multi0|ciclo:9:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 0$ kernel0|BancoR|multi0|ciclo:9:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 1$ kernel0|BancoR|multi0|ciclo:9:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 2$ kernel0|Alu0|plexor|ciclo:8:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 3$ kernel0|BancoR|banco2|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 4$ kernel0|BancoR|banco2|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 5$ kernel0|BancoR|banco0|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 6$ kernel0|BancoR|banco0|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 7$ kernel0|BancoR|banco3|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 8$ kernel0|BancoR|banco3|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 9$ kernel0|DDI|ciclo:8:MULTI|Q~1_combout $end
$var wire 1 :$ kernel0|DDI|ciclo:8:MULTI|Q~2_combout $end
$var wire 1 ;$ kernel0|Alu0|sumador|SUM7|Co~0_combout $end
$var wire 1 <$ kernel0|Alu0|plexor|ciclo:8:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 =$ kernel0|BancoR|banco1|ciclo:8:flip|latch1|q1~0_combout $end
$var wire 1 >$ kernel0|BancoR|banco1|ciclo:8:flip|latch2|q1~0_combout $end
$var wire 1 ?$ kernel0|BancoR|multi0|ciclo:8:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 @$ kernel0|BancoR|multi0|ciclo:8:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 A$ kernel0|BancoR|multi0|ciclo:8:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 B$ kernel0|Alu0|plexor|ciclo:7:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 C$ kernel0|BancoR|banco1|ciclo:7:flip|latch1|q1~0_combout $end
$var wire 1 D$ kernel0|BancoR|banco1|ciclo:7:flip|latch2|q1~0_combout $end
$var wire 1 E$ kernel0|BancoR|multi0|ciclo:7:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 F$ kernel0|BancoR|multi0|ciclo:7:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 G$ kernel0|BancoR|multi0|ciclo:7:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 H$ kernel0|Alu0|sumador|SUM9|Co~0_combout $end
$var wire 1 I$ kernel0|Alu0|sumador|SUM9|Co~1_combout $end
$var wire 1 J$ kernel0|Alu0|sumador|SUM9|S~0_combout $end
$var wire 1 K$ kernel0|Alu0|plexor|ciclo:10:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 L$ kernel0|Alu0|plexor|ciclo:10:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 M$ kernel0|Alu0|plexor|ciclo:10:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 N$ kernel0|Alu0|sumador|SUM10|x~combout $end
$var wire 1 O$ kernel0|Alu0|plexor|ciclo:10:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 P$ kernel0|Alu0|plexor|ciclo:10:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 Q$ kernel0|BancoR|banco3|ciclo:10:flip|latch1|q1~0_combout $end
$var wire 1 R$ kernel0|BancoR|banco3|ciclo:10:flip|latch2|q1~0_combout $end
$var wire 1 S$ kernel0|BancoR|multi0|ciclo:10:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 T$ kernel0|BancoR|multi0|ciclo:10:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 U$ kernel0|BancoR|multi0|ciclo:10:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 V$ kernel0|Alu0|plexor|ciclo:11:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 W$ kernel0|BancoR|banco0|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 X$ kernel0|BancoR|banco0|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 Y$ kernel0|BancoR|banco2|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 Z$ kernel0|BancoR|banco2|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 [$ kernel0|BancoR|banco1|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 \$ kernel0|BancoR|banco1|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 ]$ kernel0|DDI|ciclo:11:MULTI|Q~1_combout $end
$var wire 1 ^$ kernel0|BancoR|banco7|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 _$ kernel0|BancoR|banco7|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 `$ kernel0|BancoR|banco6|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 a$ kernel0|BancoR|banco6|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 b$ kernel0|BancoR|banco4|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 c$ kernel0|BancoR|banco4|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 d$ kernel0|BancoR|banco5|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 e$ kernel0|BancoR|banco5|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 f$ kernel0|DDI|ciclo:11:MULTI|Q~0_combout $end
$var wire 1 g$ kernel0|DDI|ciclo:11:MULTI|Q~2_combout $end
$var wire 1 h$ kernel0|Alu0|sumador|SUM10|Co~0_combout $end
$var wire 1 i$ kernel0|Alu0|plexor|ciclo:11:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 j$ kernel0|BancoR|banco3|ciclo:11:flip|latch1|q1~0_combout $end
$var wire 1 k$ kernel0|BancoR|banco3|ciclo:11:flip|latch2|q1~0_combout $end
$var wire 1 l$ kernel0|BancoR|multi0|ciclo:11:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 m$ kernel0|BancoR|multi0|ciclo:11:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 n$ kernel0|BancoR|multi0|ciclo:11:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 o$ kernel0|Alu0|sumador|SUM11|x~combout $end
$var wire 1 p$ kernel0|Alu0|sumador|SUM11|Co~0_combout $end
$var wire 1 q$ kernel0|Alu0|plexor|ciclo:12:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 r$ kernel0|BancoR|banco3|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 s$ kernel0|BancoR|banco3|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 t$ kernel0|BancoR|banco2|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 u$ kernel0|BancoR|banco2|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 v$ kernel0|BancoR|banco0|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 w$ kernel0|BancoR|banco0|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 x$ kernel0|DDI|ciclo:12:MULTI|Q~1_combout $end
$var wire 1 y$ kernel0|BancoR|banco4|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 z$ kernel0|BancoR|banco4|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 {$ kernel0|BancoR|banco7|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 |$ kernel0|BancoR|banco7|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 }$ kernel0|BancoR|banco6|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 ~$ kernel0|BancoR|banco6|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 !% kernel0|BancoR|banco5|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 "% kernel0|BancoR|banco5|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 #% kernel0|DDI|ciclo:12:MULTI|Q~0_combout $end
$var wire 1 $% kernel0|DDI|ciclo:12:MULTI|Q~2_combout $end
$var wire 1 %% kernel0|Alu0|plexor|ciclo:12:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 &% kernel0|BancoR|banco1|ciclo:12:flip|latch1|q1~0_combout $end
$var wire 1 '% kernel0|BancoR|banco1|ciclo:12:flip|latch2|q1~0_combout $end
$var wire 1 (% kernel0|BancoR|multi0|ciclo:12:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 )% kernel0|BancoR|multi0|ciclo:12:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 *% kernel0|BancoR|multi0|ciclo:12:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 +% kernel0|Alu0|plexor|ciclo:13:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ,% kernel0|BancoR|banco0|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 -% kernel0|BancoR|banco0|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 .% kernel0|BancoR|banco3|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 /% kernel0|BancoR|banco3|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 0% kernel0|BancoR|banco1|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 1% kernel0|BancoR|banco1|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 2% kernel0|DDI|ciclo:13:MULTI|Q~1_combout $end
$var wire 1 3% kernel0|BancoR|banco7|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 4% kernel0|BancoR|banco7|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 5% kernel0|BancoR|banco5|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 6% kernel0|BancoR|banco5|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 7% kernel0|BancoR|banco4|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 8% kernel0|BancoR|banco4|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 9% kernel0|BancoR|banco6|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 :% kernel0|BancoR|banco6|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 ;% kernel0|DDI|ciclo:13:MULTI|Q~0_combout $end
$var wire 1 <% kernel0|DDI|ciclo:13:MULTI|Q~2_combout $end
$var wire 1 =% kernel0|Alu0|sumador|SUM12|x~combout $end
$var wire 1 >% kernel0|Alu0|sumador|SUM12|Co~0_combout $end
$var wire 1 ?% kernel0|Alu0|plexor|ciclo:13:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 @% kernel0|BancoR|banco2|ciclo:13:flip|latch1|q1~0_combout $end
$var wire 1 A% kernel0|BancoR|banco2|ciclo:13:flip|latch2|q1~0_combout $end
$var wire 1 B% kernel0|BancoR|multi0|ciclo:13:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 C% kernel0|BancoR|multi0|ciclo:13:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 D% kernel0|BancoR|multi0|ciclo:13:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 E% kernel0|Alu0|sumador|SUM13|x~combout $end
$var wire 1 F% kernel0|Alu0|sumador|SUM13|Co~0_combout $end
$var wire 1 G% kernel0|Alu0|plexor|ciclo:14:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 H% kernel0|BancoR|banco1|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 I% kernel0|BancoR|banco1|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 J% kernel0|BancoR|banco0|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 K% kernel0|BancoR|banco0|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 L% kernel0|BancoR|banco3|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 M% kernel0|BancoR|banco3|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 N% kernel0|DDI|ciclo:14:MULTI|Q~1_combout $end
$var wire 1 O% kernel0|BancoR|banco7|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 P% kernel0|BancoR|banco7|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 Q% kernel0|BancoR|banco5|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 R% kernel0|BancoR|banco5|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 S% kernel0|BancoR|banco6|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 T% kernel0|BancoR|banco6|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 U% kernel0|BancoR|banco4|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 V% kernel0|BancoR|banco4|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 W% kernel0|DDI|ciclo:14:MULTI|Q~0_combout $end
$var wire 1 X% kernel0|DDI|ciclo:14:MULTI|Q~2_combout $end
$var wire 1 Y% kernel0|Alu0|plexor|ciclo:14:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 Z% kernel0|BancoR|banco2|ciclo:14:flip|latch1|q1~0_combout $end
$var wire 1 [% kernel0|BancoR|banco2|ciclo:14:flip|latch2|q1~0_combout $end
$var wire 1 \% kernel0|BancoR|multi0|ciclo:14:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 ]% kernel0|BancoR|multi0|ciclo:14:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ^% kernel0|BancoR|multi0|ciclo:14:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 _% kernel0|Alu0|sumador|SUM14|S~0_combout $end
$var wire 1 `% kernel0|Alu0|sumador|SUM14|Co~0_combout $end
$var wire 1 a% kernel0|Alu0|sumador|SUM14|Co~1_combout $end
$var wire 1 b% kernel0|Alu0|sumador|SUM15|Co~0_combout $end
$var wire 1 c% kernel0|Alu0|plexor|ciclo:16:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 d% kernel0|BancoR|banco1|ciclo:16:flip|latch1|q1~0_combout $end
$var wire 1 e% kernel0|BancoR|banco1|ciclo:16:flip|latch2|q1~0_combout $end
$var wire 1 f% kernel0|BancoR|multi0|ciclo:16:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 g% kernel0|BancoR|multi0|ciclo:16:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 h% kernel0|BancoR|multi0|ciclo:16:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 i% kernel0|Alu0|plexor|ciclo:15:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 j% kernel0|Alu0|plexor|ciclo:15:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 k% kernel0|Alu0|plexor|ciclo:15:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 l% kernel0|Alu0|plexor|ciclo:15:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 m% kernel0|BancoR|banco1|ciclo:15:flip|latch1|q1~0_combout $end
$var wire 1 n% kernel0|BancoR|banco1|ciclo:15:flip|latch2|q1~0_combout $end
$var wire 1 o% kernel0|BancoR|multi0|ciclo:15:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 p% kernel0|BancoR|multi0|ciclo:15:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 q% kernel0|BancoR|multi0|ciclo:15:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 r% kernel0|Alu0|sumador|SUM16|x~combout $end
$var wire 1 s% kernel0|Alu0|sumador|SUM16|Co~0_combout $end
$var wire 1 t% kernel0|Alu0|plexor|ciclo:17:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 u% kernel0|BancoR|banco1|ciclo:17:flip|latch1|q1~0_combout $end
$var wire 1 v% kernel0|BancoR|banco1|ciclo:17:flip|latch2|q1~0_combout $end
$var wire 1 w% kernel0|DDI|ciclo:17:MULTI|Q~1_combout $end
$var wire 1 x% kernel0|DDI|ciclo:17:MULTI|Q~0_combout $end
$var wire 1 y% kernel0|DDI|ciclo:17:MULTI|Q~2_combout $end
$var wire 1 z% kernel0|Alu0|sumador|SUM17|x~combout $end
$var wire 1 {% kernel0|Alu0|sumador|SUM17|Co~0_combout $end
$var wire 1 |% kernel0|Alu0|plexor|ciclo:18:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 }% kernel0|BancoR|banco2|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 ~% kernel0|BancoR|banco2|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 !& kernel0|BancoR|banco0|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 "& kernel0|BancoR|banco0|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 #& kernel0|BancoR|banco1|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 $& kernel0|BancoR|banco1|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 %& kernel0|BancoR|banco3|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 && kernel0|BancoR|banco3|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 '& kernel0|DDI|ciclo:18:MULTI|Q~1_combout $end
$var wire 1 (& kernel0|BancoR|banco7|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 )& kernel0|BancoR|banco7|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 *& kernel0|BancoR|banco5|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 +& kernel0|BancoR|banco5|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 ,& kernel0|BancoR|banco6|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 -& kernel0|BancoR|banco6|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 .& kernel0|DDI|ciclo:18:MULTI|Q~0_combout $end
$var wire 1 /& kernel0|DDI|ciclo:18:MULTI|Q~2_combout $end
$var wire 1 0& kernel0|Alu0|sumador|SUM18|x~combout $end
$var wire 1 1& kernel0|Alu0|sumador|SUM18|Co~0_combout $end
$var wire 1 2& kernel0|Alu0|plexor|ciclo:19:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 3& kernel0|BancoR|banco7|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 4& kernel0|BancoR|banco7|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 5& kernel0|BancoR|banco5|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 6& kernel0|BancoR|banco5|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 7& kernel0|BancoR|banco6|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 8& kernel0|BancoR|banco6|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 9& kernel0|BancoR|banco4|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 :& kernel0|BancoR|banco4|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 ;& kernel0|BancoR|multi0|ciclo:19:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 <& kernel0|BancoR|banco1|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 =& kernel0|BancoR|banco1|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 >& kernel0|BancoR|banco3|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 ?& kernel0|BancoR|banco3|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 @& kernel0|BancoR|multi0|ciclo:19:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 A& kernel0|BancoR|banco0|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 B& kernel0|BancoR|banco0|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 C& kernel0|BancoR|multi0|ciclo:19:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 D& kernel0|Alu0|plexor|ciclo:18:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 E& kernel0|BancoR|banco4|ciclo:18:flip|latch1|q1~0_combout $end
$var wire 1 F& kernel0|BancoR|banco4|ciclo:18:flip|latch2|q1~0_combout $end
$var wire 1 G& kernel0|BancoR|multi0|ciclo:18:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 H& kernel0|BancoR|multi0|ciclo:18:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 I& kernel0|BancoR|multi0|ciclo:18:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 J& kernel0|BancoR|banco1|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 K& kernel0|BancoR|banco1|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 L& kernel0|BancoR|multi0|ciclo:20:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 M& kernel0|BancoR|banco2|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 N& kernel0|BancoR|banco2|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 O& kernel0|BancoR|banco4|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 P& kernel0|BancoR|banco4|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 Q& kernel0|BancoR|banco7|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 R& kernel0|BancoR|banco7|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 S& kernel0|BancoR|banco5|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 T& kernel0|BancoR|banco5|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 U& kernel0|BancoR|banco6|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 V& kernel0|BancoR|banco6|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 W& kernel0|BancoR|multi0|ciclo:20:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 X& kernel0|BancoR|banco0|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 Y& kernel0|BancoR|banco0|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 Z& kernel0|BancoR|multi0|ciclo:20:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 [& kernel0|Alu0|plexor|ciclo:19:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 \& kernel0|BancoR|banco2|ciclo:19:flip|latch1|q1~0_combout $end
$var wire 1 ]& kernel0|BancoR|banco2|ciclo:19:flip|latch2|q1~0_combout $end
$var wire 1 ^& kernel0|DDI|ciclo:19:MULTI|Q~1_combout $end
$var wire 1 _& kernel0|DDI|ciclo:19:MULTI|Q~0_combout $end
$var wire 1 `& kernel0|DDI|ciclo:19:MULTI|Q~2_combout $end
$var wire 1 a& kernel0|Alu0|sumador|SUM19|S~0_combout $end
$var wire 1 b& kernel0|Alu0|sumador|SUM19|Co~0_combout $end
$var wire 1 c& kernel0|Alu0|sumador|SUM19|Co~1_combout $end
$var wire 1 d& kernel0|Alu0|plexor|ciclo:20:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 e& kernel0|Alu0|plexor|ciclo:20:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 f& kernel0|Alu0|sumador|SUM20|Co~0_combout $end
$var wire 1 g& kernel0|Alu0|plexor|ciclo:21:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 h& kernel0|BancoR|banco3|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 i& kernel0|BancoR|banco3|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 j& kernel0|BancoR|banco0|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 k& kernel0|BancoR|banco0|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 l& kernel0|BancoR|banco2|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 m& kernel0|BancoR|banco2|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 n& kernel0|DDI|ciclo:21:MULTI|Q~1_combout $end
$var wire 1 o& kernel0|BancoR|banco4|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 p& kernel0|BancoR|banco4|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 q& kernel0|BancoR|banco5|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 r& kernel0|BancoR|banco5|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 s& kernel0|BancoR|banco6|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 t& kernel0|BancoR|banco6|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 u& kernel0|BancoR|banco7|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 v& kernel0|BancoR|banco7|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 w& kernel0|DDI|ciclo:21:MULTI|Q~0_combout $end
$var wire 1 x& kernel0|DDI|ciclo:21:MULTI|Q~2_combout $end
$var wire 1 y& kernel0|Alu0|plexor|ciclo:21:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 z& kernel0|BancoR|banco1|ciclo:21:flip|latch1|q1~0_combout $end
$var wire 1 {& kernel0|BancoR|banco1|ciclo:21:flip|latch2|q1~0_combout $end
$var wire 1 |& kernel0|BancoR|multi0|ciclo:21:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 }& kernel0|BancoR|multi0|ciclo:21:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ~& kernel0|BancoR|multi0|ciclo:21:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 !' kernel0|Alu0|plexor|ciclo:20:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 "' kernel0|Alu0|plexor|ciclo:20:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 #' kernel0|Alu0|plexor|ciclo:20:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 $' kernel0|BancoR|banco3|ciclo:20:flip|latch1|q1~0_combout $end
$var wire 1 %' kernel0|BancoR|banco3|ciclo:20:flip|latch2|q1~0_combout $end
$var wire 1 &' kernel0|DDI|ciclo:20:MULTI|Q~1_combout $end
$var wire 1 '' kernel0|DDI|ciclo:20:MULTI|Q~0_combout $end
$var wire 1 (' kernel0|DDI|ciclo:20:MULTI|Q~2_combout $end
$var wire 1 )' kernel0|Alu0|sumador|SUM20|x~combout $end
$var wire 1 *' kernel0|Alu0|sumador|SUM21|x~combout $end
$var wire 1 +' kernel0|Alu0|sumador|SUM21|Co~0_combout $end
$var wire 1 ,' kernel0|Alu0|plexor|ciclo:22:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 -' kernel0|BancoR|banco1|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 .' kernel0|BancoR|banco1|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 /' kernel0|BancoR|banco2|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 0' kernel0|BancoR|banco2|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 1' kernel0|BancoR|banco0|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 2' kernel0|BancoR|banco0|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 3' kernel0|DDI|ciclo:22:MULTI|Q~1_combout $end
$var wire 1 4' kernel0|BancoR|banco4|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 5' kernel0|BancoR|banco4|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 6' kernel0|BancoR|banco6|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 7' kernel0|BancoR|banco6|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 8' kernel0|BancoR|banco5|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 9' kernel0|BancoR|banco5|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 :' kernel0|BancoR|banco7|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 ;' kernel0|BancoR|banco7|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 <' kernel0|DDI|ciclo:22:MULTI|Q~0_combout $end
$var wire 1 =' kernel0|DDI|ciclo:22:MULTI|Q~2_combout $end
$var wire 1 >' kernel0|Alu0|plexor|ciclo:22:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ?' kernel0|BancoR|banco3|ciclo:22:flip|latch1|q1~0_combout $end
$var wire 1 @' kernel0|BancoR|banco3|ciclo:22:flip|latch2|q1~0_combout $end
$var wire 1 A' kernel0|BancoR|multi0|ciclo:22:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 B' kernel0|BancoR|multi0|ciclo:22:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 C' kernel0|BancoR|multi0|ciclo:22:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 D' kernel0|Alu0|sumador|SUM22|x~combout $end
$var wire 1 E' kernel0|Alu0|sumador|SUM22|Co~0_combout $end
$var wire 1 F' kernel0|Alu0|plexor|ciclo:23:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 G' kernel0|BancoR|banco3|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 H' kernel0|BancoR|banco3|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 I' kernel0|BancoR|banco2|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 J' kernel0|BancoR|banco2|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 K' kernel0|BancoR|banco0|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 L' kernel0|BancoR|banco0|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 M' kernel0|DDI|ciclo:23:MULTI|Q~1_combout $end
$var wire 1 N' kernel0|BancoR|banco5|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 O' kernel0|BancoR|banco5|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 P' kernel0|BancoR|banco7|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 Q' kernel0|BancoR|banco7|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 R' kernel0|BancoR|banco4|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 S' kernel0|BancoR|banco4|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 T' kernel0|BancoR|banco6|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 U' kernel0|BancoR|banco6|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 V' kernel0|DDI|ciclo:23:MULTI|Q~0_combout $end
$var wire 1 W' kernel0|DDI|ciclo:23:MULTI|Q~2_combout $end
$var wire 1 X' kernel0|Alu0|plexor|ciclo:23:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 Y' kernel0|BancoR|banco1|ciclo:23:flip|latch1|q1~0_combout $end
$var wire 1 Z' kernel0|BancoR|banco1|ciclo:23:flip|latch2|q1~0_combout $end
$var wire 1 [' kernel0|BancoR|multi0|ciclo:23:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 \' kernel0|BancoR|multi0|ciclo:23:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ]' kernel0|BancoR|multi0|ciclo:23:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 ^' kernel0|Alu0|sumador|SUM23|x~combout $end
$var wire 1 _' kernel0|Alu0|sumador|SUM24|Co~1_combout $end
$var wire 1 `' kernel0|Alu0|plexor|ciclo:25:MULTItotal|MULTI3|Q~5_combout $end
$var wire 1 a' kernel0|Alu0|plexor|ciclo:25:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 b' kernel0|Alu0|plexor|ciclo:25:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 c' kernel0|BancoR|banco3|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 d' kernel0|BancoR|banco3|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 e' kernel0|BancoR|banco1|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 f' kernel0|BancoR|banco1|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 g' kernel0|BancoR|multi0|ciclo:25:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 h' kernel0|BancoR|banco2|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 i' kernel0|BancoR|banco2|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 j' kernel0|BancoR|banco5|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 k' kernel0|BancoR|banco5|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 l' kernel0|BancoR|banco6|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 m' kernel0|BancoR|banco6|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 n' kernel0|BancoR|banco7|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 o' kernel0|BancoR|banco7|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 p' kernel0|BancoR|banco4|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 q' kernel0|BancoR|banco4|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 r' kernel0|BancoR|multi0|ciclo:25:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 s' kernel0|BancoR|multi0|ciclo:25:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 t' kernel0|Alu0|plexor|ciclo:24:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 u' kernel0|BancoR|banco0|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 v' kernel0|BancoR|banco0|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 w' kernel0|BancoR|banco2|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 x' kernel0|BancoR|banco2|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 y' kernel0|BancoR|banco1|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 z' kernel0|BancoR|banco1|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 {' kernel0|DDI|ciclo:24:MULTI|Q~1_combout $end
$var wire 1 |' kernel0|BancoR|banco7|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 }' kernel0|BancoR|banco7|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 ~' kernel0|BancoR|banco4|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 !( kernel0|BancoR|banco4|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 "( kernel0|BancoR|banco5|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 #( kernel0|BancoR|banco5|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 $( kernel0|BancoR|banco6|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 %( kernel0|BancoR|banco6|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 &( kernel0|DDI|ciclo:24:MULTI|Q~0_combout $end
$var wire 1 '( kernel0|DDI|ciclo:24:MULTI|Q~2_combout $end
$var wire 1 (( kernel0|Alu0|sumador|SUM23|Co~0_combout $end
$var wire 1 )( kernel0|Alu0|plexor|ciclo:24:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 *( kernel0|BancoR|banco3|ciclo:24:flip|latch1|q1~0_combout $end
$var wire 1 +( kernel0|BancoR|banco3|ciclo:24:flip|latch2|q1~0_combout $end
$var wire 1 ,( kernel0|BancoR|multi0|ciclo:24:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 -( kernel0|BancoR|multi0|ciclo:24:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 .( kernel0|BancoR|multi0|ciclo:24:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 /( kernel0|Alu0|sumador|SUM25|Co~0_combout $end
$var wire 1 0( kernel0|Alu0|plexor|ciclo:26:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 1( kernel0|BancoR|banco3|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 2( kernel0|BancoR|banco3|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 3( kernel0|BancoR|banco2|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 4( kernel0|BancoR|banco2|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 5( kernel0|BancoR|banco1|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 6( kernel0|BancoR|banco1|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 7( kernel0|BancoR|banco0|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 8( kernel0|BancoR|banco0|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 9( kernel0|DDI|ciclo:26:MULTI|Q~1_combout $end
$var wire 1 :( kernel0|BancoR|banco6|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 ;( kernel0|BancoR|banco6|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 <( kernel0|BancoR|banco5|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 =( kernel0|BancoR|banco5|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 >( kernel0|BancoR|banco4|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 ?( kernel0|BancoR|banco4|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 @( kernel0|DDI|ciclo:26:MULTI|Q~0_combout $end
$var wire 1 A( kernel0|DDI|ciclo:26:MULTI|Q~2_combout $end
$var wire 1 B( kernel0|Alu0|plexor|ciclo:26:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 C( kernel0|BancoR|banco7|ciclo:26:flip|latch1|q1~0_combout $end
$var wire 1 D( kernel0|BancoR|banco7|ciclo:26:flip|latch2|q1~0_combout $end
$var wire 1 E( kernel0|BancoR|multi0|ciclo:26:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 F( kernel0|BancoR|multi0|ciclo:26:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 G( kernel0|BancoR|multi0|ciclo:26:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 H( kernel0|Alu0|plexor|ciclo:25:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 I( kernel0|BancoR|banco0|ciclo:25:flip|latch1|q1~0_combout $end
$var wire 1 J( kernel0|BancoR|banco0|ciclo:25:flip|latch2|q1~0_combout $end
$var wire 1 K( kernel0|DDI|ciclo:25:MULTI|Q~1_combout $end
$var wire 1 L( kernel0|DDI|ciclo:25:MULTI|Q~0_combout $end
$var wire 1 M( kernel0|DDI|ciclo:25:MULTI|Q~2_combout $end
$var wire 1 N( kernel0|Alu0|sumador|SUM25|x~combout $end
$var wire 1 O( kernel0|Alu0|sumador|SUM26|x~combout $end
$var wire 1 P( kernel0|Alu0|sumador|SUM26|Co~0_combout $end
$var wire 1 Q( kernel0|Alu0|plexor|ciclo:27:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 R( kernel0|Alu0|plexor|ciclo:27:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 S( kernel0|BancoR|banco2|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 T( kernel0|BancoR|banco2|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 U( kernel0|BancoR|banco3|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 V( kernel0|BancoR|banco3|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 W( kernel0|BancoR|banco0|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 X( kernel0|BancoR|banco0|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 Y( kernel0|DDI|ciclo:27:MULTI|Q~1_combout $end
$var wire 1 Z( kernel0|BancoR|banco5|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 [( kernel0|BancoR|banco5|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 \( kernel0|BancoR|banco4|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 ]( kernel0|BancoR|banco4|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 ^( kernel0|BancoR|banco6|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 _( kernel0|BancoR|banco6|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 `( kernel0|BancoR|banco7|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 a( kernel0|BancoR|banco7|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 b( kernel0|DDI|ciclo:27:MULTI|Q~0_combout $end
$var wire 1 c( kernel0|DDI|ciclo:27:MULTI|Q~2_combout $end
$var wire 1 d( kernel0|Alu0|plexor|ciclo:27:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 e( kernel0|BancoR|banco1|ciclo:27:flip|latch1|q1~0_combout $end
$var wire 1 f( kernel0|BancoR|banco1|ciclo:27:flip|latch2|q1~0_combout $end
$var wire 1 g( kernel0|BancoR|multi0|ciclo:27:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 h( kernel0|BancoR|multi0|ciclo:27:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 i( kernel0|BancoR|multi0|ciclo:27:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 j( kernel0|Alu0|plexor|ciclo:28:MULTItotal|MULTI3|Q~5_combout $end
$var wire 1 k( kernel0|Alu0|plexor|ciclo:28:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 l( kernel0|Alu0|plexor|ciclo:28:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 m( kernel0|Alu0|plexor|ciclo:28:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 n( kernel0|BancoR|banco7|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 o( kernel0|BancoR|banco7|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 p( kernel0|BancoR|banco6|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 q( kernel0|BancoR|banco6|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 r( kernel0|BancoR|banco5|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 s( kernel0|BancoR|banco5|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 t( kernel0|BancoR|multi0|ciclo:28:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 u( kernel0|BancoR|banco1|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 v( kernel0|BancoR|banco1|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 w( kernel0|BancoR|banco3|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 x( kernel0|BancoR|banco3|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 y( kernel0|BancoR|multi0|ciclo:28:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 z( kernel0|BancoR|banco2|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 {( kernel0|BancoR|banco2|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 |( kernel0|BancoR|banco0|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 }( kernel0|BancoR|banco0|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 ~( kernel0|BancoR|multi0|ciclo:28:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 !) kernel0|Alu0|plexor|ciclo:28:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 ") kernel0|BancoR|banco4|ciclo:28:flip|latch1|q1~0_combout $end
$var wire 1 #) kernel0|BancoR|banco4|ciclo:28:flip|latch2|q1~0_combout $end
$var wire 1 $) kernel0|DDI|ciclo:28:MULTI|Q~0_combout $end
$var wire 1 %) kernel0|DDI|ciclo:28:MULTI|Q~1_combout $end
$var wire 1 &) kernel0|DDI|ciclo:28:MULTI|Q~2_combout $end
$var wire 1 ') kernel0|Alu0|sumador|SUM28|x~combout $end
$var wire 1 () kernel0|Alu0|sumador|SUM28|Co~0_combout $end
$var wire 1 )) kernel0|Alu0|sumador|SUM29|x~combout $end
$var wire 1 *) kernel0|Alu0|plexor|ciclo:29:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 +) kernel0|Alu0|plexor|ciclo:29:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 ,) kernel0|BancoR|banco2|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 -) kernel0|BancoR|banco2|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 .) kernel0|BancoR|banco0|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 /) kernel0|BancoR|banco0|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 0) kernel0|BancoR|banco3|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 1) kernel0|BancoR|banco3|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 2) kernel0|DDI|ciclo:29:MULTI|Q~1_combout $end
$var wire 1 3) kernel0|BancoR|banco4|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 4) kernel0|BancoR|banco4|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 5) kernel0|BancoR|banco7|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 6) kernel0|BancoR|banco7|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 7) kernel0|BancoR|banco6|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 8) kernel0|BancoR|banco6|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 9) kernel0|BancoR|banco5|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 :) kernel0|BancoR|banco5|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 ;) kernel0|DDI|ciclo:29:MULTI|Q~0_combout $end
$var wire 1 <) kernel0|DDI|ciclo:29:MULTI|Q~2_combout $end
$var wire 1 =) kernel0|Alu0|plexor|ciclo:29:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 >) kernel0|BancoR|banco1|ciclo:29:flip|latch1|q1~0_combout $end
$var wire 1 ?) kernel0|BancoR|banco1|ciclo:29:flip|latch2|q1~0_combout $end
$var wire 1 @) kernel0|BancoR|multi0|ciclo:29:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 A) kernel0|BancoR|multi0|ciclo:29:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 B) kernel0|BancoR|multi0|ciclo:29:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 C) kernel0|Alu0|sumador|SUM29|S~0_combout $end
$var wire 1 D) kernel0|Alu0|plexor|ciclo:30:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 E) kernel0|Alu0|plexor|ciclo:30:MULTItotal|MULTI3|Q~5_combout $end
$var wire 1 F) kernel0|Alu0|sumador|SUM29|Co~0_combout $end
$var wire 1 G) kernel0|Alu0|sumador|SUM29|Co~1_combout $end
$var wire 1 H) kernel0|Alu0|plexor|ciclo:30:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 I) kernel0|BancoR|banco7|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 J) kernel0|BancoR|banco7|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 K) kernel0|BancoR|banco5|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 L) kernel0|BancoR|banco5|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 M) kernel0|BancoR|banco6|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 N) kernel0|BancoR|banco6|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 O) kernel0|BancoR|banco4|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 P) kernel0|BancoR|banco4|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 Q) kernel0|DDI|ciclo:30:MULTI|Q~0_combout $end
$var wire 1 R) kernel0|BancoR|banco3|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 S) kernel0|BancoR|banco3|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 T) kernel0|BancoR|banco0|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 U) kernel0|BancoR|banco0|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 V) kernel0|BancoR|banco2|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 W) kernel0|BancoR|banco2|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 X) kernel0|DDI|ciclo:30:MULTI|Q~1_combout $end
$var wire 1 Y) kernel0|DDI|ciclo:30:MULTI|Q~2_combout $end
$var wire 1 Z) kernel0|Alu0|sumador|SUM30|x~combout $end
$var wire 1 [) kernel0|Alu0|plexor|ciclo:30:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 \) kernel0|BancoR|banco1|ciclo:30:flip|latch1|q1~1_combout $end
$var wire 1 ]) kernel0|BancoR|banco1|ciclo:30:flip|latch2|q1~0_combout $end
$var wire 1 ^) kernel0|BancoR|multi0|ciclo:30:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 _) kernel0|BancoR|multi0|ciclo:30:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 `) kernel0|BancoR|multi0|ciclo:30:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 a) kernel0|BancoR|banco5|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 b) kernel0|BancoR|banco5|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 c) kernel0|BancoR|banco7|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 d) kernel0|BancoR|banco7|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 e) kernel0|BancoR|banco6|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 f) kernel0|BancoR|banco6|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 g) kernel0|BancoR|banco4|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 h) kernel0|BancoR|banco4|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 i) kernel0|DDI|ciclo:31:MULTI|Q~0_combout $end
$var wire 1 j) kernel0|BancoR|banco3|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 k) kernel0|BancoR|banco3|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 l) kernel0|BancoR|banco2|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 m) kernel0|BancoR|banco2|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 n) kernel0|BancoR|banco0|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 o) kernel0|BancoR|banco0|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 p) kernel0|DDI|ciclo:31:MULTI|Q~1_combout $end
$var wire 1 q) kernel0|DDI|ciclo:31:MULTI|Q~2_combout $end
$var wire 1 r) kernel0|Alu0|plexor|ciclo:31:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 s) kernel0|BancoR|banco1|ciclo:31:flip|latch1|q1~0_combout $end
$var wire 1 t) kernel0|BancoR|banco1|ciclo:31:flip|latch2|q1~0_combout $end
$var wire 1 u) kernel0|BancoR|multi0|ciclo:31:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 v) kernel0|BancoR|multi0|ciclo:31:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 w) kernel0|BancoR|multi0|ciclo:31:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 x) kernel0|Alu0|sumador|SUM30|Co~0_combout $end
$var wire 1 y) kernel0|Alu0|plexor|ciclo:31:MULTItotal|MULTI1|MULTI3|Q~0_combout $end
$var wire 1 z) kernel0|Alu0|plexor|ciclo:31:MULTItotal|MULTI3|Q~1_combout $end
$var wire 1 {) kernel0|Alu0|plexor|ciclo:29:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 |) kernel0|Alu0|plexor|ciclo:30:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 }) kernel0|Alu0|plexor|ciclo:27:MULTItotal|MULTI3|Q~3_combout $end
$var wire 1 ~) kernel0|Alu0|plexor|ciclo:28:MULTItotal|MULTI3|Q~4_combout $end
$var wire 1 !* kernel0|Alu0|plexor|ciclo:26:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 "* kernel0|Alu0|plexor|ciclo:25:MULTItotal|MULTI3|Q~6_combout $end
$var wire 1 #* kernel0|Alu0|plexor|ciclo:23:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 $* kernel0|Alu0|plexor|ciclo:24:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 %* kernel0|Alu0|plexor|ciclo:21:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 &* kernel0|Alu0|plexor|ciclo:17:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 '* kernel0|Alu0|plexor|ciclo:14:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 (* kernel0|Alu0|plexor|ciclo:13:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 )* kernel0|Alu0|plexor|ciclo:12:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 ** kernel0|Alu0|plexor|ciclo:11:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 +* kernel0|Alu0|plexor|ciclo:6:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 ,* kernel0|Alu0|plexor|ciclo:3:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 -* kernel0|Alu0|plexor|ciclo:2:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 .* kernel0|Alu0|plexor|ciclo:4:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 /* kernel0|Alu0|bandera1|Andero|Ant30|s~0_combout $end
$var wire 1 0* kernel0|Alu0|plexor|ciclo:7:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 1* kernel0|Alu0|plexor|ciclo:8:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 2* kernel0|Alu0|plexor|ciclo:9:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 3* kernel0|Alu0|bandera1|Andero|Ant30|s~1_combout $end
$var wire 1 4* kernel0|Alu0|bandera1|Andero|Ant30|s~2_combout $end
$var wire 1 5* kernel0|Alu0|bandera1|Andero|Ant30|s~3_combout $end
$var wire 1 6* kernel0|Alu0|plexor|ciclo:18:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 7* kernel0|Alu0|plexor|ciclo:16:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 8* kernel0|Alu0|plexor|ciclo:19:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 9* kernel0|Alu0|bandera1|Andero|Ant30|s~4_combout $end
$var wire 1 :* kernel0|Alu0|plexor|ciclo:22:MULTItotal|MULTI3|Q~2_combout $end
$var wire 1 ;* kernel0|Alu0|bandera1|Andero|Ant30|s~5_combout $end
$var wire 1 <* kernel0|Alu0|bandera1|Andero|Ant30|s~6_combout $end
$var wire 1 =* kernel0|Alu0|bandera1|Andero|Ant30|s~7_combout $end
$var wire 1 >* kernel0|Alu0|bandera1|Andero|Ant30|s~combout $end
$var wire 1 ?* t~0_combout $end
$var wire 1 @* kernel0|Alu0|plexor|ciclo:0:MULTItotal|MULTI1|MULTI3|Q~0_combout $end
$var wire 1 A* kernel0|Alu0|plexor|ciclo:0:MULTItotal|MULTI3|Q~0_combout $end
$var wire 1 B* kernel0|Alu0|sumador|SUM31|x~combout $end
$var wire 1 C* kernel0|Alu0|sumador|SUM31|Co~0_combout $end
$var wire 1 D* Mem0|altsyncram_component|auto_generated|q_a [62] $end
$var wire 1 E* Mem0|altsyncram_component|auto_generated|q_a [61] $end
$var wire 1 F* Mem0|altsyncram_component|auto_generated|q_a [60] $end
$var wire 1 G* Mem0|altsyncram_component|auto_generated|q_a [59] $end
$var wire 1 H* Mem0|altsyncram_component|auto_generated|q_a [58] $end
$var wire 1 I* Mem0|altsyncram_component|auto_generated|q_a [57] $end
$var wire 1 J* Mem0|altsyncram_component|auto_generated|q_a [56] $end
$var wire 1 K* Mem0|altsyncram_component|auto_generated|q_a [55] $end
$var wire 1 L* Mem0|altsyncram_component|auto_generated|q_a [54] $end
$var wire 1 M* Mem0|altsyncram_component|auto_generated|q_a [53] $end
$var wire 1 N* Mem0|altsyncram_component|auto_generated|q_a [52] $end
$var wire 1 O* Mem0|altsyncram_component|auto_generated|q_a [51] $end
$var wire 1 P* Mem0|altsyncram_component|auto_generated|q_a [50] $end
$var wire 1 Q* Mem0|altsyncram_component|auto_generated|q_a [49] $end
$var wire 1 R* Mem0|altsyncram_component|auto_generated|q_a [48] $end
$var wire 1 S* Mem0|altsyncram_component|auto_generated|q_a [47] $end
$var wire 1 T* Mem0|altsyncram_component|auto_generated|q_a [46] $end
$var wire 1 U* Mem0|altsyncram_component|auto_generated|q_a [45] $end
$var wire 1 V* Mem0|altsyncram_component|auto_generated|q_a [44] $end
$var wire 1 W* Mem0|altsyncram_component|auto_generated|q_a [43] $end
$var wire 1 X* Mem0|altsyncram_component|auto_generated|q_a [42] $end
$var wire 1 Y* Mem0|altsyncram_component|auto_generated|q_a [41] $end
$var wire 1 Z* Mem0|altsyncram_component|auto_generated|q_a [40] $end
$var wire 1 [* Mem0|altsyncram_component|auto_generated|q_a [39] $end
$var wire 1 \* Mem0|altsyncram_component|auto_generated|q_a [38] $end
$var wire 1 ]* Mem0|altsyncram_component|auto_generated|q_a [37] $end
$var wire 1 ^* Mem0|altsyncram_component|auto_generated|q_a [36] $end
$var wire 1 _* Mem0|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 `* Mem0|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 a* Mem0|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 b* Mem0|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 c* Mem0|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 d* Mem0|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 e* Mem0|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 f* Mem0|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 g* Mem0|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 h* Mem0|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 i* Mem0|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 j* Mem0|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 k* Mem0|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 l* Mem0|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 m* Mem0|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 n* Mem0|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 o* Mem0|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 p* Mem0|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 q* Mem0|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 r* Mem0|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 s* Mem0|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 t* Mem0|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 u* Mem0|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 v* Mem0|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 w* Mem0|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 x* Mem0|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 y* Mem0|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 z* Mem0|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 {* Mem0|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 |* Mem0|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 }* Mem0|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 ~* Mem0|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 !+ Mem0|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 "+ Mem0|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 #+ Mem0|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 $+ Mem0|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 %+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] $end
$var wire 1 &+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] $end
$var wire 1 '+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 (+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 )+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 *+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 ++ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 ,+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 -+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 .+ Cont0|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 /+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 0+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 1+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 2+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 3+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 4+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 5+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 6+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 7+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 8+ Mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 9+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9] $end
$var wire 1 :+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8] $end
$var wire 1 ;+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7] $end
$var wire 1 <+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6] $end
$var wire 1 =+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5] $end
$var wire 1 >+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4] $end
$var wire 1 ?+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3] $end
$var wire 1 @+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2] $end
$var wire 1 A+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1] $end
$var wire 1 B+ Mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 C+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [9] $end
$var wire 1 D+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8] $end
$var wire 1 E+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7] $end
$var wire 1 F+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6] $end
$var wire 1 G+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5] $end
$var wire 1 H+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4] $end
$var wire 1 I+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3] $end
$var wire 1 J+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2] $end
$var wire 1 K+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1] $end
$var wire 1 L+ Mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 M+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [9] $end
$var wire 1 N+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [8] $end
$var wire 1 O+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [7] $end
$var wire 1 P+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [6] $end
$var wire 1 Q+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [5] $end
$var wire 1 R+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [4] $end
$var wire 1 S+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [3] $end
$var wire 1 T+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [2] $end
$var wire 1 U+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1] $end
$var wire 1 V+ Mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0] $end
$var wire 1 W+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [9] $end
$var wire 1 X+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [8] $end
$var wire 1 Y+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [7] $end
$var wire 1 Z+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [6] $end
$var wire 1 [+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [5] $end
$var wire 1 \+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [4] $end
$var wire 1 ]+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [3] $end
$var wire 1 ^+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [2] $end
$var wire 1 _+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1] $end
$var wire 1 `+ Mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0] $end
$var wire 1 a+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [9] $end
$var wire 1 b+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [8] $end
$var wire 1 c+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [7] $end
$var wire 1 d+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [6] $end
$var wire 1 e+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [5] $end
$var wire 1 f+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [4] $end
$var wire 1 g+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [3] $end
$var wire 1 h+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [2] $end
$var wire 1 i+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [1] $end
$var wire 1 j+ Mem0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
0D
1E
xF
1G
1H
1I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
xc
0d
0e
0f
xg
xh
0i
xj
0k
xl
xm
xn
xo
xp
xq
0r
xs
xt
xu
0v
xw
xx
xy
xz
0{
x|
x}
x~
x!!
x"!
x#!
0$!
x%!
x&!
x'!
0(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
x*"
x+"
0,"
1-"
x."
x/"
x0"
x1"
x2"
x3"
x4"
x5"
x6"
x7"
x8"
x9"
x:"
x;"
x<"
x="
x>"
x?"
x@"
xA"
xB"
xC"
xD"
xE"
xF"
xG"
xH"
xI"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
xY"
xZ"
x["
x\"
x]"
x^"
x_"
x`"
xa"
xb"
xc"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
xk"
xl"
xm"
xn"
xo"
xp"
xq"
xr"
xs"
xt"
xu"
xv"
0w"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
x6#
x7#
x8#
x9#
x:#
x;#
x<#
x=#
x>#
x?#
0@#
xA#
xB#
xC#
xD#
xE#
0F#
xG#
xH#
xI#
xJ#
xK#
xL#
xM#
xN#
xO#
xP#
xQ#
xR#
xS#
xT#
xU#
xV#
xW#
xX#
xY#
xZ#
x[#
x\#
x]#
x^#
0_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
xl#
xm#
xn#
xo#
xp#
xq#
xr#
xs#
xt#
xu#
xv#
xw#
xx#
xy#
xz#
x{#
x|#
x}#
x~#
x!$
x"$
x#$
x$$
x%$
x&$
x'$
x($
x)$
x*$
x+$
x,$
x-$
x.$
x/$
00$
x1$
x2$
x3$
x4$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x<$
x=$
x>$
0?$
x@$
xA$
xB$
xC$
xD$
0E$
xF$
xG$
xH$
xI$
xJ$
xK$
0L$
xM$
xN$
xO$
xP$
xQ$
xR$
0S$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
xc$
xd$
xe$
xf$
xg$
xh$
xi$
xj$
xk$
0l$
xm$
xn$
xo$
xp$
xq$
xr$
xs$
xt$
xu$
xv$
xw$
xx$
xy$
xz$
x{$
x|$
x}$
x~$
x!%
x"%
x#%
x$%
x%%
x&%
x'%
0(%
x)%
x*%
x+%
x,%
x-%
x.%
x/%
x0%
x1%
x2%
x3%
x4%
x5%
x6%
x7%
x8%
x9%
x:%
x;%
x<%
x=%
x>%
x?%
x@%
xA%
0B%
xC%
xD%
xE%
xF%
xG%
xH%
xI%
xJ%
xK%
xL%
xM%
xN%
xO%
xP%
xQ%
xR%
xS%
xT%
xU%
xV%
xW%
xX%
xY%
xZ%
x[%
0\%
x]%
x^%
x_%
x`%
xa%
xb%
xc%
xd%
xe%
0f%
xg%
xh%
xi%
xj%
xk%
xl%
xm%
xn%
0o%
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
xx%
xy%
xz%
x{%
x|%
x}%
x~%
x!&
x"&
x#&
x$&
x%&
x&&
x'&
x(&
x)&
x*&
x+&
x,&
x-&
x.&
x/&
x0&
x1&
x2&
x3&
x4&
x5&
x6&
x7&
x8&
x9&
x:&
x;&
x<&
x=&
x>&
x?&
0@&
xA&
xB&
xC&
xD&
xE&
xF&
xG&
0H&
xI&
xJ&
xK&
0L&
xM&
xN&
xO&
xP&
xQ&
xR&
xS&
xT&
xU&
xV&
xW&
xX&
xY&
xZ&
x[&
x\&
x]&
x^&
x_&
x`&
xa&
xb&
xc&
xd&
0e&
xf&
xg&
xh&
xi&
xj&
xk&
xl&
xm&
xn&
xo&
xp&
xq&
xr&
xs&
xt&
xu&
xv&
xw&
xx&
xy&
xz&
x{&
0|&
x}&
x~&
x!'
x"'
x#'
x$'
x%'
x&'
x''
x('
x)'
x*'
x+'
x,'
x-'
x.'
x/'
x0'
x1'
x2'
x3'
x4'
x5'
x6'
x7'
x8'
x9'
x:'
x;'
x<'
x='
x>'
x?'
x@'
0A'
xB'
xC'
xD'
xE'
xF'
xG'
xH'
xI'
xJ'
xK'
xL'
xM'
xN'
xO'
xP'
xQ'
xR'
xS'
xT'
xU'
xV'
xW'
xX'
xY'
xZ'
0['
x\'
x]'
x^'
x_'
x`'
xa'
xb'
xc'
xd'
xe'
xf'
0g'
xh'
xi'
xj'
xk'
xl'
xm'
xn'
xo'
xp'
xq'
xr'
xs'
xt'
xu'
xv'
xw'
xx'
xy'
xz'
x{'
x|'
x}'
x~'
x!(
x"(
x#(
x$(
x%(
x&(
x'(
x((
x)(
x*(
x+(
0,(
x-(
x.(
x/(
x0(
x1(
x2(
x3(
x4(
x5(
x6(
x7(
x8(
x9(
x:(
x;(
x<(
x=(
x>(
x?(
x@(
xA(
xB(
xC(
xD(
xE(
0F(
xG(
xH(
xI(
xJ(
xK(
xL(
xM(
xN(
xO(
xP(
xQ(
xR(
xS(
xT(
xU(
xV(
xW(
xX(
xY(
xZ(
x[(
x\(
x](
x^(
x_(
x`(
xa(
xb(
xc(
0d(
xe(
xf(
0g(
xh(
xi(
0j(
xk(
xl(
xm(
xn(
xo(
xp(
xq(
xr(
xs(
xt(
xu(
xv(
xw(
xx(
0y(
xz(
x{(
x|(
x}(
x~(
x!)
x")
x#)
x$)
x%)
x&)
x')
x()
x))
x*)
x+)
x,)
x-)
x.)
x/)
x0)
x1)
x2)
x3)
x4)
x5)
x6)
x7)
x8)
x9)
x:)
x;)
x<)
0=)
x>)
x?)
0@)
xA)
xB)
xC)
xD)
0E)
xF)
xG)
xH)
xI)
xJ)
xK)
xL)
xM)
xN)
xO)
xP)
xQ)
xR)
xS)
xT)
xU)
xV)
xW)
xX)
xY)
xZ)
x[)
x\)
x])
0^)
x_)
x`)
xa)
xb)
xc)
xd)
xe)
xf)
xg)
xh)
xi)
xj)
xk)
xl)
xm)
xn)
xo)
xp)
xq)
xr)
xs)
xt)
0u)
xv)
xw)
xx)
xy)
xz)
x{)
x|)
x})
x~)
x!*
x"*
x#*
x$*
x%*
x&*
x'*
x(*
x)*
x**
x+*
x,*
x-*
x.*
x/*
x0*
x1*
x2*
x3*
x4*
x5*
x6*
x7*
x8*
x9*
x:*
x;*
x<*
x=*
x>*
0?*
x@*
xA*
xB*
xC*
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
zO*
zN*
zM*
zL*
zK*
zJ*
zI*
zH*
zG*
zF*
zE*
zD*
0.+
0-+
0,+
0++
0*+
0)+
0(+
0'+
0&+
0%+
08+
07+
06+
05+
04+
03+
02+
01+
00+
0/+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0;+
0:+
09+
0L+
0K+
0J+
0I+
0H+
0G+
0F+
0E+
0D+
0C+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0M+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0j+
0i+
0h+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
$end
#5000
1"
1K
1L
#10000
0"
0K
0L
#15000
1"
1K
1L
1]+
1B+
1@+
1:+
17+
16+
15+
1_*
1`*
1b*
1a*
1!+
1#+
1^*
1r
1u!
1n"
1a"
0H)
xE)
0D)
x=)
0+)
0*)
0!)
0m(
0k(
xj(
xd(
0Q(
05"
0l
xk
0g
0c
0q)
0Y)
0<)
0&)
0c(
0M(
0A(
0'(
0W'
0='
0('
0x&
0`&
0/&
0y%
0X%
0<%
0$%
0o$
0g$
0N$
0:$
0+$
0v#
0l#
0b#
0[#
0A#
0;#
0)#
0N"
0E"
02"
0d!
0Z!
0H!
0#!
0a'
0/"
03"
0b'
0j%
0i%
0I!
0r%
07!
0M$
0K$
0B$
0h"
0*#
0$#
0?#
0>#
0\#
0J$
0,$
02$
0V$
0=%
0q$
0E%
0+%
0_%
0Y%
0z%
0%!
0D&
00&
0a&
0[&
0*'
0y&
0)'
0!'
0d&
0D'
0>'
0^'
0X'
0t'
0j
0O(
0B(
0N(
0H(
0d(
0h
0')
0j(
0=)
0))
0Z)
0E)
0B*
0r)
0[)
0l(
1b"
1+"
0A*
0C
0c"
0^"
0\"
0W"
0U"
0S"
0Q"
1")
1z(
1w(
1u(
1r(
1p(
1n(
1\)
1V)
1R)
1O)
1M)
1K)
1I)
1s)
1l)
1j)
1g)
1e)
1c)
1a)
0C)
1>)
19)
17)
15)
13)
10)
1,)
1e(
1`(
1^(
1\(
1Z(
1U(
1S(
1p'
1n'
1l'
1j'
1h'
1e'
1c'
1C(
1>(
1<(
1:(
15(
13(
11(
1*(
1$(
1"(
1~'
1|'
1y'
1w'
1Y'
1T'
1R'
1P'
1N'
1I'
1G'
1?'
1:'
18'
16'
14'
1/'
1-'
1z&
1u&
1s&
1q&
1o&
1l&
1h&
1\&
1>&
1<&
19&
17&
15&
13&
1E&
1,&
1*&
1(&
1%&
1#&
1}%
1u%
11!
1/!
1-!
1+!
1)!
1&!
1Z%
1U%
1S%
1Q%
1O%
1L%
1H%
1@%
19%
17%
15%
13%
10%
1.%
1&%
1!%
1}$
1{$
1y$
1t$
1r$
1j$
1d$
1b$
1`$
1^$
1[$
1Y$
1=$
17$
13$
1s#
1q#
1o#
1m#
1-$
1($
1&$
1$$
1!$
1}#
1{#
1]#
1X#
1V#
1T#
1R#
1O#
1K#
1~"
1|"
1z"
1x"
1u"
1s"
1q"
1K"
1I"
1G"
1B"
1@"
1>"
1<"
1C$
1i#
1g#
1a!
1_!
1]!
1[!
1d%
1E!
1C!
1A!
1?!
1<!
18!
1'"
1%"
1#"
1!"
1|!
1z!
1x!
16"
1,*
0~)
0|)
0z)
0{)
0})
0"*
0!*
0$*
0#*
0:*
0#'
0%*
08*
06*
0&*
0'*
0(*
0)*
0**
01*
02*
0+*
0C#
0.*
0-*
00*
0P$
07*
0l%
04
03
09
0<
0A
0?
0>
0=
0:
0;
08
07
06
05
02
01
00
0.
0/
0-
0,
0+
0)
0*
0(
0&
0$
0%
0'
1@
1B
1m%
1~
1|
1y
1w
1p
1n
1Q$
1W!
1U!
1S!
1Q!
1N!
1L!
0/*
1D#
18#
16#
14#
12#
1/#
1-#
1$'
1U&
1S&
1Q&
1O&
1M&
1J&
07"
0r!
0p!
0n!
0k!
0i!
0e!
03*
04*
05*
09*
0;*
0<*
0=*
0>*
#20000
0"
0K
0L
0r
1n)
1T)
1.)
1|(
1W(
1I(
17(
1u'
1K'
11'
1j&
1X&
1A&
1!&
1J%
1,%
1v$
1W$
15$
1y#
1e#
1M#
1+#
1%#
1i"
0Z"
1v!
0g!
1J!
1:!
14!
1s
#25000
1"
1K
1L
1r
1o)
1U)
1/)
1}(
1X(
1J(
18(
1v'
1L'
12'
1k&
1Y&
1B&
1"&
1K%
1-%
1w$
1X$
16$
1z#
1f#
1N#
1,#
1&#
1j"
0["
1w!
0h!
1K!
1;!
15!
1t
0q%
0u
0w%
06!
0h%
0>!
0U$
0P!
0."
1m!
00"
1~!
1e"
1`"
1k"
0M"
0'#
0##
0H#
01#
0a#
0Q#
0G$
0k#
01$
0#$
0A$
09$
0n$
0]$
0*%
0x$
0D%
02%
0^%
0N%
0I&
0'&
0^&
0C&
0&'
0Z&
0~&
0n&
0C'
03'
0]'
0M'
0.(
0{'
0G(
09(
0K(
0s'
0i(
0Y(
0%)
0~(
0B)
02)
0`)
0X)
0w)
0p)
1y)
1x)
0F)
0G)
0()
1P(
1/(
1k
10(
1)(
0m
0((
0_'
1F'
0E'
1,'
1+'
1g&
1"'
1f&
0b&
12&
0c&
01&
1|%
0`%
1G%
0a%
0F%
1?%
0>%
1%%
1p$
1i$
0I$
1<$
0w#
0H$
1x#
0;$
1d#
1c#
1J#
1I#
1B#
0<#
1p"
0m"
1g"
1@*
0*"
1:"
1h$
1O$
1s%
1c%
0{%
1t%
1k%
1b%
0C*
0#
1;"
04"
0=#
1o"
0P"
0O"
1F"
0`'
1R(
#30000
0"
0K
0L
0r
#35000
1"
1K
1L
1r
#40000
0"
0K
0L
0r
#45000
1"
1K
1L
1r
#50000
0"
0K
0L
0r
#55000
1"
1K
1L
1r
#60000
0"
0K
0L
0r
#65000
1"
1K
1L
1r
#70000
0"
0K
0L
0r
#75000
1"
1K
1L
1r
#80000
1!
0"
1M
0K
0L
1N
0r
1.+
1P
0O
1Q
#85000
1"
1K
1L
1r
#90000
0"
0K
0L
0r
#95000
1"
1K
1L
1r
1\+
0@+
0!+
1]*
0r
1b
0n"
0a"
0b"
0o"
1t)
1])
1?)
1v(
1f(
16(
1z'
1f'
1Z'
1.'
1{&
1K&
1=&
1$&
1v%
1n%
1e%
1I%
11%
1'%
1\$
1D$
1>$
1"$
1P#
1E#
1t"
0_"
1L"
1y!
0l!
1M!
1c"
1\"
1Z"
1W"
1U"
1S"
1Q"
0,*
0@
#100000
0"
0K
0L
0b
1^"
#105000
1"
1K
1L
1b
1_"
#110000
0"
0K
0L
0b
#115000
1"
1K
1L
1b
#120000
0"
0K
0L
0b
#125000
1"
1K
1L
1b
#130000
0"
0K
0L
0b
#135000
1"
1K
1L
1b
#140000
0"
0K
0L
0b
#145000
1"
1K
1L
1b
#150000
0"
0K
0L
0b
#155000
1"
1K
1L
1b
#160000
0!
0"
0M
0K
0L
0N
0b
#165000
1"
1K
1L
1b
#170000
0"
0K
0L
0b
#175000
1"
1K
1L
1b
#180000
0"
0K
0L
0b
#185000
1"
1K
1L
1b
#190000
0"
0K
0L
0b
#195000
1"
1K
1L
1b
#200000
0"
0K
0L
0b
#205000
1"
1K
1L
1b
#210000
0"
0K
0L
0b
#215000
1"
1K
1L
1b
#220000
0"
0K
0L
0b
#225000
1"
1K
1L
1b
#230000
0"
0K
0L
0b
#235000
1"
1K
1L
1b
#240000
1!
0"
1M
0K
0L
1N
0b
0.+
1-+
1R
0P
0Q
1O
0R
1S
1Q
0S
#245000
1"
1K
1L
1b
#250000
0"
0K
0L
0b
#255000
1"
1K
1L
1b
0]+
0\+
0B+
0:+
19+
07+
06+
05+
14+
1Z*
0_*
0`*
0b*
1T*
0a*
0#+
0]*
0^*
0b
0@*
1H)
1D)
1!)
1m(
0"'
0k%
0O$
0B#
1b"
0F"
0+"
1l
0k
1B*
1Z)
1))
1')
1O(
1N(
1^'
1D'
1*'
1)'
1b&
10&
1z%
1r%
1`%
1E%
1=%
1o$
1N$
1H$
1v#
1l#
1b#
1A#
1<#
1N"
1I!
1m
1h
1a"
1/"
0n)
0l)
0j)
0g)
0e)
0c)
0a)
0I(
0C(
0>(
0<(
0:(
07(
03(
01(
0*(
0$(
0"(
0~'
0|'
0w'
0u'
0p'
0n'
0l'
0j'
0h'
0c'
0T'
0R'
0P'
0N'
0K'
0I'
0G'
0?'
0:'
08'
06'
04'
01'
0/'
0u&
0s&
0q&
0o&
0l&
0j&
0h&
0\&
0E&
0A&
0>&
09&
07&
05&
03&
0,&
0*&
0(&
0%&
0!&
0}%
0Z%
0U%
0S%
0Q%
0O%
0L%
0J%
0@%
09%
07%
05%
03%
0.%
0,%
0!%
0}$
0{$
0y$
0v$
0t$
0r$
0j$
0d$
0b$
0`$
0^$
0Y$
0W$
07$
05$
03$
0-$
0($
0&$
0$$
0}#
0{#
0y#
0s#
0q#
0o#
0m#
0i#
0g#
0e#
0]#
0X#
0V#
0T#
0R#
0M#
0K#
0%#
0~"
0|"
0z"
0x"
0u"
0q"
0i"
0I"
0G"
0B"
0@"
0>"
0<"
0a!
0_!
0]!
0[!
0E!
0C!
0A!
0?!
0<!
0:!
08!
04!
01!
0/!
0-!
0+!
0)!
0&!
0`"
1A*
1#'
1l%
1P$
1C#
1:*
18*
17*
16*
12*
11*
10*
1.*
1-*
1+*
1**
1)*
1(*
1'*
1&*
1%*
1$*
1#*
1"*
1!*
1z)
06"
0B
1$
1)
1*
1,
1+
1.
12
15
16
17
18
1=
1A
1?
1<
1;
1:
11
13
10
1-
1>
19
14
1/
1C
1n"
0a"
1<"
1>"
1@"
1B"
1G"
1I"
1i"
0b"
1P"
0m(
0R(
1Q(
1k%
1=#
1o"
1O"
1B#
1O$
1"'
1F)
1+)
0H)
0s)
05(
0y'
0e'
0Y'
0-'
0z&
0J&
0<&
0#&
0u%
0m%
0d%
0H%
00%
0&%
0[$
0C$
0=$
0!$
0O#
0D#
0s"
0x!
1k!
0L!
17"
1r!
1p!
1n!
1i!
1g!
1e!
08#
06#
04#
02#
0/#
0-#
0+#
0Q$
0W!
0U!
0S!
0Q!
0N!
0J!
0~
0|
0y
0w
0s
0p
0n
0$'
0X&
0U&
0S&
0Q&
0O&
0M&
0'"
0%"
0#"
0!"
0|!
0z!
0v!
0-*
0C#
0P$
0l%
0#'
0A*
0C
0/
04
09
0>
0A
1v!
1z!
1|!
1!"
1#"
1%"
1'"
1M&
1O&
1Q&
1S&
1U&
1X&
1$'
1n
1p
1s
1w
1y
1|
1~
1J!
1N!
1Q!
1S!
1U!
1W!
1Q$
1+#
1-#
1/#
12#
14#
16#
18#
1L!
1x!
1D#
1m%
1J&
0\)
0V)
0T)
0R)
0O)
0M)
0K)
0I)
0>)
09)
07)
05)
03)
00)
0.)
0,)
0p"
0c#
0I#
0B#
1>#
0e(
0`(
0^(
0\(
0Z(
0W(
0U(
0S(
0")
0|(
0z(
0w(
0u(
0r(
0p(
0n(
0c"
0^"
0\"
0Z"
0W"
0U"
0S"
0Q"
1b"
1|)
1{)
1#'
1P$
1C#
1l%
1})
1~)
1,*
1@
1'
1(
14
1>
19
1/
1&
1%
0J#
1I$
1;$
1w#
0d#
1%#
1~"
1|"
1z"
1x"
1u"
1s"
1q"
0J&
0m%
0D#
0L!
08#
06#
04#
02#
0/#
0-#
0+#
0Q$
0W!
0U!
0S!
0Q!
0N!
0J!
0~
0|
0y
0w
0s
0p
0n
0$'
0X&
0U&
0S&
0Q&
0O&
0M&
0C#
0.*
0?
0>
1+#
1-#
1/#
12#
14#
16#
18#
1D#
1C$
1i#
1g#
1e#
1a!
1_!
1]!
1[!
0x#
0<$
0p$
0h$
0O$
1K$
1]#
1X#
1V#
1T#
1R#
1O#
1M#
1K#
00*
0+*
0=
0<
0i$
1a%
1F%
1>%
0%%
1=$
17$
15$
13$
1s#
1q#
1o#
1m#
1-$
1($
1&$
1$$
1!$
1}#
1{#
1y#
0P$
01*
02*
0:
0;
09
1&%
1!%
1}$
1{$
1y$
1v$
1t$
1r$
0?%
0G%
0s%
0k%
1j%
0b%
1j$
1d$
1b$
1`$
1^$
1[$
1Y$
1W$
1Q$
1W!
1U!
1S!
1Q!
1N!
1L!
1J!
0)*
0**
08
07
0c%
1c&
11&
1{%
0t%
1Z%
1U%
1S%
1Q%
1O%
1L%
1J%
1H%
1@%
19%
17%
15%
13%
10%
1.%
1,%
0l%
0'*
0(*
06
05
04
1u%
14!
11!
1/!
1-!
1+!
1)!
1&!
0|%
02&
0+'
0"'
0f&
1d&
1d%
1E!
1C!
1A!
1?!
1<!
1:!
18!
1m%
1~
1|
1y
1w
1s
1p
1n
0&*
07*
03
02
0g&
1((
1_'
1E'
0,'
1\&
1A&
1>&
1<&
19&
17&
15&
13&
1E&
1,&
1*&
1(&
1%&
1#&
1!&
1}%
0#'
08*
06*
01
00
0/
1?'
1:'
18'
16'
14'
11'
1/'
1-'
0F'
0P(
0/(
1`'
0)(
1z&
1u&
1s&
1q&
1o&
1l&
1j&
1h&
1$'
1X&
1U&
1S&
1Q&
1O&
1M&
1J&
0:*
0%*
0.
0-
1*(
1$(
1"(
1~'
1|'
1y'
1w'
1u'
1I(
1p'
1n'
1l'
1j'
1h'
1e'
1c'
00(
1G)
1()
1m(
1R(
0Q(
1Y'
1T'
1R'
1P'
1N'
1K'
1I'
1G'
0$*
0"*
0#*
0,
0*
0+
1e(
1`(
1^(
1\(
1Z(
1W(
1U(
1S(
1")
1|(
1z(
1w(
1u(
1r(
1p(
1n(
0+)
0x)
1H)
1C(
1>(
1<(
1:(
17(
15(
13(
11(
0})
0~)
1C*
0!*
0)
1#
0'
0(
1\)
1V)
1T)
1R)
1O)
1M)
1K)
1I)
0y)
1>)
19)
17)
15)
13)
10)
1.)
1,)
0|)
0{)
0&
0%
1s)
1n)
1l)
1j)
1g)
1e)
1c)
1a)
0z)
0$
#260000
0"
0K
0L
#265000
1"
1K
1L
#270000
0"
0K
0L
#275000
1"
1K
1L
#280000
0"
0K
0L
#285000
1"
1K
1L
#290000
0"
0K
0L
#295000
1"
1K
1L
#300000
0"
0K
0L
#305000
1"
1K
1L
#310000
0"
0K
0L
#315000
1"
1K
1L
#320000
0!
0"
0M
0K
0L
0N
#325000
1"
1K
1L
#330000
0"
0K
0L
#335000
1"
1K
1L
#340000
0"
0K
0L
#345000
1"
1K
1L
#350000
0"
0K
0L
#355000
1"
1K
1L
#360000
0"
0K
0L
#365000
1"
1K
1L
#370000
0"
0K
0L
#375000
1"
1K
1L
#380000
0"
0K
0L
#385000
1"
1K
1L
#390000
0"
0K
0L
#395000
1"
1K
1L
#400000
1!
0"
1M
0K
0L
1N
1.+
1P
0O
1R
0Q
1S
#405000
1"
1K
1L
#410000
0"
0K
0L
#415000
1"
1K
1L
1]+
17+
1b*
1^*
1r
0u!
15"
13"
1+"
1h!
1."
16"
1B
0:"
0/"
07"
0r!
0p!
0n!
0k!
0i!
0e!
03"
14"
0+"
06"
0B
17"
1r!
1p!
1n!
1k!
1i!
1e!
#420000
0"
0K
0L
0r
#425000
1"
1K
1L
1r
#430000
0"
0K
0L
0r
#435000
1"
1K
1L
1r
#440000
0"
0K
0L
0r
#445000
1"
1K
1L
1r
#450000
0"
0K
0L
0r
#455000
1"
1K
1L
1r
#460000
0"
0K
0L
0r
#465000
1"
1K
1L
1r
#470000
0"
0K
0L
0r
#475000
1"
1K
1L
1r
#480000
0!
0"
0M
0K
0L
0N
0r
#485000
1"
1K
1L
1r
#490000
0"
0K
0L
0r
#495000
1"
1K
1L
1r
#500000
0"
0K
0L
0r
#505000
1"
1K
1L
1r
#510000
0"
0K
0L
0r
#515000
1"
1K
1L
1r
#520000
0"
0K
0L
0r
#525000
1"
1K
1L
1r
#530000
0"
0K
0L
0r
#535000
1"
1K
1L
1r
#540000
0"
0K
0L
0r
#545000
1"
1K
1L
1r
#550000
0"
0K
0L
0r
#555000
1"
1K
1L
1r
#560000
1!
0"
1M
0K
0L
1N
0r
0.+
0-+
1,+
1T
0R
0P
0S
1Q
1O
0T
1U
1S
0Q
0U
#565000
1"
1K
1L
1r
#570000
0"
0K
0L
0r
#575000
1"
1K
1L
1r
0]+
09+
07+
04+
0Z*
0b*
0T*
0^*
0r
0B*
1y)
0Z)
0))
0')
0O(
0N(
10(
1)(
0^'
1F'
0D'
1,'
0*'
0)'
1g&
0d&
0b&
12&
00&
1|%
0z%
1t%
0r%
0j%
1c%
0`%
1G%
0E%
1?%
0=%
1%%
0o$
1i$
0N$
0K$
0H$
1<$
1x#
0v#
0l#
1d#
0b#
1J#
0A#
0>#
0<#
1p"
0n"
0P"
0N"
1F"
0;"
0I!
0m
0h
1u!
1`"
0m!
0u!
1n"
1a"
05"
1+"
0G)
0()
0R(
1Q(
0_'
1s%
1k%
1b%
0=#
0o"
0O"
0F"
0i"
0K"
0I"
0G"
0B"
0@"
0>"
0<"
1c"
1^"
1\"
1Z"
1W"
1U"
1S"
1Q"
0%#
0~"
0|"
0z"
0x"
0u"
0s"
0q"
1c#
1I#
1B#
0]#
0X#
0V#
0T#
0R#
0O#
0M#
0K#
0C$
0i#
0g#
0e#
0a!
0_!
0]!
0[!
0I$
0;$
0w#
0-$
0($
0&$
0$$
0!$
0}#
0{#
0y#
0=$
07$
05$
03$
0s#
0q#
0o#
0m#
1p$
1h$
1O$
0j$
0d$
0b$
0`$
0^$
0[$
0Y$
0W$
0&%
0!%
0}$
0{$
0y$
0v$
0t$
0r$
0a%
0F%
0>%
0@%
09%
07%
05%
03%
00%
0.%
0,%
0Z%
0U%
0S%
0Q%
0O%
0L%
0J%
0H%
0d%
0E!
0C!
0A!
0?!
0<!
0:!
08!
0u%
04!
01!
0/!
0-!
0+!
0)!
0&!
0c&
01&
0{%
0E&
0,&
0*&
0(&
0%&
0#&
0!&
0}%
0\&
0A&
0>&
0<&
09&
07&
05&
03&
0z&
0u&
0s&
0q&
0o&
0l&
0j&
0h&
1+'
1"'
1f&
0?'
0:'
08'
06'
04'
01'
0/'
0-'
0((
0E'
0Y'
0T'
0R'
0P'
0N'
0K'
0I'
0G'
0*(
0$(
0"(
0~'
0|'
0y'
0w'
0u'
0C(
0>(
0<(
0:(
07(
05(
03(
01(
1P(
1/(
0`'
0F)
1+)
1x)
0H)
0s)
0n)
0l)
0j)
0g)
0e)
0c)
0a)
1-*
0,*
1.*
1+*
10*
12*
11*
1**
1)*
1(*
1'*
17*
1&*
16*
18*
1%*
1:*
1#*
1$*
1!*
0C*
1z)
1$
0#
1)
1+
1,
1-
1.
10
11
12
13
15
16
17
18
1;
1:
1<
1=
1?
0@
1A
0\)
0V)
0T)
0R)
0O)
0M)
0K)
0I)
0y)
0>)
09)
07)
05)
03)
00)
0.)
0,)
0I(
0p'
0n'
0l'
0j'
0h'
0e'
0c'
00(
1R(
0Q(
0F'
0)(
0g&
0,'
0|%
02&
0"'
1d&
0?%
0G%
0k%
1j%
0i$
0%%
0x#
0<$
0O$
1K$
0J#
0d#
1<"
1>"
1@"
1B"
1G"
1I"
1K"
1i"
0p"
0B#
1>#
0c%
0t%
1`'
0e(
0`(
0^(
0\(
0Z(
0W(
0U(
0S(
0+)
1H)
0b"
1o"
15"
0+"
1|)
1{)
1"*
1#'
1P$
1C#
0-*
1l%
1})
16"
1B
1(
14
0A
1>
19
1/
1*
1&
1%
1p"
1\)
1V)
1T)
1R)
1O)
1M)
1K)
1I)
1>)
19)
17)
15)
13)
10)
1.)
1,)
1S(
1U(
1W(
1Z(
1\(
1^(
1`(
1e(
1I(
1p'
1n'
1l'
1j'
1h'
1e'
1c'
1u%
14!
11!
1/!
1-!
1+!
1)!
1&!
1d%
1E!
1C!
1A!
1?!
1<!
1:!
18!
1%#
1~"
1|"
1z"
1x"
1u"
1s"
1q"
1C$
1i#
1g#
1e#
1a!
1_!
1]!
1[!
1]#
1X#
1V#
1T#
1R#
1O#
1M#
1K#
1=$
17$
15$
13$
1s#
1q#
1o#
1m#
1-$
1($
1&$
1$$
1!$
1}#
1{#
1y#
1&%
1!%
1}$
1{$
1y$
1v$
1t$
1r$
1j$
1d$
1b$
1`$
1^$
1[$
1Y$
1W$
1Z%
1U%
1S%
1Q%
1O%
1L%
1J%
1H%
1@%
19%
17%
15%
13%
10%
1.%
1,%
1\&
1A&
1>&
1<&
19&
17&
15&
13&
1E&
1,&
1*&
1(&
1%&
1#&
1!&
1}%
1?'
1:'
18'
16'
14'
11'
1/'
1-'
1z&
1u&
1s&
1q&
1o&
1l&
1j&
1h&
1*(
1$(
1"(
1~'
1|'
1y'
1w'
1u'
1Y'
1T'
1R'
1P'
1N'
1K'
1I'
1G'
1C(
1>(
1<(
1:(
17(
15(
13(
11(
1s)
1n)
1l)
1j)
1g)
1e)
1c)
1a)
07"
0r!
0p!
0n!
0k!
0i!
0g!
0e!
0m%
0~
0|
0y
0w
0s
0p
0n
0D#
08#
06#
04#
02#
0/#
0-#
0+#
0Q$
0W!
0U!
0S!
0Q!
0N!
0L!
0J!
0$'
0X&
0U&
0S&
0Q&
0O&
0M&
0J&
06"
0|)
0{)
0"*
0&*
07*
0C#
0.*
00*
0+*
0P$
01*
02*
0)*
0**
0l%
0'*
0(*
0#'
08*
06*
0:*
0%*
0$*
0#*
0})
0!*
0z)
0$
0)
0(
0,
0+
0.
0-
01
00
0/
06
05
04
08
07
0:
0;
09
0=
0<
0?
0>
03
02
0*
0&
0%
0B
1J&
1M&
1O&
1Q&
1S&
1U&
1X&
1$'
1J!
1L!
1N!
1Q!
1S!
1U!
1W!
1Q$
1+#
1-#
1/#
12#
14#
16#
18#
1D#
1n
1p
1s
1w
1y
1|
1~
1m%
1e!
1g!
1i!
1k!
1n!
1p!
1r!
17"
0q"
0s"
0u"
0x"
0z"
0|"
0~"
0%#
1/*
1.*
1?
13*
0/*
03*
14*
15*
04*
05*
19*
1;*
09*
0;*
1<*
1=*
0<*
0=*
1>*
0>*
#580000
0"
0K
0L
#585000
1"
1K
1L
#590000
0"
0K
0L
#595000
1"
1K
1L
#600000
0"
0K
0L
#605000
1"
1K
1L
#610000
0"
0K
0L
#615000
1"
1K
1L
#620000
0"
0K
0L
#625000
1"
1K
1L
#630000
0"
0K
0L
#635000
1"
1K
1L
#640000
0!
0"
0M
0K
0L
0N
#645000
1"
1K
1L
#650000
0"
0K
0L
#655000
1"
1K
1L
#660000
0"
0K
0L
#665000
1"
1K
1L
#670000
0"
0K
0L
#675000
1"
1K
1L
#680000
0"
0K
0L
#685000
1"
1K
1L
#690000
0"
0K
0L
#695000
1"
1K
1L
#700000
0"
0K
0L
#705000
1"
1K
1L
#710000
0"
0K
0L
#715000
1"
1K
1L
#720000
1!
0"
1M
0K
0L
1N
1.+
1P
0O
1Q
#725000
1"
1K
1L
#730000
0"
0K
0L
#735000
1"
1K
1L
#740000
0"
0K
0L
#745000
1"
1K
1L
#750000
0"
0K
0L
#755000
1"
1K
1L
#760000
0"
0K
0L
#765000
1"
1K
1L
#770000
0"
0K
0L
#775000
1"
1K
1L
#780000
0"
0K
0L
#785000
1"
1K
1L
#790000
0"
0K
0L
#795000
1"
1K
1L
#800000
0!
0"
0M
0K
0L
0N
#805000
1"
1K
1L
#810000
0"
0K
0L
#815000
1"
1K
1L
#820000
0"
0K
0L
#825000
1"
1K
1L
#830000
0"
0K
0L
#835000
1"
1K
1L
#840000
0"
0K
0L
#845000
1"
1K
1L
#850000
0"
0K
0L
#855000
1"
1K
1L
#860000
0"
0K
0L
#865000
1"
1K
1L
#870000
0"
0K
0L
#875000
1"
1K
1L
#880000
1!
0"
1M
0K
0L
1N
0.+
1-+
1R
0P
0Q
1O
1T
0R
0S
1Q
0T
1U
1S
0U
#885000
1"
1K
1L
#890000
0"
0K
0L
#895000
1"
1K
1L
#900000
0"
0K
0L
#905000
1"
1K
1L
#910000
0"
0K
0L
#915000
1"
1K
1L
#920000
0"
0K
0L
#925000
1"
1K
1L
#930000
0"
0K
0L
#935000
1"
1K
1L
#940000
0"
0K
0L
#945000
1"
1K
1L
#950000
0"
0K
0L
#955000
1"
1K
1L
#960000
0!
0"
0M
0K
0L
0N
#965000
1"
1K
1L
#970000
0"
0K
0L
#975000
1"
1K
1L
#980000
0"
0K
0L
#985000
1"
1K
1L
#990000
0"
0K
0L
#995000
1"
1K
1L
#1000000
