<stg><name>compute_scores_target</name>


<trans_list>

<trans id="863" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32">
<![CDATA[
:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="32">
<![CDATA[
:1 %nh = alloca i32 1

]]></Node>
<StgValue><ssdm name="nh"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V_0, i28 %scores_target_V_1, i28 %scores_target_V_2, i28 %scores_target_V_3, i28 %scores_target_V_4, i28 %scores_target_V_5, i28 %scores_target_V_6, i28 %scores_target_V_7, i28 %scores_target_V_8, i28 %scores_target_V_9, i28 %scores_target_V_10, i28 %scores_target_V_11, i28 %scores_target_V_12, i28 %scores_target_V_13, i28 %scores_target_V_14, i28 %scores_target_V_15, i28 %scores_target_V_16, i28 %scores_target_V_17, i28 %scores_target_V_18, void @scores_target_V_19, void @scores_target_V_20, void @scores_target_V_21, void @scores_target_V_22, void @scores_target_V_23, void @scores_target_V_24, void @scores_target_V_25, void @scores_target_V_26, void @scores_target_V_27, void @scores_target_V_28, void @scores_target_V_29, void @scores_target_V_30, void @scores_target_V_31, void @scores_target_V_32, void @scores_target_V_33, void @scores_target_V_34, void @scores_target_V_35, void @scores_target_V_36, void @scores_target_V_37, void @scores_target_V_38, void @scores_target_V_39, void @scores_target_V_40, void @scores_target_V_41, void @scores_target_V_42, void @scores_target_V_43, void @scores_target_V_44, void @scores_target_V_45, void @scores_target_V_46, void @scores_target_V_47, void @scores_target_V_48, void @scores_target_V_49, void @scores_target_V_50, void @scores_target_V_51, void @scores_target_V_52, void @scores_target_V_53, void @scores_target_V_54, void @scores_target_V_55, void @scores_target_V_56, void @scores_target_V_57, void @scores_target_V_58, void @scores_target_V_59, void @scores_target_V_60, void @scores_target_V_61, void @scores_target_V_62, void @scores_target_V_63, void @scores_target_V_64, void @scores_target_V_65, void @scores_target_V_66, void @scores_target_V_67, void @scores_target_V_68, void @scores_target_V_69, void @scores_target_V_70, void @scores_target_V_71, void @scores_target_V_72, void @scores_target_V_73, void @scores_target_V_74, void @scores_target_V_75, void @scores_target_V_76, void @scores_target_V_77, void @scores_target_V_78, void @scores_target_V_79, void @scores_target_V_80, void @scores_target_V_81, void @scores_target_V_82, void @scores_target_V_83, void @scores_target_V_84, void @scores_target_V_85, void @scores_target_V_86, void @scores_target_V_87, void @scores_target_V_88, void @scores_target_V_89, void @scores_target_V_90, void @scores_target_V_91, void @scores_target_V_92, void @scores_target_V_93, void @scores_target_V_94, void @scores_target_V_95, void @scores_target_V_96, void @scores_target_V_97, void @scores_target_V_98, void @scores_target_V_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %nodes_features_proj_V_16, i28 %nodes_features_proj_V_17, i28 %nodes_features_proj_V_18, i28 %nodes_features_proj_V_19, i28 %nodes_features_proj_V_20, i28 %nodes_features_proj_V_21, i28 %nodes_features_proj_V_22, i28 %nodes_features_proj_V_23, i28 %nodes_features_proj_V_24, i28 %nodes_features_proj_V_25, i28 %nodes_features_proj_V_26, i28 %nodes_features_proj_V_27, i28 %nodes_features_proj_V_28, i28 %nodes_features_proj_V_29, i28 %nodes_features_proj_V_30, i28 %nodes_features_proj_V_31, i28 %nodes_features_proj_V_32, i28 %nodes_features_proj_V_33, i28 %nodes_features_proj_V_34, i28 %nodes_features_proj_V_35, i28 %nodes_features_proj_V_36, i28 %nodes_features_proj_V_37, i28 %nodes_features_proj_V_38, i28 %nodes_features_proj_V_39, i28 %nodes_features_proj_V_40, i28 %nodes_features_proj_V_41, i28 %nodes_features_proj_V_42, i28 %nodes_features_proj_V_43, i28 %nodes_features_proj_V_44, i28 %nodes_features_proj_V_45, i28 %nodes_features_proj_V_46, i28 %nodes_features_proj_V_47, i28 %nodes_features_proj_V_48, i28 %nodes_features_proj_V_49, i28 %nodes_features_proj_V_50, i28 %nodes_features_proj_V_51, i28 %nodes_features_proj_V_52, i28 %nodes_features_proj_V_53, i28 %nodes_features_proj_V_54, i28 %nodes_features_proj_V_55, i28 %nodes_features_proj_V_56, i28 %nodes_features_proj_V_57, i28 %nodes_features_proj_V_58, i28 %nodes_features_proj_V_59, i28 %nodes_features_proj_V_60, i28 %nodes_features_proj_V_61, i28 %nodes_features_proj_V_62, i28 %nodes_features_proj_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:6 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %layer_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7 %store_ln71 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %store_ln71 = store i3 0, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9 %store_ln71 = store i5 0, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln71 = icmp_eq  i7 %indvar_flatten_load, i7 76

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln71_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln71 = br i1 %icmp_ln71, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split3:0 %n_load = load i5 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split3:1 %nh_load = load i3 %nh

]]></Node>
<StgValue><ssdm name="nh_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split3:2 %add_ln71 = add i3 %nh_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:5 %icmp_ln72 = icmp_eq  i5 %n_load, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3:6 %select_ln71 = select i1 %icmp_ln72, i5 0, i5 %n_load

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="3">
<![CDATA[
.split3:7 %trunc_ln71 = trunc i3 %add_ln71

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="3">
<![CDATA[
.split3:8 %trunc_ln71_1 = trunc i3 %nh_load

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split3:9 %select_ln71_1 = select i1 %icmp_ln72, i2 %trunc_ln71, i2 %trunc_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split3:30 %select_ln71_3 = select i1 %icmp_ln72, i3 %add_ln71, i3 %nh_load

]]></Node>
<StgValue><ssdm name="select_ln71_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="3">
<![CDATA[
.split3:31 %zext_ln71 = zext i3 %select_ln71_3

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:32 %add_ln71_2 = add i5 %tmp, i5 %zext_ln71

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="5">
<![CDATA[
.split3:33 %zext_ln1171 = zext i5 %add_ln71_2

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:34 %scoring_fn_target_V_0_addr = getelementptr i28 %scoring_fn_target_V_0, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="5">
<![CDATA[
.split3:35 %scoring_fn_target_V_0_load = load i5 %scoring_fn_target_V_0_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_0_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="3">
<![CDATA[
.split3:37 %trunc_ln71_2 = trunc i3 %select_ln71_3

]]></Node>
<StgValue><ssdm name="trunc_ln71_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:38 %scoring_fn_target_V_1_addr = getelementptr i28 %scoring_fn_target_V_1, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="5">
<![CDATA[
.split3:39 %scoring_fn_target_V_1_load = load i5 %scoring_fn_target_V_1_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_1_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:41 %scoring_fn_target_V_2_addr = getelementptr i28 %scoring_fn_target_V_2, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="28" op_0_bw="5">
<![CDATA[
.split3:42 %scoring_fn_target_V_2_load = load i5 %scoring_fn_target_V_2_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_2_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="5">
<![CDATA[
.split3:84 %trunc_ln77_cast = zext i5 %select_ln71

]]></Node>
<StgValue><ssdm name="trunc_ln77_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:86 %nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_0_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:87 %nodes_features_proj_V_16_addr = getelementptr i28 %nodes_features_proj_V_16, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_16_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:88 %nodes_features_proj_V_32_addr = getelementptr i28 %nodes_features_proj_V_32, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_32_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:89 %nodes_features_proj_V_48_addr = getelementptr i28 %nodes_features_proj_V_48, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_48_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split3:90 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch1008, i2 0, void %branch960, i2 1, void %branch976, i2 2, void %branch992

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="7">
<![CDATA[
branch992:0 %nodes_features_proj_V_32_load = load i7 %nodes_features_proj_V_32_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_32_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="7">
<![CDATA[
branch976:0 %nodes_features_proj_V_16_load = load i7 %nodes_features_proj_V_16_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_16_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="7">
<![CDATA[
branch960:0 %nodes_features_proj_V_0_load = load i7 %nodes_features_proj_V_0_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_0_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="7">
<![CDATA[
branch1008:0 %nodes_features_proj_V_48_load = load i7 %nodes_features_proj_V_48_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_48_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2291:3 %nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2291:4 %nodes_features_proj_V_17_addr = getelementptr i28 %nodes_features_proj_V_17, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_17_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2291:5 %nodes_features_proj_V_33_addr = getelementptr i28 %nodes_features_proj_V_33, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_33_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2291:6 %nodes_features_proj_V_49_addr = getelementptr i28 %nodes_features_proj_V_49, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_49_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split2291:7 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch945, i2 0, void %branch897, i2 1, void %branch913, i2 2, void %branch929

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="7">
<![CDATA[
branch929:0 %nodes_features_proj_V_33_load = load i7 %nodes_features_proj_V_33_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_33_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="7">
<![CDATA[
branch913:0 %nodes_features_proj_V_17_load = load i7 %nodes_features_proj_V_17_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_17_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="7">
<![CDATA[
branch897:0 %nodes_features_proj_V_1_load = load i7 %nodes_features_proj_V_1_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="7">
<![CDATA[
branch945:0 %nodes_features_proj_V_49_load = load i7 %nodes_features_proj_V_49_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_49_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2162:6 %nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2162:7 %nodes_features_proj_V_18_addr = getelementptr i28 %nodes_features_proj_V_18, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_18_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2162:8 %nodes_features_proj_V_34_addr = getelementptr i28 %nodes_features_proj_V_34, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_34_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2162:9 %nodes_features_proj_V_50_addr = getelementptr i28 %nodes_features_proj_V_50, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_50_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split2162:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch882, i2 0, void %branch834, i2 1, void %branch850, i2 2, void %branch866

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="7">
<![CDATA[
branch866:0 %nodes_features_proj_V_34_load = load i7 %nodes_features_proj_V_34_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_34_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="7">
<![CDATA[
branch850:0 %nodes_features_proj_V_18_load = load i7 %nodes_features_proj_V_18_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_18_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="7">
<![CDATA[
branch834:0 %nodes_features_proj_V_2_load = load i7 %nodes_features_proj_V_2_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_2_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="28" op_0_bw="7">
<![CDATA[
branch882:0 %nodes_features_proj_V_50_load = load i7 %nodes_features_proj_V_50_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_50_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split2033:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch819, i2 0, void %branch771, i2 1, void %branch787, i2 2, void %branch803

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1904:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch756, i2 0, void %branch708, i2 1, void %branch724, i2 2, void %branch740

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1775:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch693, i2 0, void %branch645, i2 1, void %branch661, i2 2, void %branch677

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1646:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch630, i2 0, void %branch582, i2 1, void %branch598, i2 2, void %branch614

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1517:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch567, i2 0, void %branch519, i2 1, void %branch535, i2 2, void %branch551

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1388:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch504, i2 0, void %branch456, i2 1, void %branch472, i2 2, void %branch488

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1259:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch441, i2 0, void %branch393, i2 1, void %branch409, i2 2, void %branch425

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1130:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch378, i2 0, void %branch330, i2 1, void %branch346, i2 2, void %branch362

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split1001:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch315, i2 0, void %branch267, i2 1, void %branch283, i2 2, void %branch299

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split872:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch252, i2 0, void %branch204, i2 1, void %branch220, i2 2, void %branch236

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split743:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch189, i2 0, void %branch141, i2 1, void %branch157, i2 2, void %branch173

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split614:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch126, i2 0, void %branch78, i2 1, void %branch94, i2 2, void %branch110

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split485:10 %switch_ln1169 = switch i2 %trunc_ln71_2, void %branch63, i2 0, void %branch15, i2 1, void %branch31, i2 2, void %branch47

]]></Node>
<StgValue><ssdm name="switch_ln1169"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0">
<![CDATA[
.split356:7 %switch_ln77 = switch i5 %select_ln71, void %branch1042, i5 0, void %branch1024, i5 1, void %branch1025, i5 2, void %branch1026, i5 3, void %branch1027, i5 4, void %branch1028, i5 5, void %branch1029, i5 6, void %branch1030, i5 7, void %branch1031, i5 8, void %branch1032, i5 9, void %branch1033, i5 10, void %branch1034, i5 11, void %branch1035, i5 12, void %branch1036, i5 13, void %branch1037, i5 14, void %branch1038, i5 15, void %branch1039, i5 16, void %branch1040, i5 17, void %branch1041

]]></Node>
<StgValue><ssdm name="switch_ln77"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3562456:0 %add_ln72 = add i5 %select_ln71, i5 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3562456:1 %store_ln71 = store i7 %add_ln71_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3562456:2 %store_ln71 = store i3 %select_ln71_3, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3562456:3 %store_ln72 = store i5 %add_ln72, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
.split3562456:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="5">
<![CDATA[
.split3:35 %scoring_fn_target_V_0_load = load i5 %scoring_fn_target_V_0_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="5">
<![CDATA[
.split3:39 %scoring_fn_target_V_1_load = load i5 %scoring_fn_target_V_1_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_1_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="28" op_0_bw="5">
<![CDATA[
.split3:42 %scoring_fn_target_V_2_load = load i5 %scoring_fn_target_V_2_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_2_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:44 %scoring_fn_target_V_3_addr = getelementptr i28 %scoring_fn_target_V_3, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_3_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="5">
<![CDATA[
.split3:45 %scoring_fn_target_V_3_load = load i5 %scoring_fn_target_V_3_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_3_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:47 %scoring_fn_target_V_4_addr = getelementptr i28 %scoring_fn_target_V_4, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_4_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="5">
<![CDATA[
.split3:48 %scoring_fn_target_V_4_load = load i5 %scoring_fn_target_V_4_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_4_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="7">
<![CDATA[
branch992:0 %nodes_features_proj_V_32_load = load i7 %nodes_features_proj_V_32_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_32_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch992:1 %br_ln1169 = br void %.split2291

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="7">
<![CDATA[
branch976:0 %nodes_features_proj_V_16_load = load i7 %nodes_features_proj_V_16_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_16_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch976:1 %br_ln1169 = br void %.split2291

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="7">
<![CDATA[
branch960:0 %nodes_features_proj_V_0_load = load i7 %nodes_features_proj_V_0_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_0_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch960:1 %br_ln1169 = br void %.split2291

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="7">
<![CDATA[
branch1008:0 %nodes_features_proj_V_48_load = load i7 %nodes_features_proj_V_48_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_48_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch1008:1 %br_ln1169 = br void %.split2291

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="7">
<![CDATA[
branch929:0 %nodes_features_proj_V_33_load = load i7 %nodes_features_proj_V_33_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_33_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch929:1 %br_ln1169 = br void %.split2162

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="7">
<![CDATA[
branch913:0 %nodes_features_proj_V_17_load = load i7 %nodes_features_proj_V_17_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_17_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch913:1 %br_ln1169 = br void %.split2162

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="7">
<![CDATA[
branch897:0 %nodes_features_proj_V_1_load = load i7 %nodes_features_proj_V_1_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_1_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch897:1 %br_ln1169 = br void %.split2162

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="28" op_0_bw="7">
<![CDATA[
branch945:0 %nodes_features_proj_V_49_load = load i7 %nodes_features_proj_V_49_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_49_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch945:1 %br_ln1169 = br void %.split2162

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="7">
<![CDATA[
branch866:0 %nodes_features_proj_V_34_load = load i7 %nodes_features_proj_V_34_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_34_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch866:1 %br_ln1169 = br void %.split2033

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="7">
<![CDATA[
branch850:0 %nodes_features_proj_V_18_load = load i7 %nodes_features_proj_V_18_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_18_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch850:1 %br_ln1169 = br void %.split2033

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="7">
<![CDATA[
branch834:0 %nodes_features_proj_V_2_load = load i7 %nodes_features_proj_V_2_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_2_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch834:1 %br_ln1169 = br void %.split2033

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="28" op_0_bw="7">
<![CDATA[
branch882:0 %nodes_features_proj_V_50_load = load i7 %nodes_features_proj_V_50_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_50_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch882:1 %br_ln1169 = br void %.split2033

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2033:6 %nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_3_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2033:7 %nodes_features_proj_V_19_addr = getelementptr i28 %nodes_features_proj_V_19, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_19_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2033:8 %nodes_features_proj_V_35_addr = getelementptr i28 %nodes_features_proj_V_35, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_35_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2033:9 %nodes_features_proj_V_51_addr = getelementptr i28 %nodes_features_proj_V_51, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_51_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="7">
<![CDATA[
branch803:0 %nodes_features_proj_V_35_load = load i7 %nodes_features_proj_V_35_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_35_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="7">
<![CDATA[
branch787:0 %nodes_features_proj_V_19_load = load i7 %nodes_features_proj_V_19_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_19_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="7">
<![CDATA[
branch771:0 %nodes_features_proj_V_3_load = load i7 %nodes_features_proj_V_3_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_3_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="7">
<![CDATA[
branch819:0 %nodes_features_proj_V_51_load = load i7 %nodes_features_proj_V_51_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_51_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1904:6 %nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_4_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1904:7 %nodes_features_proj_V_20_addr = getelementptr i28 %nodes_features_proj_V_20, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_20_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1904:8 %nodes_features_proj_V_36_addr = getelementptr i28 %nodes_features_proj_V_36, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_36_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1904:9 %nodes_features_proj_V_52_addr = getelementptr i28 %nodes_features_proj_V_52, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_52_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="7">
<![CDATA[
branch740:0 %nodes_features_proj_V_36_load = load i7 %nodes_features_proj_V_36_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_36_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="28" op_0_bw="7">
<![CDATA[
branch724:0 %nodes_features_proj_V_20_load = load i7 %nodes_features_proj_V_20_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_20_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="7">
<![CDATA[
branch708:0 %nodes_features_proj_V_4_load = load i7 %nodes_features_proj_V_4_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_4_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="7">
<![CDATA[
branch756:0 %nodes_features_proj_V_52_load = load i7 %nodes_features_proj_V_52_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_52_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="46" op_0_bw="28">
<![CDATA[
.split3:36 %sext_ln71 = sext i28 %scoring_fn_target_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="46" op_0_bw="28">
<![CDATA[
.split3:40 %sext_ln71_1 = sext i28 %scoring_fn_target_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="28">
<![CDATA[
.split3:43 %sext_ln71_2 = sext i28 %scoring_fn_target_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln71_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="5">
<![CDATA[
.split3:45 %scoring_fn_target_V_3_load = load i5 %scoring_fn_target_V_3_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_3_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="28" op_0_bw="5">
<![CDATA[
.split3:48 %scoring_fn_target_V_4_load = load i5 %scoring_fn_target_V_4_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_4_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:50 %scoring_fn_target_V_5_addr = getelementptr i28 %scoring_fn_target_V_5, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_5_addr"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="5">
<![CDATA[
.split3:51 %scoring_fn_target_V_5_load = load i5 %scoring_fn_target_V_5_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_5_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:53 %scoring_fn_target_V_6_addr = getelementptr i28 %scoring_fn_target_V_6, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_6_addr"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="5">
<![CDATA[
.split3:54 %scoring_fn_target_V_6_load = load i5 %scoring_fn_target_V_6_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_6_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split2291:0 %phi_ln1169 = phi i28 %nodes_features_proj_V_0_load, void %branch960, i28 %nodes_features_proj_V_16_load, void %branch976, i28 %nodes_features_proj_V_32_load, void %branch992, i28 %nodes_features_proj_V_48_load, void %branch1008

]]></Node>
<StgValue><ssdm name="phi_ln1169"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="46" op_0_bw="28">
<![CDATA[
.split2291:1 %sext_ln1171 = sext i28 %phi_ln1169

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2291:2 %mul_ln1171 = mul i46 %sext_ln71, i46 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split2162:0 %phi_ln1169_1 = phi i28 %nodes_features_proj_V_1_load, void %branch897, i28 %nodes_features_proj_V_17_load, void %branch913, i28 %nodes_features_proj_V_33_load, void %branch929, i28 %nodes_features_proj_V_49_load, void %branch945

]]></Node>
<StgValue><ssdm name="phi_ln1169_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="46" op_0_bw="28">
<![CDATA[
.split2162:1 %sext_ln1171_64 = sext i28 %phi_ln1169_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_64"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2162:2 %mul_ln1171_64 = mul i46 %sext_ln71_1, i46 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split2033:0 %phi_ln1169_2 = phi i28 %nodes_features_proj_V_2_load, void %branch834, i28 %nodes_features_proj_V_18_load, void %branch850, i28 %nodes_features_proj_V_34_load, void %branch866, i28 %nodes_features_proj_V_50_load, void %branch882

]]></Node>
<StgValue><ssdm name="phi_ln1169_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="46" op_0_bw="28">
<![CDATA[
.split2033:1 %sext_ln1171_65 = sext i28 %phi_ln1169_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_65"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2033:2 %mul_ln1171_65 = mul i46 %sext_ln71_2, i46 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="7">
<![CDATA[
branch803:0 %nodes_features_proj_V_35_load = load i7 %nodes_features_proj_V_35_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_35_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch803:1 %br_ln1169 = br void %.split1904

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="7">
<![CDATA[
branch787:0 %nodes_features_proj_V_19_load = load i7 %nodes_features_proj_V_19_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_19_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch787:1 %br_ln1169 = br void %.split1904

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="7">
<![CDATA[
branch771:0 %nodes_features_proj_V_3_load = load i7 %nodes_features_proj_V_3_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_3_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch771:1 %br_ln1169 = br void %.split1904

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="7">
<![CDATA[
branch819:0 %nodes_features_proj_V_51_load = load i7 %nodes_features_proj_V_51_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_51_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch819:1 %br_ln1169 = br void %.split1904

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="7">
<![CDATA[
branch740:0 %nodes_features_proj_V_36_load = load i7 %nodes_features_proj_V_36_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_36_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch740:1 %br_ln1169 = br void %.split1775

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="28" op_0_bw="7">
<![CDATA[
branch724:0 %nodes_features_proj_V_20_load = load i7 %nodes_features_proj_V_20_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_20_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch724:1 %br_ln1169 = br void %.split1775

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="7">
<![CDATA[
branch708:0 %nodes_features_proj_V_4_load = load i7 %nodes_features_proj_V_4_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_4_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch708:1 %br_ln1169 = br void %.split1775

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="7">
<![CDATA[
branch756:0 %nodes_features_proj_V_52_load = load i7 %nodes_features_proj_V_52_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_52_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch756:1 %br_ln1169 = br void %.split1775

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1775:6 %nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_5_addr"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1775:7 %nodes_features_proj_V_21_addr = getelementptr i28 %nodes_features_proj_V_21, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_21_addr"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1775:8 %nodes_features_proj_V_37_addr = getelementptr i28 %nodes_features_proj_V_37, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_37_addr"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1775:9 %nodes_features_proj_V_53_addr = getelementptr i28 %nodes_features_proj_V_53, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_53_addr"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="7">
<![CDATA[
branch677:0 %nodes_features_proj_V_37_load = load i7 %nodes_features_proj_V_37_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_37_load"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="28" op_0_bw="7">
<![CDATA[
branch661:0 %nodes_features_proj_V_21_load = load i7 %nodes_features_proj_V_21_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_21_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="7">
<![CDATA[
branch645:0 %nodes_features_proj_V_5_load = load i7 %nodes_features_proj_V_5_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_5_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="28" op_0_bw="7">
<![CDATA[
branch693:0 %nodes_features_proj_V_53_load = load i7 %nodes_features_proj_V_53_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_53_load"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1646:6 %nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_6_addr"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1646:7 %nodes_features_proj_V_22_addr = getelementptr i28 %nodes_features_proj_V_22, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_22_addr"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1646:8 %nodes_features_proj_V_38_addr = getelementptr i28 %nodes_features_proj_V_38, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_38_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1646:9 %nodes_features_proj_V_54_addr = getelementptr i28 %nodes_features_proj_V_54, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_54_addr"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="7">
<![CDATA[
branch614:0 %nodes_features_proj_V_38_load = load i7 %nodes_features_proj_V_38_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_38_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="28" op_0_bw="7">
<![CDATA[
branch598:0 %nodes_features_proj_V_22_load = load i7 %nodes_features_proj_V_22_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_22_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="28" op_0_bw="7">
<![CDATA[
branch582:0 %nodes_features_proj_V_6_load = load i7 %nodes_features_proj_V_6_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_6_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="28" op_0_bw="7">
<![CDATA[
branch630:0 %nodes_features_proj_V_54_load = load i7 %nodes_features_proj_V_54_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_54_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="46" op_0_bw="28">
<![CDATA[
.split3:46 %sext_ln71_3 = sext i28 %scoring_fn_target_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln71_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="46" op_0_bw="28">
<![CDATA[
.split3:49 %sext_ln71_4 = sext i28 %scoring_fn_target_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln71_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="5">
<![CDATA[
.split3:51 %scoring_fn_target_V_5_load = load i5 %scoring_fn_target_V_5_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_5_load"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="28" op_0_bw="5">
<![CDATA[
.split3:54 %scoring_fn_target_V_6_load = load i5 %scoring_fn_target_V_6_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_6_load"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:56 %scoring_fn_target_V_7_addr = getelementptr i28 %scoring_fn_target_V_7, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_7_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="5">
<![CDATA[
.split3:57 %scoring_fn_target_V_7_load = load i5 %scoring_fn_target_V_7_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_7_load"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:59 %scoring_fn_target_V_8_addr = getelementptr i28 %scoring_fn_target_V_8, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_8_addr"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="5">
<![CDATA[
.split3:60 %scoring_fn_target_V_8_load = load i5 %scoring_fn_target_V_8_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_8_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2291:2 %mul_ln1171 = mul i46 %sext_ln71, i46 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2162:2 %mul_ln1171_64 = mul i46 %sext_ln71_1, i46 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2033:2 %mul_ln1171_65 = mul i46 %sext_ln71_2, i46 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1904:0 %phi_ln1169_3 = phi i28 %nodes_features_proj_V_3_load, void %branch771, i28 %nodes_features_proj_V_19_load, void %branch787, i28 %nodes_features_proj_V_35_load, void %branch803, i28 %nodes_features_proj_V_51_load, void %branch819

]]></Node>
<StgValue><ssdm name="phi_ln1169_3"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="46" op_0_bw="28">
<![CDATA[
.split1904:1 %sext_ln1171_66 = sext i28 %phi_ln1169_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_66"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1904:2 %mul_ln1171_66 = mul i46 %sext_ln71_3, i46 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1775:0 %phi_ln1169_4 = phi i28 %nodes_features_proj_V_4_load, void %branch708, i28 %nodes_features_proj_V_20_load, void %branch724, i28 %nodes_features_proj_V_36_load, void %branch740, i28 %nodes_features_proj_V_52_load, void %branch756

]]></Node>
<StgValue><ssdm name="phi_ln1169_4"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="46" op_0_bw="28">
<![CDATA[
.split1775:1 %sext_ln1171_67 = sext i28 %phi_ln1169_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_67"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1775:2 %mul_ln1171_67 = mul i46 %sext_ln71_4, i46 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="7">
<![CDATA[
branch677:0 %nodes_features_proj_V_37_load = load i7 %nodes_features_proj_V_37_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_37_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch677:1 %br_ln1169 = br void %.split1646

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="28" op_0_bw="7">
<![CDATA[
branch661:0 %nodes_features_proj_V_21_load = load i7 %nodes_features_proj_V_21_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_21_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch661:1 %br_ln1169 = br void %.split1646

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="7">
<![CDATA[
branch645:0 %nodes_features_proj_V_5_load = load i7 %nodes_features_proj_V_5_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_5_load"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch645:1 %br_ln1169 = br void %.split1646

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="28" op_0_bw="7">
<![CDATA[
branch693:0 %nodes_features_proj_V_53_load = load i7 %nodes_features_proj_V_53_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_53_load"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch693:1 %br_ln1169 = br void %.split1646

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="7">
<![CDATA[
branch614:0 %nodes_features_proj_V_38_load = load i7 %nodes_features_proj_V_38_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_38_load"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch614:1 %br_ln1169 = br void %.split1517

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="28" op_0_bw="7">
<![CDATA[
branch598:0 %nodes_features_proj_V_22_load = load i7 %nodes_features_proj_V_22_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_22_load"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch598:1 %br_ln1169 = br void %.split1517

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="28" op_0_bw="7">
<![CDATA[
branch582:0 %nodes_features_proj_V_6_load = load i7 %nodes_features_proj_V_6_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_6_load"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch582:1 %br_ln1169 = br void %.split1517

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="28" op_0_bw="7">
<![CDATA[
branch630:0 %nodes_features_proj_V_54_load = load i7 %nodes_features_proj_V_54_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_54_load"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch630:1 %br_ln1169 = br void %.split1517

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1517:6 %nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_7_addr"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1517:7 %nodes_features_proj_V_23_addr = getelementptr i28 %nodes_features_proj_V_23, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_23_addr"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1517:8 %nodes_features_proj_V_39_addr = getelementptr i28 %nodes_features_proj_V_39, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_39_addr"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1517:9 %nodes_features_proj_V_55_addr = getelementptr i28 %nodes_features_proj_V_55, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_55_addr"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="7">
<![CDATA[
branch551:0 %nodes_features_proj_V_39_load = load i7 %nodes_features_proj_V_39_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_39_load"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="28" op_0_bw="7">
<![CDATA[
branch535:0 %nodes_features_proj_V_23_load = load i7 %nodes_features_proj_V_23_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_23_load"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="28" op_0_bw="7">
<![CDATA[
branch519:0 %nodes_features_proj_V_7_load = load i7 %nodes_features_proj_V_7_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_7_load"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="28" op_0_bw="7">
<![CDATA[
branch567:0 %nodes_features_proj_V_55_load = load i7 %nodes_features_proj_V_55_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_55_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1388:6 %nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_8_addr"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1388:7 %nodes_features_proj_V_24_addr = getelementptr i28 %nodes_features_proj_V_24, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_24_addr"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1388:8 %nodes_features_proj_V_40_addr = getelementptr i28 %nodes_features_proj_V_40, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_40_addr"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1388:9 %nodes_features_proj_V_56_addr = getelementptr i28 %nodes_features_proj_V_56, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_56_addr"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="28" op_0_bw="7">
<![CDATA[
branch488:0 %nodes_features_proj_V_40_load = load i7 %nodes_features_proj_V_40_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_40_load"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="28" op_0_bw="7">
<![CDATA[
branch472:0 %nodes_features_proj_V_24_load = load i7 %nodes_features_proj_V_24_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_24_load"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="28" op_0_bw="7">
<![CDATA[
branch456:0 %nodes_features_proj_V_8_load = load i7 %nodes_features_proj_V_8_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_8_load"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="28" op_0_bw="7">
<![CDATA[
branch504:0 %nodes_features_proj_V_56_load = load i7 %nodes_features_proj_V_56_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_56_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="46" op_0_bw="28">
<![CDATA[
.split3:52 %sext_ln71_5 = sext i28 %scoring_fn_target_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln71_5"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="46" op_0_bw="28">
<![CDATA[
.split3:55 %sext_ln71_6 = sext i28 %scoring_fn_target_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln71_6"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="5">
<![CDATA[
.split3:57 %scoring_fn_target_V_7_load = load i5 %scoring_fn_target_V_7_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_7_load"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="5">
<![CDATA[
.split3:60 %scoring_fn_target_V_8_load = load i5 %scoring_fn_target_V_8_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_8_load"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:62 %scoring_fn_target_V_9_addr = getelementptr i28 %scoring_fn_target_V_9, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_9_addr"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="5">
<![CDATA[
.split3:63 %scoring_fn_target_V_9_load = load i5 %scoring_fn_target_V_9_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_9_load"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:65 %scoring_fn_target_V_10_addr = getelementptr i28 %scoring_fn_target_V_10, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_10_addr"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="5">
<![CDATA[
.split3:66 %scoring_fn_target_V_10_load = load i5 %scoring_fn_target_V_10_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_10_load"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2291:2 %mul_ln1171 = mul i46 %sext_ln71, i46 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2162:2 %mul_ln1171_64 = mul i46 %sext_ln71_1, i46 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2162:3 %tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %mul_ln1171, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2033:2 %mul_ln1171_65 = mul i46 %sext_ln71_2, i46 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1904:2 %mul_ln1171_66 = mul i46 %sext_ln71_3, i46 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1775:2 %mul_ln1171_67 = mul i46 %sext_ln71_4, i46 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1646:0 %phi_ln1169_5 = phi i28 %nodes_features_proj_V_5_load, void %branch645, i28 %nodes_features_proj_V_21_load, void %branch661, i28 %nodes_features_proj_V_37_load, void %branch677, i28 %nodes_features_proj_V_53_load, void %branch693

]]></Node>
<StgValue><ssdm name="phi_ln1169_5"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="46" op_0_bw="28">
<![CDATA[
.split1646:1 %sext_ln1171_68 = sext i28 %phi_ln1169_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_68"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1646:2 %mul_ln1171_68 = mul i46 %sext_ln71_5, i46 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1517:0 %phi_ln1169_6 = phi i28 %nodes_features_proj_V_6_load, void %branch582, i28 %nodes_features_proj_V_22_load, void %branch598, i28 %nodes_features_proj_V_38_load, void %branch614, i28 %nodes_features_proj_V_54_load, void %branch630

]]></Node>
<StgValue><ssdm name="phi_ln1169_6"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="46" op_0_bw="28">
<![CDATA[
.split1517:1 %sext_ln1171_69 = sext i28 %phi_ln1169_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_69"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1517:2 %mul_ln1171_69 = mul i46 %sext_ln71_6, i46 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="7">
<![CDATA[
branch551:0 %nodes_features_proj_V_39_load = load i7 %nodes_features_proj_V_39_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_39_load"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch551:1 %br_ln1169 = br void %.split1388

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="28" op_0_bw="7">
<![CDATA[
branch535:0 %nodes_features_proj_V_23_load = load i7 %nodes_features_proj_V_23_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_23_load"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch535:1 %br_ln1169 = br void %.split1388

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="28" op_0_bw="7">
<![CDATA[
branch519:0 %nodes_features_proj_V_7_load = load i7 %nodes_features_proj_V_7_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_7_load"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch519:1 %br_ln1169 = br void %.split1388

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="28" op_0_bw="7">
<![CDATA[
branch567:0 %nodes_features_proj_V_55_load = load i7 %nodes_features_proj_V_55_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_55_load"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch567:1 %br_ln1169 = br void %.split1388

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="28" op_0_bw="7">
<![CDATA[
branch488:0 %nodes_features_proj_V_40_load = load i7 %nodes_features_proj_V_40_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_40_load"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch488:1 %br_ln1169 = br void %.split1259

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="28" op_0_bw="7">
<![CDATA[
branch472:0 %nodes_features_proj_V_24_load = load i7 %nodes_features_proj_V_24_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_24_load"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch472:1 %br_ln1169 = br void %.split1259

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="28" op_0_bw="7">
<![CDATA[
branch456:0 %nodes_features_proj_V_8_load = load i7 %nodes_features_proj_V_8_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_8_load"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch456:1 %br_ln1169 = br void %.split1259

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="28" op_0_bw="7">
<![CDATA[
branch504:0 %nodes_features_proj_V_56_load = load i7 %nodes_features_proj_V_56_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_56_load"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch504:1 %br_ln1169 = br void %.split1259

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1259:6 %nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_9_addr"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1259:7 %nodes_features_proj_V_25_addr = getelementptr i28 %nodes_features_proj_V_25, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_25_addr"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1259:8 %nodes_features_proj_V_41_addr = getelementptr i28 %nodes_features_proj_V_41, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_41_addr"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1259:9 %nodes_features_proj_V_57_addr = getelementptr i28 %nodes_features_proj_V_57, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_57_addr"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="28" op_0_bw="7">
<![CDATA[
branch425:0 %nodes_features_proj_V_41_load = load i7 %nodes_features_proj_V_41_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_41_load"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="28" op_0_bw="7">
<![CDATA[
branch409:0 %nodes_features_proj_V_25_load = load i7 %nodes_features_proj_V_25_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_25_load"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="28" op_0_bw="7">
<![CDATA[
branch393:0 %nodes_features_proj_V_9_load = load i7 %nodes_features_proj_V_9_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_9_load"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="28" op_0_bw="7">
<![CDATA[
branch441:0 %nodes_features_proj_V_57_load = load i7 %nodes_features_proj_V_57_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_57_load"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1130:6 %nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_10_addr"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1130:7 %nodes_features_proj_V_26_addr = getelementptr i28 %nodes_features_proj_V_26, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_26_addr"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1130:8 %nodes_features_proj_V_42_addr = getelementptr i28 %nodes_features_proj_V_42, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_42_addr"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1130:9 %nodes_features_proj_V_58_addr = getelementptr i28 %nodes_features_proj_V_58, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_58_addr"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="7">
<![CDATA[
branch362:0 %nodes_features_proj_V_42_load = load i7 %nodes_features_proj_V_42_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_42_load"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="28" op_0_bw="7">
<![CDATA[
branch346:0 %nodes_features_proj_V_26_load = load i7 %nodes_features_proj_V_26_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_26_load"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="7">
<![CDATA[
branch330:0 %nodes_features_proj_V_10_load = load i7 %nodes_features_proj_V_10_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_10_load"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="28" op_0_bw="7">
<![CDATA[
branch378:0 %nodes_features_proj_V_58_load = load i7 %nodes_features_proj_V_58_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_58_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="46" op_0_bw="28">
<![CDATA[
.split3:58 %sext_ln71_7 = sext i28 %scoring_fn_target_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln71_7"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="46" op_0_bw="28">
<![CDATA[
.split3:61 %sext_ln71_8 = sext i28 %scoring_fn_target_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln71_8"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="5">
<![CDATA[
.split3:63 %scoring_fn_target_V_9_load = load i5 %scoring_fn_target_V_9_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_9_load"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="5">
<![CDATA[
.split3:66 %scoring_fn_target_V_10_load = load i5 %scoring_fn_target_V_10_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_10_load"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:68 %scoring_fn_target_V_11_addr = getelementptr i28 %scoring_fn_target_V_11, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_11_addr"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="5">
<![CDATA[
.split3:69 %scoring_fn_target_V_11_load = load i5 %scoring_fn_target_V_11_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_11_load"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:71 %scoring_fn_target_V_12_addr = getelementptr i28 %scoring_fn_target_V_12, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_12_addr"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="5">
<![CDATA[
.split3:72 %scoring_fn_target_V_12_load = load i5 %scoring_fn_target_V_12_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_12_load"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split2162:4 %shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_s, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2162:5 %add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171_64

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2033:3 %tmp_63 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split2033:4 %shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_63, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split2033:5 %add_ln1245_64 = add i46 %shl_ln737_s, i46 %mul_ln1171_65

]]></Node>
<StgValue><ssdm name="add_ln1245_64"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1904:2 %mul_ln1171_66 = mul i46 %sext_ln71_3, i46 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1904:3 %tmp_64 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_64, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1775:2 %mul_ln1171_67 = mul i46 %sext_ln71_4, i46 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1646:2 %mul_ln1171_68 = mul i46 %sext_ln71_5, i46 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1517:2 %mul_ln1171_69 = mul i46 %sext_ln71_6, i46 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1388:0 %phi_ln1169_7 = phi i28 %nodes_features_proj_V_7_load, void %branch519, i28 %nodes_features_proj_V_23_load, void %branch535, i28 %nodes_features_proj_V_39_load, void %branch551, i28 %nodes_features_proj_V_55_load, void %branch567

]]></Node>
<StgValue><ssdm name="phi_ln1169_7"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="46" op_0_bw="28">
<![CDATA[
.split1388:1 %sext_ln1171_70 = sext i28 %phi_ln1169_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_70"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1388:2 %mul_ln1171_70 = mul i46 %sext_ln71_7, i46 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1259:0 %phi_ln1169_8 = phi i28 %nodes_features_proj_V_8_load, void %branch456, i28 %nodes_features_proj_V_24_load, void %branch472, i28 %nodes_features_proj_V_40_load, void %branch488, i28 %nodes_features_proj_V_56_load, void %branch504

]]></Node>
<StgValue><ssdm name="phi_ln1169_8"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="46" op_0_bw="28">
<![CDATA[
.split1259:1 %sext_ln1171_71 = sext i28 %phi_ln1169_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_71"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1259:2 %mul_ln1171_71 = mul i46 %sext_ln71_8, i46 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="28" op_0_bw="7">
<![CDATA[
branch425:0 %nodes_features_proj_V_41_load = load i7 %nodes_features_proj_V_41_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_41_load"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch425:1 %br_ln1169 = br void %.split1130

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="28" op_0_bw="7">
<![CDATA[
branch409:0 %nodes_features_proj_V_25_load = load i7 %nodes_features_proj_V_25_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_25_load"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch409:1 %br_ln1169 = br void %.split1130

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="28" op_0_bw="7">
<![CDATA[
branch393:0 %nodes_features_proj_V_9_load = load i7 %nodes_features_proj_V_9_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_9_load"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch393:1 %br_ln1169 = br void %.split1130

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="28" op_0_bw="7">
<![CDATA[
branch441:0 %nodes_features_proj_V_57_load = load i7 %nodes_features_proj_V_57_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_57_load"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch441:1 %br_ln1169 = br void %.split1130

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="7">
<![CDATA[
branch362:0 %nodes_features_proj_V_42_load = load i7 %nodes_features_proj_V_42_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_42_load"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch362:1 %br_ln1169 = br void %.split1001

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="28" op_0_bw="7">
<![CDATA[
branch346:0 %nodes_features_proj_V_26_load = load i7 %nodes_features_proj_V_26_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_26_load"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch346:1 %br_ln1169 = br void %.split1001

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="7">
<![CDATA[
branch330:0 %nodes_features_proj_V_10_load = load i7 %nodes_features_proj_V_10_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_10_load"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch330:1 %br_ln1169 = br void %.split1001

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="28" op_0_bw="7">
<![CDATA[
branch378:0 %nodes_features_proj_V_58_load = load i7 %nodes_features_proj_V_58_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_58_load"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch378:1 %br_ln1169 = br void %.split1001

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1001:6 %nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_11_addr"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1001:7 %nodes_features_proj_V_27_addr = getelementptr i28 %nodes_features_proj_V_27, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_27_addr"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1001:8 %nodes_features_proj_V_43_addr = getelementptr i28 %nodes_features_proj_V_43, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_43_addr"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split1001:9 %nodes_features_proj_V_59_addr = getelementptr i28 %nodes_features_proj_V_59, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_59_addr"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="7">
<![CDATA[
branch299:0 %nodes_features_proj_V_43_load = load i7 %nodes_features_proj_V_43_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_43_load"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="28" op_0_bw="7">
<![CDATA[
branch283:0 %nodes_features_proj_V_27_load = load i7 %nodes_features_proj_V_27_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_27_load"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="28" op_0_bw="7">
<![CDATA[
branch267:0 %nodes_features_proj_V_11_load = load i7 %nodes_features_proj_V_11_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_11_load"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="28" op_0_bw="7">
<![CDATA[
branch315:0 %nodes_features_proj_V_59_load = load i7 %nodes_features_proj_V_59_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_59_load"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split872:6 %nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_12_addr"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split872:7 %nodes_features_proj_V_28_addr = getelementptr i28 %nodes_features_proj_V_28, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_28_addr"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split872:8 %nodes_features_proj_V_44_addr = getelementptr i28 %nodes_features_proj_V_44, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_44_addr"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split872:9 %nodes_features_proj_V_60_addr = getelementptr i28 %nodes_features_proj_V_60, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_60_addr"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="7">
<![CDATA[
branch236:0 %nodes_features_proj_V_44_load = load i7 %nodes_features_proj_V_44_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_44_load"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="7">
<![CDATA[
branch220:0 %nodes_features_proj_V_28_load = load i7 %nodes_features_proj_V_28_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_28_load"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="28" op_0_bw="7">
<![CDATA[
branch204:0 %nodes_features_proj_V_12_load = load i7 %nodes_features_proj_V_12_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_12_load"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="28" op_0_bw="7">
<![CDATA[
branch252:0 %nodes_features_proj_V_60_load = load i7 %nodes_features_proj_V_60_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_60_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="28">
<![CDATA[
.split3:64 %sext_ln71_9 = sext i28 %scoring_fn_target_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln71_9"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="46" op_0_bw="28">
<![CDATA[
.split3:67 %sext_ln71_10 = sext i28 %scoring_fn_target_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln71_10"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="5">
<![CDATA[
.split3:69 %scoring_fn_target_V_11_load = load i5 %scoring_fn_target_V_11_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_11_load"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="28" op_0_bw="5">
<![CDATA[
.split3:72 %scoring_fn_target_V_12_load = load i5 %scoring_fn_target_V_12_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_12_load"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:74 %scoring_fn_target_V_13_addr = getelementptr i28 %scoring_fn_target_V_13, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_13_addr"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="5">
<![CDATA[
.split3:75 %scoring_fn_target_V_13_load = load i5 %scoring_fn_target_V_13_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_13_load"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:77 %scoring_fn_target_V_14_addr = getelementptr i28 %scoring_fn_target_V_14, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_14_addr"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="5">
<![CDATA[
.split3:78 %scoring_fn_target_V_14_load = load i5 %scoring_fn_target_V_14_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_14_load"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1904:4 %shl_ln737_63 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_64, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_63"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1904:5 %add_ln1245_65 = add i46 %shl_ln737_63, i46 %mul_ln1171_66

]]></Node>
<StgValue><ssdm name="add_ln1245_65"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1775:3 %tmp_65 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_65, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1775:4 %shl_ln737_64 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_65, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_64"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1775:5 %add_ln1245_66 = add i46 %shl_ln737_64, i46 %mul_ln1171_67

]]></Node>
<StgValue><ssdm name="add_ln1245_66"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1646:2 %mul_ln1171_68 = mul i46 %sext_ln71_5, i46 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1646:3 %tmp_66 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_66, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1517:2 %mul_ln1171_69 = mul i46 %sext_ln71_6, i46 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1388:2 %mul_ln1171_70 = mul i46 %sext_ln71_7, i46 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1259:2 %mul_ln1171_71 = mul i46 %sext_ln71_8, i46 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1130:0 %phi_ln1169_9 = phi i28 %nodes_features_proj_V_9_load, void %branch393, i28 %nodes_features_proj_V_25_load, void %branch409, i28 %nodes_features_proj_V_41_load, void %branch425, i28 %nodes_features_proj_V_57_load, void %branch441

]]></Node>
<StgValue><ssdm name="phi_ln1169_9"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="46" op_0_bw="28">
<![CDATA[
.split1130:1 %sext_ln1171_72 = sext i28 %phi_ln1169_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_72"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1130:2 %mul_ln1171_72 = mul i46 %sext_ln71_9, i46 %sext_ln1171_72

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split1001:0 %phi_ln1169_10 = phi i28 %nodes_features_proj_V_10_load, void %branch330, i28 %nodes_features_proj_V_26_load, void %branch346, i28 %nodes_features_proj_V_42_load, void %branch362, i28 %nodes_features_proj_V_58_load, void %branch378

]]></Node>
<StgValue><ssdm name="phi_ln1169_10"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="46" op_0_bw="28">
<![CDATA[
.split1001:1 %sext_ln1171_73 = sext i28 %phi_ln1169_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_73"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1001:2 %mul_ln1171_73 = mul i46 %sext_ln71_10, i46 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="7">
<![CDATA[
branch299:0 %nodes_features_proj_V_43_load = load i7 %nodes_features_proj_V_43_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_43_load"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch299:1 %br_ln1169 = br void %.split872

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="28" op_0_bw="7">
<![CDATA[
branch283:0 %nodes_features_proj_V_27_load = load i7 %nodes_features_proj_V_27_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_27_load"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch283:1 %br_ln1169 = br void %.split872

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="28" op_0_bw="7">
<![CDATA[
branch267:0 %nodes_features_proj_V_11_load = load i7 %nodes_features_proj_V_11_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_11_load"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch267:1 %br_ln1169 = br void %.split872

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="28" op_0_bw="7">
<![CDATA[
branch315:0 %nodes_features_proj_V_59_load = load i7 %nodes_features_proj_V_59_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_59_load"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch315:1 %br_ln1169 = br void %.split872

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="28" op_0_bw="7">
<![CDATA[
branch236:0 %nodes_features_proj_V_44_load = load i7 %nodes_features_proj_V_44_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_44_load"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch236:1 %br_ln1169 = br void %.split743

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="7">
<![CDATA[
branch220:0 %nodes_features_proj_V_28_load = load i7 %nodes_features_proj_V_28_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_28_load"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch220:1 %br_ln1169 = br void %.split743

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="28" op_0_bw="7">
<![CDATA[
branch204:0 %nodes_features_proj_V_12_load = load i7 %nodes_features_proj_V_12_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_12_load"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch204:1 %br_ln1169 = br void %.split743

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="28" op_0_bw="7">
<![CDATA[
branch252:0 %nodes_features_proj_V_60_load = load i7 %nodes_features_proj_V_60_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_60_load"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch252:1 %br_ln1169 = br void %.split743

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split743:6 %nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_13_addr"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split743:7 %nodes_features_proj_V_29_addr = getelementptr i28 %nodes_features_proj_V_29, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_29_addr"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split743:8 %nodes_features_proj_V_45_addr = getelementptr i28 %nodes_features_proj_V_45, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_45_addr"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split743:9 %nodes_features_proj_V_61_addr = getelementptr i28 %nodes_features_proj_V_61, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_61_addr"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="7">
<![CDATA[
branch173:0 %nodes_features_proj_V_45_load = load i7 %nodes_features_proj_V_45_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_45_load"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="28" op_0_bw="7">
<![CDATA[
branch157:0 %nodes_features_proj_V_29_load = load i7 %nodes_features_proj_V_29_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_29_load"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="7">
<![CDATA[
branch141:0 %nodes_features_proj_V_13_load = load i7 %nodes_features_proj_V_13_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_13_load"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="7">
<![CDATA[
branch189:0 %nodes_features_proj_V_61_load = load i7 %nodes_features_proj_V_61_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_61_load"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split614:6 %nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_14_addr"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split614:7 %nodes_features_proj_V_30_addr = getelementptr i28 %nodes_features_proj_V_30, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_30_addr"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split614:8 %nodes_features_proj_V_46_addr = getelementptr i28 %nodes_features_proj_V_46, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_46_addr"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split614:9 %nodes_features_proj_V_62_addr = getelementptr i28 %nodes_features_proj_V_62, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_62_addr"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="28" op_0_bw="7">
<![CDATA[
branch110:0 %nodes_features_proj_V_46_load = load i7 %nodes_features_proj_V_46_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_46_load"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="28" op_0_bw="7">
<![CDATA[
branch94:0 %nodes_features_proj_V_30_load = load i7 %nodes_features_proj_V_30_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_30_load"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="7">
<![CDATA[
branch78:0 %nodes_features_proj_V_14_load = load i7 %nodes_features_proj_V_14_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_14_load"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="28" op_0_bw="7">
<![CDATA[
branch126:0 %nodes_features_proj_V_62_load = load i7 %nodes_features_proj_V_62_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_62_load"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split485:6 %nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_15_addr"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split485:7 %nodes_features_proj_V_31_addr = getelementptr i28 %nodes_features_proj_V_31, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_31_addr"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split485:8 %nodes_features_proj_V_47_addr = getelementptr i28 %nodes_features_proj_V_47, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_47_addr"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="7" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split485:9 %nodes_features_proj_V_63_addr = getelementptr i28 %nodes_features_proj_V_63, i64 0, i64 %trunc_ln77_cast

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_63_addr"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="46" op_0_bw="28">
<![CDATA[
.split3:70 %sext_ln71_11 = sext i28 %scoring_fn_target_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln71_11"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="46" op_0_bw="28">
<![CDATA[
.split3:73 %sext_ln71_12 = sext i28 %scoring_fn_target_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln71_12"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="5">
<![CDATA[
.split3:75 %scoring_fn_target_V_13_load = load i5 %scoring_fn_target_V_13_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_13_load"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="5">
<![CDATA[
.split3:78 %scoring_fn_target_V_14_load = load i5 %scoring_fn_target_V_14_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_14_load"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:80 %scoring_fn_target_V_15_addr = getelementptr i28 %scoring_fn_target_V_15, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_15_addr"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="5">
<![CDATA[
.split3:81 %scoring_fn_target_V_15_load = load i5 %scoring_fn_target_V_15_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_15_load"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1646:4 %shl_ln737_65 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_66, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_65"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1646:5 %add_ln1245_67 = add i46 %shl_ln737_65, i46 %mul_ln1171_68

]]></Node>
<StgValue><ssdm name="add_ln1245_67"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1517:3 %tmp_67 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_67, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1517:4 %shl_ln737_66 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_67, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_66"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1517:5 %add_ln1245_68 = add i46 %shl_ln737_66, i46 %mul_ln1171_69

]]></Node>
<StgValue><ssdm name="add_ln1245_68"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1388:2 %mul_ln1171_70 = mul i46 %sext_ln71_7, i46 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1388:3 %tmp_68 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_68, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1259:2 %mul_ln1171_71 = mul i46 %sext_ln71_8, i46 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1130:2 %mul_ln1171_72 = mul i46 %sext_ln71_9, i46 %sext_ln1171_72

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1001:2 %mul_ln1171_73 = mul i46 %sext_ln71_10, i46 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split872:0 %phi_ln1169_11 = phi i28 %nodes_features_proj_V_11_load, void %branch267, i28 %nodes_features_proj_V_27_load, void %branch283, i28 %nodes_features_proj_V_43_load, void %branch299, i28 %nodes_features_proj_V_59_load, void %branch315

]]></Node>
<StgValue><ssdm name="phi_ln1169_11"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="46" op_0_bw="28">
<![CDATA[
.split872:1 %sext_ln1171_74 = sext i28 %phi_ln1169_11

]]></Node>
<StgValue><ssdm name="sext_ln1171_74"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split872:2 %mul_ln1171_74 = mul i46 %sext_ln71_11, i46 %sext_ln1171_74

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split743:0 %phi_ln1169_12 = phi i28 %nodes_features_proj_V_12_load, void %branch204, i28 %nodes_features_proj_V_28_load, void %branch220, i28 %nodes_features_proj_V_44_load, void %branch236, i28 %nodes_features_proj_V_60_load, void %branch252

]]></Node>
<StgValue><ssdm name="phi_ln1169_12"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="46" op_0_bw="28">
<![CDATA[
.split743:1 %sext_ln1171_75 = sext i28 %phi_ln1169_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_75"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split743:2 %mul_ln1171_75 = mul i46 %sext_ln71_12, i46 %sext_ln1171_75

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="7">
<![CDATA[
branch173:0 %nodes_features_proj_V_45_load = load i7 %nodes_features_proj_V_45_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_45_load"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch173:1 %br_ln1169 = br void %.split614

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="28" op_0_bw="7">
<![CDATA[
branch157:0 %nodes_features_proj_V_29_load = load i7 %nodes_features_proj_V_29_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_29_load"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch157:1 %br_ln1169 = br void %.split614

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="7">
<![CDATA[
branch141:0 %nodes_features_proj_V_13_load = load i7 %nodes_features_proj_V_13_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_13_load"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch141:1 %br_ln1169 = br void %.split614

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="7">
<![CDATA[
branch189:0 %nodes_features_proj_V_61_load = load i7 %nodes_features_proj_V_61_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_61_load"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch189:1 %br_ln1169 = br void %.split614

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="28" op_0_bw="7">
<![CDATA[
branch110:0 %nodes_features_proj_V_46_load = load i7 %nodes_features_proj_V_46_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_46_load"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
branch110:1 %br_ln1169 = br void %.split485

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="28" op_0_bw="7">
<![CDATA[
branch94:0 %nodes_features_proj_V_30_load = load i7 %nodes_features_proj_V_30_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_30_load"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch94:1 %br_ln1169 = br void %.split485

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="7">
<![CDATA[
branch78:0 %nodes_features_proj_V_14_load = load i7 %nodes_features_proj_V_14_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_14_load"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch78:1 %br_ln1169 = br void %.split485

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="28" op_0_bw="7">
<![CDATA[
branch126:0 %nodes_features_proj_V_62_load = load i7 %nodes_features_proj_V_62_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_62_load"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch126:1 %br_ln1169 = br void %.split485

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="28" op_0_bw="7">
<![CDATA[
branch47:0 %nodes_features_proj_V_47_load = load i7 %nodes_features_proj_V_47_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_47_load"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="7">
<![CDATA[
branch31:0 %nodes_features_proj_V_31_load = load i7 %nodes_features_proj_V_31_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_31_load"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="28" op_0_bw="7">
<![CDATA[
branch15:0 %nodes_features_proj_V_15_load = load i7 %nodes_features_proj_V_15_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_15_load"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="28" op_0_bw="7">
<![CDATA[
branch63:0 %nodes_features_proj_V_63_load = load i7 %nodes_features_proj_V_63_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_63_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="46" op_0_bw="28">
<![CDATA[
.split3:76 %sext_ln71_13 = sext i28 %scoring_fn_target_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln71_13"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="46" op_0_bw="28">
<![CDATA[
.split3:79 %sext_ln71_14 = sext i28 %scoring_fn_target_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln71_14"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="5">
<![CDATA[
.split3:81 %scoring_fn_target_V_15_load = load i5 %scoring_fn_target_V_15_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_15_load"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1388:4 %shl_ln737_67 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_68, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_67"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1388:5 %add_ln1245_69 = add i46 %shl_ln737_67, i46 %mul_ln1171_70

]]></Node>
<StgValue><ssdm name="add_ln1245_69"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1259:3 %tmp_69 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_69, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1259:4 %shl_ln737_68 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_69, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_68"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1259:5 %add_ln1245_70 = add i46 %shl_ln737_68, i46 %mul_ln1171_71

]]></Node>
<StgValue><ssdm name="add_ln1245_70"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1130:2 %mul_ln1171_72 = mul i46 %sext_ln71_9, i46 %sext_ln1171_72

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1130:3 %tmp_70 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_70, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1001:2 %mul_ln1171_73 = mul i46 %sext_ln71_10, i46 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split872:2 %mul_ln1171_74 = mul i46 %sext_ln71_11, i46 %sext_ln1171_74

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split743:2 %mul_ln1171_75 = mul i46 %sext_ln71_12, i46 %sext_ln1171_75

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split614:0 %phi_ln1169_13 = phi i28 %nodes_features_proj_V_13_load, void %branch141, i28 %nodes_features_proj_V_29_load, void %branch157, i28 %nodes_features_proj_V_45_load, void %branch173, i28 %nodes_features_proj_V_61_load, void %branch189

]]></Node>
<StgValue><ssdm name="phi_ln1169_13"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="46" op_0_bw="28">
<![CDATA[
.split614:1 %sext_ln1171_76 = sext i28 %phi_ln1169_13

]]></Node>
<StgValue><ssdm name="sext_ln1171_76"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split614:2 %mul_ln1171_76 = mul i46 %sext_ln71_13, i46 %sext_ln1171_76

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split485:0 %phi_ln1169_14 = phi i28 %nodes_features_proj_V_14_load, void %branch78, i28 %nodes_features_proj_V_30_load, void %branch94, i28 %nodes_features_proj_V_46_load, void %branch110, i28 %nodes_features_proj_V_62_load, void %branch126

]]></Node>
<StgValue><ssdm name="phi_ln1169_14"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="46" op_0_bw="28">
<![CDATA[
.split485:1 %sext_ln1171_77 = sext i28 %phi_ln1169_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_77"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split485:2 %mul_ln1171_77 = mul i46 %sext_ln71_14, i46 %sext_ln1171_77

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="28" op_0_bw="7">
<![CDATA[
branch47:0 %nodes_features_proj_V_47_load = load i7 %nodes_features_proj_V_47_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_47_load"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
branch47:1 %br_ln1169 = br void %.split356

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="7">
<![CDATA[
branch31:0 %nodes_features_proj_V_31_load = load i7 %nodes_features_proj_V_31_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_31_load"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln1169 = br void %.split356

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="28" op_0_bw="7">
<![CDATA[
branch15:0 %nodes_features_proj_V_15_load = load i7 %nodes_features_proj_V_15_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_15_load"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln1169 = br void %.split356

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="28" op_0_bw="7">
<![CDATA[
branch63:0 %nodes_features_proj_V_63_load = load i7 %nodes_features_proj_V_63_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_63_load"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
<literal name="trunc_ln71_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch63:1 %br_ln1169 = br void %.split356

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="46" op_0_bw="28">
<![CDATA[
.split3:82 %sext_ln71_15 = sext i28 %scoring_fn_target_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln71_15"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1130:4 %shl_ln737_69 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_70, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_69"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1130:5 %add_ln1245_71 = add i46 %shl_ln737_69, i46 %mul_ln1171_72

]]></Node>
<StgValue><ssdm name="add_ln1245_71"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split1001:3 %tmp_71 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_71, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split1001:4 %shl_ln737_70 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_71, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_70"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split1001:5 %add_ln1245_72 = add i46 %shl_ln737_70, i46 %mul_ln1171_73

]]></Node>
<StgValue><ssdm name="add_ln1245_72"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split872:2 %mul_ln1171_74 = mul i46 %sext_ln71_11, i46 %sext_ln1171_74

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split872:3 %tmp_72 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_72, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split743:2 %mul_ln1171_75 = mul i46 %sext_ln71_12, i46 %sext_ln1171_75

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split614:2 %mul_ln1171_76 = mul i46 %sext_ln71_13, i46 %sext_ln1171_76

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split485:2 %mul_ln1171_77 = mul i46 %sext_ln71_14, i46 %sext_ln1171_77

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0" op_4_bw="28" op_5_bw="0" op_6_bw="28" op_7_bw="0">
<![CDATA[
.split356:0 %phi_ln1169_15 = phi i28 %nodes_features_proj_V_15_load, void %branch15, i28 %nodes_features_proj_V_31_load, void %branch31, i28 %nodes_features_proj_V_47_load, void %branch47, i28 %nodes_features_proj_V_63_load, void %branch63

]]></Node>
<StgValue><ssdm name="phi_ln1169_15"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="46" op_0_bw="28">
<![CDATA[
.split356:1 %sext_ln1171_78 = sext i28 %phi_ln1169_15

]]></Node>
<StgValue><ssdm name="sext_ln1171_78"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split356:2 %mul_ln1171_78 = mul i46 %sext_ln71_15, i46 %sext_ln1171_78

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split872:4 %shl_ln737_71 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_72, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_71"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split872:5 %add_ln1245_73 = add i46 %shl_ln737_71, i46 %mul_ln1171_74

]]></Node>
<StgValue><ssdm name="add_ln1245_73"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split743:3 %tmp_73 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_73, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split743:4 %shl_ln737_72 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_73, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_72"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split743:5 %add_ln1245_74 = add i46 %shl_ln737_72, i46 %mul_ln1171_75

]]></Node>
<StgValue><ssdm name="add_ln1245_74"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split614:2 %mul_ln1171_76 = mul i46 %sext_ln71_13, i46 %sext_ln1171_76

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split614:3 %tmp_74 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_74, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split485:2 %mul_ln1171_77 = mul i46 %sext_ln71_14, i46 %sext_ln1171_77

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split356:2 %mul_ln1171_78 = mul i46 %sext_ln71_15, i46 %sext_ln1171_78

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split614:4 %shl_ln737_73 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_74, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_73"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split614:5 %add_ln1245_75 = add i46 %shl_ln737_73, i46 %mul_ln1171_76

]]></Node>
<StgValue><ssdm name="add_ln1245_75"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split485:3 %tmp_75 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_75, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split485:4 %shl_ln737_74 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_75, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_74"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split485:5 %add_ln1245_76 = add i46 %shl_ln737_74, i46 %mul_ln1171_77

]]></Node>
<StgValue><ssdm name="add_ln1245_76"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split356:2 %mul_ln1171_78 = mul i46 %sext_ln71_15, i46 %sext_ln1171_78

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split356:3 %tmp_76 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_76, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0">
<![CDATA[
:0 %ret_ln80 = ret

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_72_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76, i64 76, i64 76

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="2">
<![CDATA[
.split3:10 %zext_ln77 = zext i2 %select_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:11 %scores_target_V_0_addr = getelementptr i28 %scores_target_V_0, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_0_addr"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:12 %scores_target_V_1_addr = getelementptr i28 %scores_target_V_1, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_1_addr"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:13 %scores_target_V_10_addr = getelementptr i28 %scores_target_V_10, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_10_addr"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:14 %scores_target_V_11_addr = getelementptr i28 %scores_target_V_11, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_11_addr"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:15 %scores_target_V_12_addr = getelementptr i28 %scores_target_V_12, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_12_addr"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:16 %scores_target_V_13_addr = getelementptr i28 %scores_target_V_13, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_13_addr"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:17 %scores_target_V_14_addr = getelementptr i28 %scores_target_V_14, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_14_addr"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:18 %scores_target_V_15_addr = getelementptr i28 %scores_target_V_15, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_15_addr"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:19 %scores_target_V_16_addr = getelementptr i28 %scores_target_V_16, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_16_addr"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:20 %scores_target_V_17_addr = getelementptr i28 %scores_target_V_17, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_17_addr"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %scores_target_V_18_addr = getelementptr i28 %scores_target_V_18, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_18_addr"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:22 %scores_target_V_2_addr = getelementptr i28 %scores_target_V_2, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_2_addr"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:23 %scores_target_V_3_addr = getelementptr i28 %scores_target_V_3, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_3_addr"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:24 %scores_target_V_4_addr = getelementptr i28 %scores_target_V_4, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_4_addr"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:25 %scores_target_V_5_addr = getelementptr i28 %scores_target_V_5, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_5_addr"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:26 %scores_target_V_6_addr = getelementptr i28 %scores_target_V_6, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_6_addr"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:27 %scores_target_V_7_addr = getelementptr i28 %scores_target_V_7, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_7_addr"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:28 %scores_target_V_8_addr = getelementptr i28 %scores_target_V_8, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_8_addr"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:29 %scores_target_V_9_addr = getelementptr i28 %scores_target_V_9, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="scores_target_V_9_addr"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3:83 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:85 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
.split356:4 %shl_ln737_75 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_76, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_75"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
.split356:5 %add_ln1245_77 = add i46 %shl_ln737_75, i46 %mul_ln1171_78

]]></Node>
<StgValue><ssdm name="add_ln1245_77"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split356:6 %trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_77, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1041:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch1041:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1040:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch1040:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1039:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch1039:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1038:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
branch1038:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1037:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch1037:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1036:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
branch1036:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1035:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch1035:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1034:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch1034:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1033:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch1033:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1032:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch1032:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1031:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch1031:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1030:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch1030:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1029:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch1029:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1028:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch1028:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1027:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch1027:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1026:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
branch1026:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1025:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch1025:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1024:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
branch1024:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="-1"/>
</and_exp><and_exp><literal name="select_ln71" val="-2"/>
</and_exp><and_exp><literal name="select_ln71" val="-3"/>
</and_exp><and_exp><literal name="select_ln71" val="-4"/>
</and_exp><and_exp><literal name="select_ln71" val="-5"/>
</and_exp><and_exp><literal name="select_ln71" val="-6"/>
</and_exp><and_exp><literal name="select_ln71" val="-7"/>
</and_exp><and_exp><literal name="select_ln71" val="-8"/>
</and_exp><and_exp><literal name="select_ln71" val="-9"/>
</and_exp><and_exp><literal name="select_ln71" val="-10"/>
</and_exp><and_exp><literal name="select_ln71" val="-11"/>
</and_exp><and_exp><literal name="select_ln71" val="-12"/>
</and_exp><and_exp><literal name="select_ln71" val="-13"/>
</and_exp><and_exp><literal name="select_ln71" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="28" op_1_bw="2">
<![CDATA[
branch1042:0 %store_ln77 = store i28 %trunc_ln717_s, i2 %scores_target_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln71" val="-1"/>
</and_exp><and_exp><literal name="select_ln71" val="-2"/>
</and_exp><and_exp><literal name="select_ln71" val="-3"/>
</and_exp><and_exp><literal name="select_ln71" val="-4"/>
</and_exp><and_exp><literal name="select_ln71" val="-5"/>
</and_exp><and_exp><literal name="select_ln71" val="-6"/>
</and_exp><and_exp><literal name="select_ln71" val="-7"/>
</and_exp><and_exp><literal name="select_ln71" val="-8"/>
</and_exp><and_exp><literal name="select_ln71" val="-9"/>
</and_exp><and_exp><literal name="select_ln71" val="-10"/>
</and_exp><and_exp><literal name="select_ln71" val="-11"/>
</and_exp><and_exp><literal name="select_ln71" val="-12"/>
</and_exp><and_exp><literal name="select_ln71" val="-13"/>
</and_exp><and_exp><literal name="select_ln71" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
branch1042:1 %br_ln77 = br void %.split3562456

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
