<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gbox: Gbox420_PicoW/ExternalLibraries/FreeRTOS-Kernel-main/portable/CCS/ARM_Cortex-R4/port.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Gbox420.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gbox
   &#160;<span id="projectnumber">4.20</span>
   </div>
   <div id="projectbrief">Grow box automation and monitoring</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('CCS_2ARM__Cortex-R4_2port_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">port.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="CCS_2ARM__Cortex-R4_2port_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FreeRTOS Kernel &lt;DEVELOPMENT BRANCH&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * SPDX-License-Identifier: MIT</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the Software without restriction, including without limitation the rights to</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * https://www.FreeRTOS.org</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * https://github.com/FreeRTOS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* FreeRTOS includes. */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="FreeRTOS_8h.html">FreeRTOS.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="task_8h.html">task.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* Count of the critical section nesting depth. */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">   36</a></span>&#160;uint32_t <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a> = 9999;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Registers required to configure the RTI. */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#aff46363042cc866d0ba6df9110568cf4">   41</a></span>&#160;<span class="preprocessor">#define portRTI_GCTRL_REG       ( * ( ( volatile uint32_t * ) 0xFFFFFC00 ) )</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a4f9bc95664ed4983bb94af37e153c5f2">   42</a></span>&#160;<span class="preprocessor">#define portRTI_TBCTRL_REG      ( * ( ( volatile uint32_t * ) 0xFFFFFC04 ) )</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#ab0142058832463ac15ae49adf0fafecd">   43</a></span>&#160;<span class="preprocessor">#define portRTI_COMPCTRL_REG    ( * ( ( volatile uint32_t * ) 0xFFFFFC0C ) )</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a557a48537ec211483665269e918dc94d">   44</a></span>&#160;<span class="preprocessor">#define portRTI_CNT0_FRC0_REG   ( * ( ( volatile uint32_t * ) 0xFFFFFC10 ) )</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#ad0e07d8351bedea2f80c1c8d70881053">   45</a></span>&#160;<span class="preprocessor">#define portRTI_CNT0_UC0_REG    ( * ( ( volatile uint32_t * ) 0xFFFFFC14 ) )</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#aa479a6d0eb4c00f8b920df6f5eaee215">   46</a></span>&#160;<span class="preprocessor">#define portRTI_CNT0_CPUC0_REG  ( * ( ( volatile uint32_t * ) 0xFFFFFC18 ) )</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#af90f6e7888f2ce9acf89e265ab89a50e">   47</a></span>&#160;<span class="preprocessor">#define portRTI_CNT0_COMP0_REG  ( * ( ( volatile uint32_t * ) 0xFFFFFC50 ) )</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a1ebaedc5c82c885e866a008360c7e637">   48</a></span>&#160;<span class="preprocessor">#define portRTI_CNT0_UDCP0_REG  ( * ( ( volatile uint32_t * ) 0xFFFFFC54 ) )</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a82bc8ad423f54018e6c6395a464a5676">   49</a></span>&#160;<span class="preprocessor">#define portRTI_SETINTENA_REG   ( * ( ( volatile uint32_t * ) 0xFFFFFC80 ) )</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a7d7712951ba0e2fa947b5fa4aa8bc1b4">   50</a></span>&#160;<span class="preprocessor">#define portRTI_CLEARINTENA_REG ( * ( ( volatile uint32_t * ) 0xFFFFFC84 ) )</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a849f31cea7f826d98176a4e075ddd3cc">   51</a></span>&#160;<span class="preprocessor">#define portRTI_INTFLAG_REG     ( * ( ( volatile uint32_t * ) 0xFFFFFC88 ) )</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* Constants required to set up the initial stack of each task. */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a153b1b0b2476d5fea865a32e6d27027d">   55</a></span>&#160;<span class="preprocessor">#define portINITIAL_SPSR        ( ( StackType_t ) 0x1F )</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#ac0d88abb68188f5d7da45c60a5f78c02">   56</a></span>&#160;<span class="preprocessor">#define portINITIAL_FPSCR       ( ( StackType_t ) 0x00 )</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a4a09bb6297fbc0a50ed78a132ff9f0fe">   57</a></span>&#160;<span class="preprocessor">#define portINSTRUCTION_SIZE    ( ( StackType_t ) 0x04 )</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a156ba74bc35da2293a2482ab4195183b">   58</a></span>&#160;<span class="preprocessor">#define portTHUMB_MODE_BIT      ( ( StackType_t ) 0x20 )</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* The number of words on the stack frame between the saved Top Of Stack and</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">R0 (in which the parameters are passed. */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#ad668c6ef52816676d05bb8f41266b8a7">   62</a></span>&#160;<span class="preprocessor">#define portSPACE_BETWEEN_TOS_AND_PARAMETERS    ( 12 )</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* vPortStartFirstSTask() is defined in portASM.asm */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="CCS_2ARM__CM3_2port_8c.html#a5cfc38319f17c8e804020ec247b6325d">vPortStartFirstTask</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* Saved as part of the task context.  Set to pdFALSE if the task does not</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">require an FPU context. */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#adb618e609f6505a99aa1d2bf85f70e51">   73</a></span>&#160;uint32_t <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#adb618e609f6505a99aa1d2bf85f70e51">ulTaskHasFPUContext</a> = 0;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * See header file for description.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a474fbbb58ea661a1557f05adc41120c1">   81</a></span>&#160;<a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *<a class="code" href="ARMv8M_2non__secure_2port_8c.html#a339ccd812b80e13fc76924193989557a">pxPortInitialiseStack</a>( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *pxTopOfStack, <a class="code" href="projdefs_8h.html#a0ab243e55144f5278d263729530dac14">TaskFunction_t</a> pxCode, <span class="keywordtype">void</span> *pvParameters )</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *pxOriginalTOS;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    pxOriginalTOS = pxTopOfStack;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">    #if __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    {</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="comment">/* Ensure the stack is correctly aligned on exit. */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    }</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">/* Setup the initial stack of the task.  The stack is set exactly as</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    expected by the portRESTORE_CONTEXT() macro. */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">/* First on the stack is the return address - which is the start of the as</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    the task has not executed yet.  The offset is added to make the return</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    address appear as it would within an IRQ ISR. */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) pxCode + <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a4a09bb6297fbc0a50ed78a132ff9f0fe">portINSTRUCTION_SIZE</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    pxTopOfStack--;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x00000000; <span class="comment">/* R14 */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    pxTopOfStack--;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) pxOriginalTOS; <span class="comment">/* Stack used when task starts goes in R13. */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    pxTopOfStack--;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">    #ifdef portPRELOAD_TASK_REGISTERS</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x12121212; <span class="comment">/* R12 */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x11111111; <span class="comment">/* R11 */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x10101010; <span class="comment">/* R10 */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x09090909; <span class="comment">/* R9 */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x08080808; <span class="comment">/* R8 */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x07070707; <span class="comment">/* R7 */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x06060606; <span class="comment">/* R6 */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x05050505; <span class="comment">/* R5 */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x04040404; <span class="comment">/* R4 */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x03030303; <span class="comment">/* R3 */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x02020202; <span class="comment">/* R2 */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0x01010101; <span class="comment">/* R1 */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    }</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        pxTopOfStack -= <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#ad668c6ef52816676d05bb8f41266b8a7">portSPACE_BETWEEN_TOS_AND_PARAMETERS</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    }</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">/* Function parameters are passed in R0. */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) pvParameters; <span class="comment">/* R0 */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    pxTopOfStack--;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">/* Set the status register for system mode, with interrupts enabled. */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    *pxTopOfStack = ( <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) ( ( _get_CPSR() &amp; ~0xFF ) | <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a153b1b0b2476d5fea865a32e6d27027d">portINITIAL_SPSR</a> );</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">if</span>( ( ( uint32_t ) pxCode &amp; 0x01UL ) != 0x00 )</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="comment">/* The task will start in thumb mode. */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        *pxTopOfStack |= <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a156ba74bc35da2293a2482ab4195183b">portTHUMB_MODE_BIT</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">    #ifdef __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        pxTopOfStack--;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="comment">/* The last thing on the stack is the tasks ulUsingFPU value, which by</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">        default is set to indicate that the stack frame does not include FPU</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">        registers. */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        *pxTopOfStack = <a class="code" href="projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> pxTopOfStack;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="Rowley_2MSP430F449_2port_8c.html#a397ed34de04a678dc71217c713763423">prvSetupTimerInterrupt</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">/* Disable timer 0. */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#aff46363042cc866d0ba6df9110568cf4">portRTI_GCTRL_REG</a> &amp;= 0xFFFFFFFEUL;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">/* Use the internal counter. */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a4f9bc95664ed4983bb94af37e153c5f2">portRTI_TBCTRL_REG</a> = 0x00000000U;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">/* COMPSEL0 will use the RTIFRC0 counter. */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#ab0142058832463ac15ae49adf0fafecd">portRTI_COMPCTRL_REG</a> = 0x00000000U;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">/* Initialise the counter and the prescale counter registers. */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#ad0e07d8351bedea2f80c1c8d70881053">portRTI_CNT0_UC0_REG</a> =  0x00000000U;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a557a48537ec211483665269e918dc94d">portRTI_CNT0_FRC0_REG</a> =  0x00000000U;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">/* Set Prescalar for RTI clock. */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#aa479a6d0eb4c00f8b920df6f5eaee215">portRTI_CNT0_CPUC0_REG</a> = 0x00000001U;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#af90f6e7888f2ce9acf89e265ab89a50e">portRTI_CNT0_COMP0_REG</a> = ( <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#aa68082df879e6fc96bcb9b26513639e7">configCPU_CLOCK_HZ</a> / 2 ) / <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a1ebaedc5c82c885e866a008360c7e637">portRTI_CNT0_UDCP0_REG</a> = ( <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#aa68082df879e6fc96bcb9b26513639e7">configCPU_CLOCK_HZ</a> / 2 ) / <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">/* Clear interrupts. */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a849f31cea7f826d98176a4e075ddd3cc">portRTI_INTFLAG_REG</a> =  0x0007000FU;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a7d7712951ba0e2fa947b5fa4aa8bc1b4">portRTI_CLEARINTENA_REG</a> = 0x00070F0FU;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">/* Enable the compare 0 interrupt. */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a82bc8ad423f54018e6c6395a464a5676">portRTI_SETINTENA_REG</a> = 0x00000001U;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#aff46363042cc866d0ba6df9110568cf4">portRTI_GCTRL_REG</a> |= 0x00000001U;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * See header file for description.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#ade5a8c6666e7413a0355cc252029c5c6">  202</a></span>&#160;<a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code" href="ARMv8M_2non__secure_2port_8c.html#ade5a8c6666e7413a0355cc252029c5c6">xPortStartScheduler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">/* Start the timer that generates the tick ISR. */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="Rowley_2MSP430F449_2port_8c.html#a397ed34de04a678dc71217c713763423">prvSetupTimerInterrupt</a>();</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">/* Reset the critical section nesting count read to execute the first task. */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a> = 0;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">/* Start the first task.  This is done from portASM.asm as ARM mode must be</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">    used. */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="CCS_2ARM__CM3_2port_8c.html#a5cfc38319f17c8e804020ec247b6325d">vPortStartFirstTask</a>();</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">/* Should not get here! */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="projdefs_8h.html#a99e2866c8cf4fe86db87dab62e7d6aa6">pdFAIL</a>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * See header file for description.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#af76f3c0b44c5b5c06fc046a4ee1a6423">  222</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="ARMv8M_2non__secure_2port_8c.html#af76f3c0b44c5b5c06fc046a4ee1a6423">vPortEndScheduler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">/* Not implemented in ports where there is nothing to return to.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">    Artificially force an assert. */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a> == 1000UL );</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#if configUSE_PREEMPTION == 0</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* The cooperative scheduler requires a normal IRQ service routine to</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">     * simply increment the system tick. */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#aa3d36248da898dd1d2ae1784c76bdb9c">  234</a></span>&#160;    __interrupt <span class="keywordtype">void</span> <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#aa3d36248da898dd1d2ae1784c76bdb9c">vPortNonPreemptiveTick</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    {</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="comment">/* clear clock interrupt flag */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#a849f31cea7f826d98176a4e075ddd3cc">portRTI_INTFLAG_REG</a> = 0x00000001;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="comment">/* Increment the tick count - this may make a delaying task ready</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">        to run - but a context switch is not performed. */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <a class="code" href="task_8h.html#a978e25460ac35706f9ad30b46d9403d8">xTaskIncrementTick</a>();</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    }</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"> #else</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">/*</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">     **************************************************************************</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">     * The preemptive scheduler ISR is written in assembler and can be found</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">     * in the portASM.asm file. This will only get used if portUSE_PREEMPTION</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">     * is set to 1 in portmacro.h</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">     **************************************************************************</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="IAR_2STR71x_2port_8c.html#afa0af0d6450abd50943523742eb8090b">vPortPreemptiveTick</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * Disable interrupts, and keep a count of the nesting depth.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#a2ed3554a3de09a3bd09d396ee081ab69">  262</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="ARMv8M_2non__secure_2port_8c.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">/* Disable interrupts as per portDISABLE_INTERRUPTS(); */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">portDISABLE_INTERRUPTS</a>();</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* Now interrupts are disabled ulCriticalNesting can be accessed</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">    directly.  Increment ulCriticalNesting to keep a count of how many times</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">    portENTER_CRITICAL() has been called. */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a>++;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;}</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * Decrement the critical nesting count, and if it has reached zero, re-enable</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> * interrupts.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="CCS_2ARM__Cortex-R4_2port_8c.html#aed20ada05b957181a0de042802a82a5b">  278</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="ARMv8M_2non__secure_2port_8c.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a> &gt; 0 )</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="comment">/* Decrement the nesting count as we are leaving a critical section. */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a>--;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="comment">/* If the nesting level has reached zero then interrupts should be</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">        re-enabled. */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a> == 0 )</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        {</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <span class="comment">/* Enable interrupts as per portENABLE_INTERRUPTS(). */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <a class="code" href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173">portENABLE_INTERRUPTS</a>();</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        }</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    }</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#if __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="GCC_2ARM__AARCH64_2port_8c.html#a4c83c3bee8f08f0a7247571845b56d65">vPortTaskUsesFPU</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keyword">extern</span> <span class="keywordtype">void</span> vPortInitialiseFPSCR( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="comment">/* A task is registering the fact that it needs an FPU context.  Set the</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">        FPU flag (saved as part of the task context. */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <a class="code" href="CCS_2ARM__Cortex-R4_2port_8c.html#adb618e609f6505a99aa1d2bf85f70e51">ulTaskHasFPUContext</a> = <a class="code" href="projdefs_8h.html#af268cf937960eb029256bd9c4d949fbe">pdTRUE</a>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="comment">/* Initialise the floating point status register. */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        vPortInitialiseFPSCR();</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    }</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __TI_VFP_SUPPORT__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="ttc" id="aARMv8M_2non__secure_2port_8c_html_a2ed3554a3de09a3bd09d396ee081ab69"><div class="ttname"><a href="ARMv8M_2non__secure_2port_8c.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a></div><div class="ttdeci">void vPortEnterCritical(void)</div><div class="ttdoc">Enter critical section.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l00978">port.c:978</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2port_8c_html_a339ccd812b80e13fc76924193989557a"><div class="ttname"><a href="ARMv8M_2non__secure_2port_8c.html#a339ccd812b80e13fc76924193989557a">pxPortInitialiseStack</a></div><div class="ttdeci">StackType_t * pxPortInitialiseStack(StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters)</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l01530">port.c:1530</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2port_8c_html_ade5a8c6666e7413a0355cc252029c5c6"><div class="ttname"><a href="ARMv8M_2non__secure_2port_8c.html#ade5a8c6666e7413a0355cc252029c5c6">xPortStartScheduler</a></div><div class="ttdeci">BaseType_t xPortStartScheduler(void)</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l01613">port.c:1613</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2port_8c_html_aed20ada05b957181a0de042802a82a5b"><div class="ttname"><a href="ARMv8M_2non__secure_2port_8c.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a></div><div class="ttdeci">void vPortExitCritical(void)</div><div class="ttdoc">Exit critical section.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l00990">port.c:990</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2port_8c_html_af76f3c0b44c5b5c06fc046a4ee1a6423"><div class="ttname"><a href="ARMv8M_2non__secure_2port_8c.html#af76f3c0b44c5b5c06fc046a4ee1a6423">vPortEndScheduler</a></div><div class="ttdeci">void vPortEndScheduler(void)</div><div class="ttdoc">End the FreeRTOS scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l01766">port.c:1766</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h_html_a6e3d10ee1a0734a647ca192523c2cfc1"><div class="ttname"><a href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">portDISABLE_INTERRUPTS</a></div><div class="ttdeci">#define portDISABLE_INTERRUPTS()</div><div class="ttdoc">Critical section management.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h_source.html#l00074">portmacro.h:74</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h_html_abc47e85a6befbb47961ad5ee7aa57173"><div class="ttname"><a href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173">portENABLE_INTERRUPTS</a></div><div class="ttdeci">#define portENABLE_INTERRUPTS()</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portmacro_8h_source.html#l00075">portmacro.h:75</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2portmacrocommon_8h_html_a46fb21e00ae0729d7515c0fbf2269796"><div class="ttname"><a href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></div><div class="ttdeci">long BaseType_t</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2portmacrocommon_8h_source.html#l00074">portmacrocommon.h:74</a></div></div>
<div class="ttc" id="aARMv8M_2non__secure_2portmacrocommon_8h_html_a84e9a8ba132feed0b2401c1f4e2ac63c"><div class="ttname"><a href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></div><div class="ttdeci">portSTACK_TYPE StackType_t</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2portmacrocommon_8h_source.html#l00073">portmacrocommon.h:73</a></div></div>
<div class="ttc" id="aCCS_2ARM__CM3_2port_8c_html_a5cfc38319f17c8e804020ec247b6325d"><div class="ttname"><a href="CCS_2ARM__CM3_2port_8c.html#a5cfc38319f17c8e804020ec247b6325d">vPortStartFirstTask</a></div><div class="ttdeci">void vPortStartFirstTask(void)</div><div class="ttdef"><b>Definition:</b> <a href="ThirdParty_2GCC_2Posix_2port_8c_source.html#l00213">port.c:213</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a153b1b0b2476d5fea865a32e6d27027d"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a153b1b0b2476d5fea865a32e6d27027d">portINITIAL_SPSR</a></div><div class="ttdeci">#define portINITIAL_SPSR</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00055">port.c:55</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a156ba74bc35da2293a2482ab4195183b"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a156ba74bc35da2293a2482ab4195183b">portTHUMB_MODE_BIT</a></div><div class="ttdeci">#define portTHUMB_MODE_BIT</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00058">port.c:58</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a1ebaedc5c82c885e866a008360c7e637"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a1ebaedc5c82c885e866a008360c7e637">portRTI_CNT0_UDCP0_REG</a></div><div class="ttdeci">#define portRTI_CNT0_UDCP0_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00048">port.c:48</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a4a09bb6297fbc0a50ed78a132ff9f0fe"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a4a09bb6297fbc0a50ed78a132ff9f0fe">portINSTRUCTION_SIZE</a></div><div class="ttdeci">#define portINSTRUCTION_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00057">port.c:57</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a4f9bc95664ed4983bb94af37e153c5f2"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a4f9bc95664ed4983bb94af37e153c5f2">portRTI_TBCTRL_REG</a></div><div class="ttdeci">#define portRTI_TBCTRL_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00042">port.c:42</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a557a48537ec211483665269e918dc94d"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a557a48537ec211483665269e918dc94d">portRTI_CNT0_FRC0_REG</a></div><div class="ttdeci">#define portRTI_CNT0_FRC0_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00044">port.c:44</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a7d7712951ba0e2fa947b5fa4aa8bc1b4"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a7d7712951ba0e2fa947b5fa4aa8bc1b4">portRTI_CLEARINTENA_REG</a></div><div class="ttdeci">#define portRTI_CLEARINTENA_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00050">port.c:50</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a82bc8ad423f54018e6c6395a464a5676"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a82bc8ad423f54018e6c6395a464a5676">portRTI_SETINTENA_REG</a></div><div class="ttdeci">#define portRTI_SETINTENA_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00049">port.c:49</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_a849f31cea7f826d98176a4e075ddd3cc"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#a849f31cea7f826d98176a4e075ddd3cc">portRTI_INTFLAG_REG</a></div><div class="ttdeci">#define portRTI_INTFLAG_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00051">port.c:51</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_aa3d36248da898dd1d2ae1784c76bdb9c"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#aa3d36248da898dd1d2ae1784c76bdb9c">vPortNonPreemptiveTick</a></div><div class="ttdeci">__interrupt void vPortNonPreemptiveTick(void)</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00234">port.c:234</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_aa479a6d0eb4c00f8b920df6f5eaee215"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#aa479a6d0eb4c00f8b920df6f5eaee215">portRTI_CNT0_CPUC0_REG</a></div><div class="ttdeci">#define portRTI_CNT0_CPUC0_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00046">port.c:46</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_ab0142058832463ac15ae49adf0fafecd"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#ab0142058832463ac15ae49adf0fafecd">portRTI_COMPCTRL_REG</a></div><div class="ttdeci">#define portRTI_COMPCTRL_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00043">port.c:43</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_abd5c4f2fdb773b389a89cf1bb14f22c8"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#abd5c4f2fdb773b389a89cf1bb14f22c8">ulCriticalNesting</a></div><div class="ttdeci">uint32_t ulCriticalNesting</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00036">port.c:36</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_ad0e07d8351bedea2f80c1c8d70881053"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#ad0e07d8351bedea2f80c1c8d70881053">portRTI_CNT0_UC0_REG</a></div><div class="ttdeci">#define portRTI_CNT0_UC0_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00045">port.c:45</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_ad668c6ef52816676d05bb8f41266b8a7"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#ad668c6ef52816676d05bb8f41266b8a7">portSPACE_BETWEEN_TOS_AND_PARAMETERS</a></div><div class="ttdeci">#define portSPACE_BETWEEN_TOS_AND_PARAMETERS</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00062">port.c:62</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_adb618e609f6505a99aa1d2bf85f70e51"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#adb618e609f6505a99aa1d2bf85f70e51">ulTaskHasFPUContext</a></div><div class="ttdeci">uint32_t ulTaskHasFPUContext</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00073">port.c:73</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_af90f6e7888f2ce9acf89e265ab89a50e"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#af90f6e7888f2ce9acf89e265ab89a50e">portRTI_CNT0_COMP0_REG</a></div><div class="ttdeci">#define portRTI_CNT0_COMP0_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00047">port.c:47</a></div></div>
<div class="ttc" id="aCCS_2ARM__Cortex-R4_2port_8c_html_aff46363042cc866d0ba6df9110568cf4"><div class="ttname"><a href="CCS_2ARM__Cortex-R4_2port_8c.html#aff46363042cc866d0ba6df9110568cf4">portRTI_GCTRL_REG</a></div><div class="ttdeci">#define portRTI_GCTRL_REG</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__Cortex-R4_2port_8c_source.html#l00041">port.c:41</a></div></div>
<div class="ttc" id="aExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h_html_a2f0258dd1e3b877e5bc013be54c2db6a"><div class="ttname"><a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a></div><div class="ttdeci">#define configTICK_RATE_HZ</div><div class="ttdef"><b>Definition:</b> <a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h_source.html#l00042">FreeRTOSConfig.h:42</a></div></div>
<div class="ttc" id="aExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h_html_aa68082df879e6fc96bcb9b26513639e7"><div class="ttname"><a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h.html#aa68082df879e6fc96bcb9b26513639e7">configCPU_CLOCK_HZ</a></div><div class="ttdeci">#define configCPU_CLOCK_HZ</div><div class="ttdef"><b>Definition:</b> <a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2coverity_2FreeRTOSConfig_8h_source.html#l00036">FreeRTOSConfig.h:36</a></div></div>
<div class="ttc" id="aExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h_html_a228c70cd48927d6ab730ed1a6dfbe35f"><div class="ttname"><a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a></div><div class="ttdeci">#define configASSERT(x)</div><div class="ttdef"><b>Definition:</b> <a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h_source.html#l00387">FreeRTOSConfig.h:387</a></div></div>
<div class="ttc" id="aFreeRTOS_8h_html"><div class="ttname"><a href="FreeRTOS_8h.html">FreeRTOS.h</a></div></div>
<div class="ttc" id="aGCC_2ARM__AARCH64_2port_8c_html_a4c83c3bee8f08f0a7247571845b56d65"><div class="ttname"><a href="GCC_2ARM__AARCH64_2port_8c.html#a4c83c3bee8f08f0a7247571845b56d65">vPortTaskUsesFPU</a></div><div class="ttdeci">void vPortTaskUsesFPU(void)</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__AARCH64_2port_8c_source.html#l00443">port.c:443</a></div></div>
<div class="ttc" id="aIAR_2STR71x_2port_8c_html_afa0af0d6450abd50943523742eb8090b"><div class="ttname"><a href="IAR_2STR71x_2port_8c.html#afa0af0d6450abd50943523742eb8090b">vPortPreemptiveTick</a></div><div class="ttdeci">void vPortPreemptiveTick(void)</div><div class="ttdef"><b>Definition:</b> <a href="IAR_2STR71x_2port_8c_source.html#l00194">port.c:194</a></div></div>
<div class="ttc" id="aRowley_2MSP430F449_2port_8c_html_a397ed34de04a678dc71217c713763423"><div class="ttname"><a href="Rowley_2MSP430F449_2port_8c.html#a397ed34de04a678dc71217c713763423">prvSetupTimerInterrupt</a></div><div class="ttdeci">void prvSetupTimerInterrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="Rowley_2MSP430F449_2port_8c_source.html#l00147">port.c:147</a></div></div>
<div class="ttc" id="aprojdefs_8h_html_a0ab243e55144f5278d263729530dac14"><div class="ttname"><a href="projdefs_8h.html#a0ab243e55144f5278d263729530dac14">TaskFunction_t</a></div><div class="ttdeci">void(* TaskFunction_t)(void *arg)</div><div class="ttdef"><b>Definition:</b> <a href="projdefs_8h_source.html#l00036">projdefs.h:36</a></div></div>
<div class="ttc" id="aprojdefs_8h_html_a99e2866c8cf4fe86db87dab62e7d6aa6"><div class="ttname"><a href="projdefs_8h.html#a99e2866c8cf4fe86db87dab62e7d6aa6">pdFAIL</a></div><div class="ttdeci">#define pdFAIL</div><div class="ttdef"><b>Definition:</b> <a href="projdefs_8h_source.html#l00060">projdefs.h:60</a></div></div>
<div class="ttc" id="aprojdefs_8h_html_aa56260e937e7e203026707e5ba944273"><div class="ttname"><a href="projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a></div><div class="ttdeci">#define pdFALSE</div><div class="ttdef"><b>Definition:</b> <a href="projdefs_8h_source.html#l00052">projdefs.h:52</a></div></div>
<div class="ttc" id="aprojdefs_8h_html_af268cf937960eb029256bd9c4d949fbe"><div class="ttname"><a href="projdefs_8h.html#af268cf937960eb029256bd9c4d949fbe">pdTRUE</a></div><div class="ttdeci">#define pdTRUE</div><div class="ttdef"><b>Definition:</b> <a href="projdefs_8h_source.html#l00053">projdefs.h:53</a></div></div>
<div class="ttc" id="atask_8h_html"><div class="ttname"><a href="task_8h.html">task.h</a></div></div>
<div class="ttc" id="atask_8h_html_a978e25460ac35706f9ad30b46d9403d8"><div class="ttname"><a href="task_8h.html#a978e25460ac35706f9ad30b46d9403d8">xTaskIncrementTick</a></div><div class="ttdeci">BaseType_t xTaskIncrementTick(void) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="tasks_8c_source.html#l04659">tasks.c:4659</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_62de1d95c13882ec1f5cd196758a7a2e.html">Gbox420_PicoW</a></li><li class="navelem"><a class="el" href="dir_30d0ac52d9488d0d5f1f668118086567.html">ExternalLibraries</a></li><li class="navelem"><a class="el" href="dir_4ae535d9bd242e490b90e3e0b0655edd.html">FreeRTOS-Kernel-main</a></li><li class="navelem"><a class="el" href="dir_373b3c5b8411067b1cc6a63a0a540976.html">portable</a></li><li class="navelem"><a class="el" href="dir_2af7949fa5c33fe01488aa01935d947b.html">CCS</a></li><li class="navelem"><a class="el" href="dir_665c170d85b607a9d68f2b8965cf42a8.html">ARM_Cortex-R4</a></li><li class="navelem"><a class="el" href="CCS_2ARM__Cortex-R4_2port_8c.html">port.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
