###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 21:47:29 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[21] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.803
- Setup                         6.306
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.053
- Arrival Time                  3.809
= Slack Time                   -6.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -6.147 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -6.071 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -6.016 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.949 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.916 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.647 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.546 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.524 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.417 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -5.122 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.846 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.560 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -4.314 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.838 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -3.351 | 
     | crcpkt2/U5047             | C ^ -> Y v        | AOI22X1  | 0.280 | 0.199 |   3.710 |   -3.152 | 
     | crcpkt2/U5048             | A v -> Y ^        | INVX1    | 0.034 | 0.099 |   3.809 |   -3.053 | 
     | crcpkt2/\crcin8_d_reg[21] | D ^               | DFFPOSX1 | 0.034 | 0.000 |   3.809 |   -3.053 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.862 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.920 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    7.169 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    7.324 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    7.642 | 
     | crcpkt2/\crcin8_d_reg[21] | CLK ^        | DFFPOSX1 | 0.366 | 0.023 |   0.803 |    7.665 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[25] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.792
- Setup                         6.180
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.938
- Arrival Time                  3.776
= Slack Time                   -6.714
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.999 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.924 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.869 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.801 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.769 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.499 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.398 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.377 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.269 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.975 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.699 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.412 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -4.166 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.690 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -3.203 | 
     | crcpkt2/U5055             | C ^ -> Y v        | AOI22X1  | 0.271 | 0.163 |   3.674 |   -3.040 | 
     | crcpkt2/U5056             | A v -> Y ^        | INVX1    | 0.039 | 0.102 |   3.776 |   -2.938 | 
     | crcpkt2/\crcin8_d_reg[25] | D ^               | DFFPOSX1 | 0.039 | 0.000 |   3.776 |   -2.938 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.714 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.773 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    7.022 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    7.176 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    7.494 | 
     | crcpkt2/\crcin8_d_reg[25] | CLK ^        | DFFPOSX1 | 0.363 | 0.012 |   0.792 |    7.506 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[20] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.799
- Setup                         6.157
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.908
- Arrival Time                  3.776
= Slack Time                   -6.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.970 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.894 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.839 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.772 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.739 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.469 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.368 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.347 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.240 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.945 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.669 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.383 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -4.136 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.661 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -3.173 | 
     | crcpkt2/U5045             | C ^ -> Y v        | AOI22X1  | 0.272 | 0.164 |   3.676 |   -3.009 | 
     | crcpkt2/U5046             | A v -> Y ^        | INVX1    | 0.037 | 0.101 |   3.776 |   -2.908 | 
     | crcpkt2/\crcin8_d_reg[20] | D ^               | DFFPOSX1 | 0.037 | 0.000 |   3.776 |   -2.908 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.685 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.743 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.992 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    7.147 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    7.464 | 
     | crcpkt2/\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.369 | 0.019 |   0.799 |    7.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[2] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.805
- Setup                         6.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.867
- Arrival Time                  3.778
= Slack Time                   -6.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.929 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.854 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.799 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.731 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.699 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.429 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.328 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.307 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.200 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.905 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.629 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.342 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -4.096 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.621 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -3.133 | 
     | crcpkt2/U5009            | C ^ -> Y v        | AOI22X1  | 0.274 | 0.166 |   3.678 |   -2.967 | 
     | crcpkt2/U5010            | A v -> Y ^        | INVX1    | 0.036 | 0.100 |   3.778 |   -2.867 | 
     | crcpkt2/\crcin8_d_reg[2] | D ^               | DFFPOSX1 | 0.036 | 0.000 |   3.778 |   -2.867 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.645 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.703 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.952 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    7.107 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    7.424 | 
     | crcpkt2/\crcin8_d_reg[2] | CLK ^        | DFFPOSX1 | 0.374 | 0.025 |   0.805 |    7.449 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[28] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         6.068
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.821
- Arrival Time                  3.797
= Slack Time                   -6.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.904 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.828 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.773 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.706 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.673 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.403 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.302 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.281 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.174 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.879 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.603 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.317 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -4.070 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.595 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -3.108 | 
     | crcpkt2/U5061             | C ^ -> Y v        | AOI22X1  | 0.282 | 0.190 |   3.701 |   -2.918 | 
     | crcpkt2/U5062             | A v -> Y ^        | INVX1    | 0.029 | 0.096 |   3.797 |   -2.821 | 
     | crcpkt2/\crcin8_d_reg[28] | D ^               | DFFPOSX1 | 0.029 | 0.000 |   3.797 |   -2.821 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.619 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.677 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.926 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    7.081 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.391 | 0.320 |   0.782 |    7.401 | 
     | crcpkt2/\crcin8_d_reg[28] | CLK ^        | DFFPOSX1 | 0.396 | 0.015 |   0.797 |    7.416 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[7] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.788
- Setup                         5.960
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.722
- Arrival Time                  3.798
= Slack Time                   -6.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.804 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.729 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.674 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.606 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.573 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.304 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.203 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.182 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.074 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.779 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.503 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.217 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.971 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.495 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -3.008 | 
     | crcpkt2/U5019            | C ^ -> Y v        | AOI22X1  | 0.333 | 0.176 |   3.687 |   -2.832 | 
     | crcpkt2/U5020            | A v -> Y ^        | INVX1    | 0.046 | 0.110 |   3.797 |   -2.722 | 
     | crcpkt2/\crcin8_d_reg[7] | D ^               | DFFPOSX1 | 0.046 | 0.000 |   3.798 |   -2.722 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.519 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.577 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.826 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.981 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    7.299 | 
     | crcpkt2/\crcin8_d_reg[7] | CLK ^        | DFFPOSX1 | 0.363 | 0.009 |   0.788 |    7.308 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[22] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.788
- Setup                         5.962
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.723
- Arrival Time                  3.791
= Slack Time                   -6.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.800 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.724 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.669 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.602 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.569 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.300 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.199 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.177 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.070 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.775 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.499 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.213 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.967 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.491 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -3.004 | 
     | crcpkt2/U5049             | C ^ -> Y v        | AOI22X1  | 0.329 | 0.170 |   3.681 |   -2.834 | 
     | crcpkt2/U5050             | A v -> Y ^        | INVX1    | 0.046 | 0.110 |   3.791 |   -2.723 | 
     | crcpkt2/\crcin8_d_reg[22] | D ^               | DFFPOSX1 | 0.046 | 0.000 |   3.791 |   -2.723 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.515 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.573 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.822 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.977 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    7.294 | 
     | crcpkt2/\crcin8_d_reg[22] | CLK ^        | DFFPOSX1 | 0.362 | 0.009 |   0.788 |    7.303 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[29] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[29] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.810
- Setup                         5.954
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.694
- Arrival Time                  3.788
= Slack Time                   -6.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.767 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.691 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.636 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.569 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.536 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.267 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.166 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -5.144 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -5.037 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.742 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.466 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.180 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.934 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.458 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.971 | 
     | crcpkt2/U5063             | C ^ -> Y v        | AOI22X1  | 0.274 | 0.183 |   3.694 |   -2.788 | 
     | crcpkt2/U5064             | A v -> Y ^        | INVX1    | 0.027 | 0.094 |   3.788 |   -2.694 | 
     | crcpkt2/\crcin8_d_reg[29] | D ^               | DFFPOSX1 | 0.027 | 0.000 |   3.788 |   -2.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.482 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.540 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.789 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.944 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.391 | 0.320 |   0.782 |    7.264 | 
     | crcpkt2/\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.409 | 0.028 |   0.810 |    7.292 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[27] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.790
- Setup                         5.758
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.518
- Arrival Time                  3.799
= Slack Time                   -6.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.602 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.527 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.472 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.404 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.372 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.102 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -5.001 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.980 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.872 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.577 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.302 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -4.015 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.769 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.293 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.806 | 
     | crcpkt2/U5059             | C ^ -> Y v        | AOI22X1  | 0.317 | 0.181 |   3.692 |   -2.625 | 
     | crcpkt2/U5060             | A v -> Y ^        | INVX1    | 0.042 | 0.107 |   3.799 |   -2.518 | 
     | crcpkt2/\crcin8_d_reg[27] | D ^               | DFFPOSX1 | 0.042 | 0.000 |   3.799 |   -2.518 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.317 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.376 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.624 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.779 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.391 | 0.320 |   0.782 |    7.099 | 
     | crcpkt2/\crcin8_d_reg[27] | CLK ^        | DFFPOSX1 | 0.391 | 0.008 |   0.790 |    7.107 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[19] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.792
- Setup                         5.751
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.509
- Arrival Time                  3.790
= Slack Time                   -6.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.584 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.508 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.454 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.386 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.353 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.084 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.983 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.961 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.854 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.559 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.283 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.997 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.751 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.275 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.788 | 
     | crcpkt2/U5043             | C ^ -> Y v        | AOI22X1  | 0.327 | 0.164 |   3.675 |   -2.624 | 
     | crcpkt2/U5044             | A v -> Y ^        | INVX1    | 0.053 | 0.115 |   3.790 |   -2.509 | 
     | crcpkt2/\crcin8_d_reg[19] | D ^               | DFFPOSX1 | 0.053 | 0.000 |   3.790 |   -2.509 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.299 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.357 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.606 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.761 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    7.079 | 
     | crcpkt2/\crcin8_d_reg[19] | CLK ^        | DFFPOSX1 | 0.362 | 0.012 |   0.792 |    7.091 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[15] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Setup                         6.111
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.804
- Arrival Time                  3.492
= Slack Time                   -6.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.638 | 
     | crcpkt1/U2172             | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -5.226 | 
     | crcpkt1/U91               | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -5.066 | 
     | crcpkt1/U56               | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.965 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.904 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.495 |   -4.801 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.644 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.435 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -4.044 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.673 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -3.322 | 
     | crcpkt1/U5039             | B ^ -> Y v        | AOI22X1  | 0.323 | 0.411 |   3.384 |   -2.912 | 
     | crcpkt1/U5040             | A v -> Y ^        | INVX1    | 0.043 | 0.108 |   3.492 |   -2.804 | 
     | crcpkt1/\crcin8_d_reg[15] | D ^               | DFFPOSX1 | 0.043 | 0.000 |   3.492 |   -2.804 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.295 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.354 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.643 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.783 | 
     | FECTS_clks_clk___L4_I15   | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    7.142 | 
     | crcpkt1/\crcin8_d_reg[15] | CLK ^        | DFFPOSX1 | 0.357 | 0.011 |   0.858 |    7.153 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[8] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.790
- Setup                         5.717
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.477
- Arrival Time                  3.799
= Slack Time                   -6.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.561 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.485 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.430 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.363 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -5.330 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -5.061 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.960 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.938 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.831 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.536 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -4.260 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.974 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.728 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -3.252 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.765 | 
     | crcpkt2/U5021            | C ^ -> Y v        | AOI22X1  | 0.275 | 0.182 |   3.694 |   -2.582 | 
     | crcpkt2/U5022            | A v -> Y ^        | INVX1    | 0.044 | 0.105 |   3.799 |   -2.477 | 
     | crcpkt2/\crcin8_d_reg[8] | D ^               | DFFPOSX1 | 0.044 | 0.000 |   3.799 |   -2.477 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.276 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.334 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.583 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.738 | 
     | FECTS_clks_clk___L4_I8   | A v -> Y ^   | INVX8    | 0.391 | 0.320 |   0.782 |    7.058 | 
     | crcpkt2/\crcin8_d_reg[8] | CLK ^        | DFFPOSX1 | 0.391 | 0.008 |   0.790 |    7.066 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[1] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
- Setup                         6.087
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.784
- Arrival Time                  3.482
= Slack Time                   -6.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.608 | 
     | crcpkt1/U2172            | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -5.196 | 
     | crcpkt1/U91              | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -5.037 | 
     | crcpkt1/U56              | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.936 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.875 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.772 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.614 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.406 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -4.014 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.644 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -3.293 | 
     | crcpkt1/U5011            | B ^ -> Y v        | AOI22X1  | 0.317 | 0.401 |   3.374 |   -2.892 | 
     | crcpkt1/U5012            | A v -> Y ^        | INVX1    | 0.044 | 0.108 |   3.482 |   -2.784 | 
     | crcpkt1/\crcin8_d_reg[1] | D ^               | DFFPOSX1 | 0.044 | 0.000 |   3.482 |   -2.784 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.266 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.324 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.614 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.753 | 
     | FECTS_clks_clk___L4_I15  | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    7.113 | 
     | crcpkt1/\crcin8_d_reg[1] | CLK ^        | DFFPOSX1 | 0.357 | 0.007 |   0.853 |    7.120 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[0] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         6.130
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.799
- Arrival Time                  3.458
= Slack Time                   -6.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.599 | 
     | crcpkt1/U2172            | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -5.187 | 
     | crcpkt1/U91              | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -5.027 | 
     | crcpkt1/U56              | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.927 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.865 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.762 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.605 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.397 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -4.005 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.634 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -3.284 | 
     | crcpkt1/U5009            | B ^ -> Y v        | AOI22X1  | 0.317 | 0.377 |   3.350 |   -2.906 | 
     | crcpkt1/U5010            | A v -> Y ^        | INVX1    | 0.043 | 0.107 |   3.457 |   -2.799 | 
     | crcpkt1/\crcin8_d_reg[0] | D ^               | DFFPOSX1 | 0.043 | 0.000 |   3.458 |   -2.799 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.257 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.315 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.605 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.744 | 
     | FECTS_clks_clk___L4_I15  | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    7.104 | 
     | crcpkt1/\crcin8_d_reg[0] | CLK ^        | DFFPOSX1 | 0.357 | 0.034 |   0.880 |    7.137 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[20] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.857
- Setup                         5.897
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.589
- Arrival Time                  3.489
= Slack Time                   -6.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.420 | 
     | crcpkt1/U2172             | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -5.008 | 
     | crcpkt1/U91               | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.848 | 
     | crcpkt1/U56               | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.747 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.686 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.583 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.426 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.217 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.826 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.455 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -3.105 | 
     | crcpkt1/U5049             | B ^ -> Y v        | AOI22X1  | 0.317 | 0.403 |   3.376 |   -2.701 | 
     | crcpkt1/U5050             | A v -> Y ^        | INVX1    | 0.050 | 0.112 |   3.488 |   -2.589 | 
     | crcpkt1/\crcin8_d_reg[20] | D ^               | DFFPOSX1 | 0.050 | 0.000 |   3.489 |   -2.589 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.078 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.136 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.425 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.565 | 
     | FECTS_clks_clk___L4_I15   | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.924 | 
     | crcpkt1/\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.357 | 0.011 |   0.858 |    6.935 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[2] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
- Setup                         5.842
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.531
- Arrival Time                  3.484
= Slack Time                   -6.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.357 | 
     | crcpkt1/U2172            | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -4.946 | 
     | crcpkt1/U91              | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.786 | 
     | crcpkt1/U56              | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.685 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.624 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.521 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.364 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.155 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.763 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.393 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -3.042 | 
     | crcpkt1/U5013            | B ^ -> Y v        | AOI22X1  | 0.326 | 0.397 |   3.370 |   -2.645 | 
     | crcpkt1/U5014            | A v -> Y ^        | INVX1    | 0.052 | 0.114 |   3.484 |   -2.531 | 
     | crcpkt1/\crcin8_d_reg[2] | D ^               | DFFPOSX1 | 0.052 | 0.000 |   3.484 |   -2.531 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    6.015 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.074 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.363 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.503 | 
     | FECTS_clks_clk___L4_I15  | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.862 | 
     | crcpkt1/\crcin8_d_reg[2] | CLK ^        | DFFPOSX1 | 0.357 | 0.014 |   0.861 |    6.877 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[27] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[7]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.757
- Setup                         6.432
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -3.224
- Arrival Time                  2.775
= Slack Time                   -5.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.734
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[7] ^ |          | 0.189 |       |   0.734 |   -5.266 | 
     | crcpkt0/U8                | B ^ -> Y ^        | OR2X1    | 0.082 | 0.103 |   0.837 |   -5.163 | 
     | crcpkt0/U7                | B ^ -> Y ^        | OR2X1    | 0.075 | 0.090 |   0.927 |   -5.072 | 
     | crcpkt0/U2124             | C ^ -> Y v        | NOR3X1   | 0.133 | 0.110 |   1.037 |   -4.963 | 
     | crcpkt0/U53               | B v -> Y v        | AND2X2   | 0.036 | 0.077 |   1.113 |   -4.886 | 
     | crcpkt0/U54               | A v -> Y ^        | INVX1    | 0.478 | 0.019 |   1.132 |   -4.867 | 
     | crcpkt0/U32               | A ^ -> Y ^        | OR2X1    | 0.034 | 0.068 |   1.201 |   -4.799 | 
     | crcpkt0/U55               | A ^ -> Y v        | INVX1    | 0.026 | 0.033 |   1.234 |   -4.766 | 
     | crcpkt0/U3                | B v -> Y v        | AND2X1   | 0.108 | 0.112 |   1.346 |   -4.653 | 
     | crcpkt0/U40               | A v -> Y ^        | INVX1    | 0.222 | 0.187 |   1.533 |   -4.466 | 
     | crcpkt0/U1648             | A ^ -> Y ^        | OR2X2    | 0.871 | 0.377 |   1.910 |   -4.089 | 
     | crcpkt0/U4962             | A ^ -> Y ^        | OR2X2    | 0.417 | 0.406 |   2.316 |   -3.683 | 
     | crcpkt0/FE_OFC71_n4868    | A ^ -> Y ^        | BUFX4    | 0.460 | 0.163 |   2.479 |   -3.520 | 
     | crcpkt0/U5017             | B ^ -> Y v        | AOI22X1  | 0.260 | 0.199 |   2.678 |   -3.321 | 
     | crcpkt0/U5018             | A v -> Y ^        | INVX1    | 0.032 | 0.096 |   2.775 |   -3.224 | 
     | crcpkt0/\crcin8_d_reg[27] | D ^               | DFFPOSX1 | 0.032 | 0.000 |   2.775 |   -3.224 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.999 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.057 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.350 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    6.484 | 
     | FECTS_clks_clk___L4_I29   | A v -> Y ^   | INVX8    | 0.356 | 0.268 |   0.753 |    6.753 | 
     | crcpkt0/\crcin8_d_reg[27] | CLK ^        | DFFPOSX1 | 0.360 | 0.004 |   0.757 |    6.757 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[24] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Setup                         5.800
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.492
- Arrival Time                  3.499
= Slack Time                   -5.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.333 | 
     | crcpkt1/U2172             | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -4.921 | 
     | crcpkt1/U91               | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.761 | 
     | crcpkt1/U56               | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.660 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.599 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.496 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.339 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.130 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.739 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.368 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -3.018 | 
     | crcpkt1/U5057             | B ^ -> Y v        | AOI22X1  | 0.323 | 0.411 |   3.384 |   -2.607 | 
     | crcpkt1/U5058             | A v -> Y ^        | INVX1    | 0.054 | 0.115 |   3.499 |   -2.492 | 
     | crcpkt1/\crcin8_d_reg[24] | D ^               | DFFPOSX1 | 0.054 | 0.000 |   3.499 |   -2.492 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.991 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.049 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.338 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.478 | 
     | FECTS_clks_clk___L4_I15   | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.837 | 
     | crcpkt1/\crcin8_d_reg[24] | CLK ^        | DFFPOSX1 | 0.357 | 0.011 |   0.858 |    6.849 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[16] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.854
- Setup                         6.211
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.908
- Arrival Time                  3.071
= Slack Time                   -5.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.111
     = Beginpoint Arrival Time            0.711
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.154 |       |   0.711 |   -5.267 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.007 | 0.062 |   0.773 |   -5.206 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.013 | 0.043 |   0.816 |   -5.163 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.054 | 0.079 |   0.894 |   -5.084 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.049 | 0.037 |   0.931 |   -5.047 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.195 | 0.147 |   1.078 |   -4.900 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.033 | 0.058 |   1.136 |   -4.842 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.030 | 0.036 |   1.172 |   -4.806 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.045 | 0.069 |   1.241 |   -4.737 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.043 | 0.053 |   1.295 |   -4.684 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.157 | 0.122 |   1.416 |   -4.562 | 
     | crcpkt1/U61               | A ^ -> Y v        | INVX1    | 0.111 | 0.139 |   1.555 |   -4.423 | 
     | crcpkt1/U1696             | A v -> Y v        | OR2X2    | 0.183 | 0.158 |   1.713 |   -4.266 | 
     | crcpkt1/FE_OFC890_n4920   | A v -> Y v        | BUFX2    | 0.614 | 0.281 |   1.994 |   -3.984 | 
     | crcpkt1/U1693             | A v -> Y v        | OR2X2    | 0.347 | 0.375 |   2.369 |   -3.609 | 
     | crcpkt1/U1694             | A v -> Y ^        | INVX4    | 0.695 | 0.429 |   2.799 |   -3.180 | 
     | crcpkt1/U5041             | C ^ -> Y v        | AOI22X1  | 0.286 | 0.169 |   2.967 |   -3.011 | 
     | crcpkt1/U5042             | A v -> Y ^        | INVX1    | 0.040 | 0.103 |   3.071 |   -2.908 | 
     | crcpkt1/\crcin8_d_reg[16] | D ^               | DFFPOSX1 | 0.040 | 0.000 |   3.071 |   -2.908 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.978 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.037 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.326 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.466 | 
     | FECTS_clks_clk___L4_I15   | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.825 | 
     | crcpkt1/\crcin8_d_reg[16] | CLK ^        | DFFPOSX1 | 0.358 | 0.007 |   0.854 |    6.832 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[10] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         5.818
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.489
- Arrival Time                  3.471
= Slack Time                   -5.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.303 | 
     | crcpkt1/U2172             | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -4.891 | 
     | crcpkt1/U91               | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.731 | 
     | crcpkt1/U56               | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.630 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.569 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.466 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.309 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.100 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.709 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.338 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -2.988 | 
     | crcpkt1/U5029             | B ^ -> Y v        | AOI22X1  | 0.359 | 0.382 |   3.355 |   -2.606 | 
     | crcpkt1/U5030             | A v -> Y ^        | INVX1    | 0.053 | 0.117 |   3.471 |   -2.489 | 
     | crcpkt1/\crcin8_d_reg[10] | D ^               | DFFPOSX1 | 0.053 | 0.000 |   3.471 |   -2.489 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.961 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.019 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.308 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.448 | 
     | FECTS_clks_clk___L4_I15   | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.807 | 
     | crcpkt1/\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.357 | 0.032 |   0.879 |    6.839 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[8] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Setup                         5.760
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.452
- Arrival Time                  3.497
= Slack Time                   -5.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.291 | 
     | crcpkt1/U2172            | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -4.880 | 
     | crcpkt1/U91              | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.720 | 
     | crcpkt1/U56              | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.619 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.558 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.495 |   -4.455 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.298 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.089 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.697 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.327 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -2.976 | 
     | crcpkt1/U5025            | B ^ -> Y v        | AOI22X1  | 0.320 | 0.408 |   3.381 |   -2.568 | 
     | crcpkt1/U5026            | A v -> Y ^        | INVX1    | 0.055 | 0.115 |   3.497 |   -2.453 | 
     | crcpkt1/\crcin8_d_reg[8] | D ^               | DFFPOSX1 | 0.055 | 0.000 |   3.497 |   -2.452 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.949 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    6.008 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.297 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.437 | 
     | FECTS_clks_clk___L4_I15  | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.796 | 
     | crcpkt1/\crcin8_d_reg[8] | CLK ^        | DFFPOSX1 | 0.357 | 0.011 |   0.858 |    6.807 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[4] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.865
- Setup                         6.267
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.952
- Arrival Time                  2.984
= Slack Time                   -5.936
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^ |          | 0.120 |       |   0.000 |   -5.936 | 
     | FE_OFC24_clks_rst         | A ^ -> Y v   | INVX8    | 0.202 | 0.059 |   0.059 |   -5.877 | 
     | crcpkt0/FE_OFC36_clks_rst | A v -> Y ^   | INVX8    | 0.943 | 1.021 |   1.080 |   -4.856 | 
     | crcpkt0/U4961             | A ^ -> Y v   | INVX1    | 0.810 | 0.876 |   1.956 |   -3.980 | 
     | crcpkt0/U1644             | B v -> Y v   | OR2X1    | 0.105 | 0.117 |   2.073 |   -3.864 | 
     | crcpkt0/U1645             | A v -> Y ^   | INVX4    | 0.799 | 0.173 |   2.245 |   -3.691 | 
     | crcpkt0/U4971             | C ^ -> Y v   | AOI22X1  | 0.272 | 0.644 |   2.889 |   -3.047 | 
     | crcpkt0/U4972             | A v -> Y ^   | INVX1    | 0.028 | 0.094 |   2.984 |   -2.953 | 
     | crcpkt0/\crcin8_d_reg[4]  | D ^          | DFFPOSX1 | 0.028 | 0.000 |   2.984 |   -2.952 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.936 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.995 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.287 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.262 | 0.121 |   0.472 |    6.408 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.374 | 0.368 |   0.840 |    6.776 | 
     | crcpkt0/\crcin8_d_reg[4] | CLK ^        | DFFPOSX1 | 0.382 | 0.025 |   0.865 |    6.801 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[31] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.786
- Setup                         5.356
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.121
- Arrival Time                  3.807
= Slack Time                   -5.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.213 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.137 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.082 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.015 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.982 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.713 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.612 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.590 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.483 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.188 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.912 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.626 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.380 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.904 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.417 | 
     | crcpkt2/U5067             | C ^ -> Y v        | AOI22X1  | 0.353 | 0.171 |   3.682 |   -2.246 | 
     | crcpkt2/U5068             | A v -> Y ^        | INVX1    | 0.067 | 0.125 |   3.807 |   -2.121 | 
     | crcpkt2/\crcin8_d_reg[31] | D ^               | DFFPOSX1 | 0.067 | 0.000 |   3.807 |   -2.121 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.928 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.986 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.235 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.390 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    6.708 | 
     | crcpkt2/\crcin8_d_reg[31] | CLK ^        | DFFPOSX1 | 0.362 | 0.006 |   0.786 |    6.714 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[0] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.818
- Setup                         5.363
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.095
- Arrival Time                  3.827
= Slack Time                   -5.922
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.207 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.131 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.076 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -5.009 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.976 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.706 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.605 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.584 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.477 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.182 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.906 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.620 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.374 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.898 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.411 | 
     | crcpkt2/U5005            | C ^ -> Y v        | AOI22X1  | 0.292 | 0.215 |   3.727 |   -2.195 | 
     | crcpkt2/U5006            | A v -> Y ^        | INVX1    | 0.034 | 0.100 |   3.827 |   -2.095 | 
     | crcpkt2/\crcin8_d_reg[0] | D ^               | DFFPOSX1 | 0.034 | 0.000 |   3.827 |   -2.095 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.922 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.980 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.229 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.436 | 
     | FECTS_clks_clk___L4_I0   | A v -> Y ^   | INVX8    | 0.420 | 0.268 |   0.782 |    6.704 | 
     | crcpkt2/\crcin8_d_reg[0] | CLK ^        | DFFPOSX1 | 0.442 | 0.036 |   0.818 |    6.740 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[14] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
- Setup                         6.242
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.930
- Arrival Time                  2.989
= Slack Time                   -5.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^ |          | 0.120 |       |   0.000 |   -5.919 | 
     | FE_OFC24_clks_rst         | A ^ -> Y v   | INVX8    | 0.202 | 0.059 |   0.059 |   -5.860 | 
     | crcpkt0/FE_OFC36_clks_rst | A v -> Y ^   | INVX8    | 0.943 | 1.021 |   1.080 |   -4.839 | 
     | crcpkt0/U4961             | A ^ -> Y v   | INVX1    | 0.810 | 0.876 |   1.956 |   -3.963 | 
     | crcpkt0/U1644             | B v -> Y v   | OR2X1    | 0.105 | 0.117 |   2.073 |   -3.846 | 
     | crcpkt0/U1645             | A v -> Y ^   | INVX4    | 0.799 | 0.173 |   2.245 |   -3.674 | 
     | crcpkt0/U4991             | C ^ -> Y v   | AOI22X1  | 0.273 | 0.648 |   2.893 |   -3.026 | 
     | crcpkt0/U4992             | A v -> Y ^   | INVX1    | 0.029 | 0.095 |   2.989 |   -2.930 | 
     | crcpkt0/\crcin8_d_reg[14] | D ^          | DFFPOSX1 | 0.029 | 0.000 |   2.989 |   -2.930 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.919 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.977 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.270 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.262 | 0.121 |   0.472 |    6.391 | 
     | FECTS_clks_clk___L4_I34   | A v -> Y ^   | INVX8    | 0.374 | 0.368 |   0.840 |    6.759 | 
     | crcpkt0/\crcin8_d_reg[14] | CLK ^        | DFFPOSX1 | 0.383 | 0.022 |   0.861 |    6.780 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[22] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.780
- Setup                         6.099
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.869
- Arrival Time                  3.044
= Slack Time                   -5.913
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time            0.714
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[3] ^ |          | 0.158 |       |   0.714 |   -5.199 | 
     | crcpkt0/U2123             | A ^ -> Y v        | INVX1    | 0.036 | 0.082 |   0.796 |   -5.117 | 
     | crcpkt0/U8                | A v -> Y v        | OR2X1    | 0.045 | 0.070 |   0.866 |   -5.047 | 
     | crcpkt0/U7                | B v -> Y v        | OR2X1    | 0.044 | 0.077 |   0.943 |   -4.970 | 
     | crcpkt0/U2124             | C v -> Y ^        | NOR3X1   | 0.214 | 0.149 |   1.092 |   -4.821 | 
     | crcpkt0/U53               | B ^ -> Y ^        | AND2X2   | 0.028 | 0.046 |   1.138 |   -4.775 | 
     | crcpkt0/U54               | A ^ -> Y v        | INVX1    | 0.019 | 0.026 |   1.164 |   -4.749 | 
     | crcpkt0/U32               | A v -> Y v        | OR2X1    | 0.025 | 0.050 |   1.214 |   -4.699 | 
     | crcpkt0/U55               | A v -> Y ^        | INVX1    | 0.005 | 0.023 |   1.237 |   -4.676 | 
     | crcpkt0/U3                | B ^ -> Y ^        | AND2X1   | 0.190 | 0.144 |   1.381 |   -4.532 | 
     | crcpkt0/U3984             | A ^ -> Y v        | NAND3X1  | 0.021 | 0.051 |   1.431 |   -4.481 | 
     | crcpkt0/U462              | A v -> Y v        | BUFX2    | 0.006 | 0.037 |   1.468 |   -4.444 | 
     | crcpkt0/U33               | B v -> Y v        | OR2X1    | 0.025 | 0.056 |   1.525 |   -4.388 | 
     | crcpkt0/U983              | A v -> Y ^        | INVX4    | 0.844 | 0.155 |   1.680 |   -4.233 | 
     | crcpkt0/U12               | B ^ -> Y ^        | AND2X2   | 0.505 | 0.807 |   2.487 |   -3.426 | 
     | crcpkt0/U5443             | A ^ -> Y v        | INVX4    | 0.576 | 0.245 |   2.732 |   -3.180 | 
     | crcpkt0/U5445             | D v -> Y ^        | AOI22X1  | 0.188 | 0.262 |   2.994 |   -2.918 | 
     | crcpkt0/U87               | A ^ -> Y ^        | BUFX2    | 0.037 | 0.049 |   3.044 |   -2.869 | 
     | crcpkt0/\data24_d_reg[22] | D ^               | DFFPOSX1 | 0.037 | 0.000 |   3.044 |   -2.869 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.913 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.971 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.263 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    6.398 | 
     | FECTS_clks_clk___L4_I29   | A v -> Y ^   | INVX8    | 0.356 | 0.268 |   0.753 |    6.666 | 
     | crcpkt0/\data24_d_reg[22] | CLK ^        | DFFPOSX1 | 0.373 | 0.027 |   0.780 |    6.693 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[7] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.856
- Setup                         5.718
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.412
- Arrival Time                  3.492
= Slack Time                   -5.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.246 | 
     | crcpkt1/U2172            | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -4.834 | 
     | crcpkt1/U91              | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.674 | 
     | crcpkt1/U56              | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.574 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.512 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.410 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.252 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -4.044 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.652 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.281 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -2.931 | 
     | crcpkt1/U5023            | B ^ -> Y v        | AOI22X1  | 0.316 | 0.402 |   3.375 |   -2.529 | 
     | crcpkt1/U5024            | A v -> Y ^        | INVX1    | 0.056 | 0.116 |   3.492 |   -2.412 | 
     | crcpkt1/\crcin8_d_reg[7] | D ^               | DFFPOSX1 | 0.056 | 0.000 |   3.492 |   -2.412 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.904 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.962 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.252 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.391 | 
     | FECTS_clks_clk___L4_I15  | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.751 | 
     | crcpkt1/\crcin8_d_reg[7] | CLK ^        | DFFPOSX1 | 0.357 | 0.009 |   0.856 |    6.760 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[17] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.800
- Setup                         5.313
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.063
- Arrival Time                  3.826
= Slack Time                   -5.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.173 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.098 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.043 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.975 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.943 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.673 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.572 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.551 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.444 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.149 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.873 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.587 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.340 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.865 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.377 | 
     | crcpkt2/U5039             | C ^ -> Y v        | AOI22X1  | 0.373 | 0.187 |   3.698 |   -2.190 | 
     | crcpkt2/U5040             | A v -> Y ^        | INVX1    | 0.068 | 0.127 |   3.825 |   -2.063 | 
     | crcpkt2/\crcin8_d_reg[17] | D ^               | DFFPOSX1 | 0.068 | 0.000 |   3.826 |   -2.063 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.889 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.947 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.196 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.351 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    6.668 | 
     | crcpkt2/\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.364 | 0.021 |   0.800 |    6.689 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[24] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.823
- Setup                         5.283
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.010
- Arrival Time                  3.836
= Slack Time                   -5.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.131 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.055 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -5.000 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.933 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.900 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.631 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.530 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.508 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.401 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.106 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.830 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.544 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.298 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.822 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.335 | 
     | crcpkt2/U5053             | C ^ -> Y v        | AOI22X1  | 0.284 | 0.223 |   3.734 |   -2.112 | 
     | crcpkt2/U5054             | A v -> Y ^        | INVX1    | 0.038 | 0.102 |   3.836 |   -2.010 | 
     | crcpkt2/\crcin8_d_reg[24] | D ^               | DFFPOSX1 | 0.038 | 0.000 |   3.836 |   -2.010 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.846 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.904 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.153 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.360 | 
     | FECTS_clks_clk___L4_I0    | A v -> Y ^   | INVX8    | 0.420 | 0.268 |   0.782 |    6.628 | 
     | crcpkt2/\crcin8_d_reg[24] | CLK ^        | DFFPOSX1 | 0.442 | 0.041 |   0.823 |    6.669 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[16] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         5.260
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.014
- Arrival Time                  3.830
= Slack Time                   -5.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.129 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -5.053 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.998 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.931 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.898 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.628 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.527 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.506 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.399 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.104 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.828 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.542 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.296 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.820 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.333 | 
     | crcpkt2/U5037             | C ^ -> Y v        | AOI22X1  | 0.414 | 0.188 |   3.699 |   -2.145 | 
     | crcpkt2/U5038             | A v -> Y ^        | INVX1    | 0.070 | 0.131 |   3.830 |   -2.014 | 
     | crcpkt2/\crcin8_d_reg[16] | D ^               | DFFPOSX1 | 0.070 | 0.000 |   3.830 |   -2.014 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.844 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.902 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.151 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    6.306 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    6.623 | 
     | crcpkt2/\crcin8_d_reg[16] | CLK ^        | DFFPOSX1 | 0.362 | 0.017 |   0.797 |    6.641 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[10] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.769
- Setup                         6.035
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.817
- Arrival Time                  3.004
= Slack Time                   -5.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time            0.714
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[3] ^ |          | 0.158 |       |   0.714 |   -5.107 | 
     | crcpkt0/U2123             | A ^ -> Y v        | INVX1    | 0.036 | 0.082 |   0.796 |   -5.024 | 
     | crcpkt0/U8                | A v -> Y v        | OR2X1    | 0.045 | 0.070 |   0.866 |   -4.955 | 
     | crcpkt0/U7                | B v -> Y v        | OR2X1    | 0.044 | 0.077 |   0.943 |   -4.878 | 
     | crcpkt0/U2124             | C v -> Y ^        | NOR3X1   | 0.214 | 0.149 |   1.092 |   -4.729 | 
     | crcpkt0/U53               | B ^ -> Y ^        | AND2X2   | 0.028 | 0.046 |   1.138 |   -4.683 | 
     | crcpkt0/U54               | A ^ -> Y v        | INVX1    | 0.019 | 0.026 |   1.164 |   -4.657 | 
     | crcpkt0/U32               | A v -> Y v        | OR2X1    | 0.025 | 0.050 |   1.214 |   -4.607 | 
     | crcpkt0/U55               | A v -> Y ^        | INVX1    | 0.005 | 0.023 |   1.237 |   -4.584 | 
     | crcpkt0/U3                | B ^ -> Y ^        | AND2X1   | 0.190 | 0.144 |   1.381 |   -4.440 | 
     | crcpkt0/U3984             | A ^ -> Y v        | NAND3X1  | 0.021 | 0.051 |   1.431 |   -4.389 | 
     | crcpkt0/U462              | A v -> Y v        | BUFX2    | 0.006 | 0.037 |   1.468 |   -4.352 | 
     | crcpkt0/U33               | B v -> Y v        | OR2X1    | 0.025 | 0.056 |   1.525 |   -4.296 | 
     | crcpkt0/U983              | A v -> Y ^        | INVX4    | 0.844 | 0.155 |   1.680 |   -4.141 | 
     | crcpkt0/U12               | B ^ -> Y ^        | AND2X2   | 0.505 | 0.807 |   2.487 |   -3.334 | 
     | crcpkt0/U5443             | A ^ -> Y v        | INVX4    | 0.576 | 0.245 |   2.732 |   -3.088 | 
     | crcpkt0/U5457             | D v -> Y ^        | AOI22X1  | 0.192 | 0.222 |   2.954 |   -2.866 | 
     | crcpkt0/U99               | A ^ -> Y ^        | BUFX2    | 0.040 | 0.050 |   3.004 |   -2.817 | 
     | crcpkt0/\data24_d_reg[10] | D ^               | DFFPOSX1 | 0.040 | 0.000 |   3.004 |   -2.817 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.821 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.879 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.171 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    6.306 | 
     | FECTS_clks_clk___L4_I29   | A v -> Y ^   | INVX8    | 0.356 | 0.268 |   0.753 |    6.574 | 
     | crcpkt0/\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.371 | 0.015 |   0.769 |    6.589 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[13] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         6.148
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.821
- Arrival Time                  2.996
= Slack Time                   -5.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^ |          | 0.120 |       |   0.000 |   -5.817 | 
     | FE_OFC24_clks_rst         | A ^ -> Y v   | INVX8    | 0.202 | 0.059 |   0.059 |   -5.758 | 
     | crcpkt0/FE_OFC36_clks_rst | A v -> Y ^   | INVX8    | 0.943 | 1.021 |   1.080 |   -4.737 | 
     | crcpkt0/U4961             | A ^ -> Y v   | INVX1    | 0.810 | 0.876 |   1.956 |   -3.861 | 
     | crcpkt0/U1644             | B v -> Y v   | OR2X1    | 0.105 | 0.117 |   2.073 |   -3.744 | 
     | crcpkt0/U1645             | A v -> Y ^   | INVX4    | 0.799 | 0.173 |   2.245 |   -3.571 | 
     | crcpkt0/U4989             | C ^ -> Y v   | AOI22X1  | 0.274 | 0.654 |   2.900 |   -2.917 | 
     | crcpkt0/U4990             | A v -> Y ^   | INVX1    | 0.031 | 0.097 |   2.996 |   -2.821 | 
     | crcpkt0/\crcin8_d_reg[13] | D ^          | DFFPOSX1 | 0.031 | 0.000 |   2.996 |   -2.821 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.817 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.875 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.168 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.262 | 0.121 |   0.472 |    6.289 | 
     | FECTS_clks_clk___L4_I34   | A v -> Y ^   | INVX8    | 0.374 | 0.368 |   0.840 |    6.657 | 
     | crcpkt0/\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.385 | 0.037 |   0.877 |    6.694 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[14] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.782
- Setup                         5.989
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.757
- Arrival Time                  3.050
= Slack Time                   -5.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time            0.714
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[3] ^ |          | 0.158 |       |   0.714 |   -5.093 | 
     | crcpkt0/U2123             | A ^ -> Y v        | INVX1    | 0.036 | 0.082 |   0.796 |   -5.011 | 
     | crcpkt0/U8                | A v -> Y v        | OR2X1    | 0.045 | 0.070 |   0.866 |   -4.941 | 
     | crcpkt0/U7                | B v -> Y v        | OR2X1    | 0.044 | 0.077 |   0.943 |   -4.864 | 
     | crcpkt0/U2124             | C v -> Y ^        | NOR3X1   | 0.214 | 0.149 |   1.092 |   -4.715 | 
     | crcpkt0/U53               | B ^ -> Y ^        | AND2X2   | 0.028 | 0.046 |   1.138 |   -4.669 | 
     | crcpkt0/U54               | A ^ -> Y v        | INVX1    | 0.019 | 0.026 |   1.164 |   -4.643 | 
     | crcpkt0/U32               | A v -> Y v        | OR2X1    | 0.025 | 0.050 |   1.214 |   -4.593 | 
     | crcpkt0/U55               | A v -> Y ^        | INVX1    | 0.005 | 0.023 |   1.237 |   -4.570 | 
     | crcpkt0/U3                | B ^ -> Y ^        | AND2X1   | 0.190 | 0.144 |   1.381 |   -4.426 | 
     | crcpkt0/U3984             | A ^ -> Y v        | NAND3X1  | 0.021 | 0.051 |   1.431 |   -4.375 | 
     | crcpkt0/U462              | A v -> Y v        | BUFX2    | 0.006 | 0.037 |   1.468 |   -4.339 | 
     | crcpkt0/U33               | B v -> Y v        | OR2X1    | 0.025 | 0.056 |   1.525 |   -4.282 | 
     | crcpkt0/U983              | A v -> Y ^        | INVX4    | 0.844 | 0.155 |   1.680 |   -4.127 | 
     | crcpkt0/U12               | B ^ -> Y ^        | AND2X2   | 0.505 | 0.807 |   2.487 |   -3.320 | 
     | crcpkt0/U5443             | A ^ -> Y v        | INVX4    | 0.576 | 0.245 |   2.732 |   -3.075 | 
     | crcpkt0/U5453             | D v -> Y ^        | AOI22X1  | 0.205 | 0.274 |   3.006 |   -2.801 | 
     | crcpkt0/U95               | A ^ -> Y ^        | BUFX2    | 0.041 | 0.044 |   3.050 |   -2.757 | 
     | crcpkt0/\data24_d_reg[14] | D ^               | DFFPOSX1 | 0.041 | 0.000 |   3.050 |   -2.757 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.807 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.865 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.158 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    6.292 | 
     | FECTS_clks_clk___L4_I29   | A v -> Y ^   | INVX8    | 0.356 | 0.268 |   0.753 |    6.560 | 
     | crcpkt0/\data24_d_reg[14] | CLK ^        | DFFPOSX1 | 0.373 | 0.029 |   0.782 |    6.589 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[23] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
- Setup                         5.582
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.282
- Arrival Time                  3.497
= Slack Time                   -5.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -5.122 | 
     | crcpkt1/U2172             | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -4.710 | 
     | crcpkt1/U91               | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.550 | 
     | crcpkt1/U56               | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.449 | 
     | crcpkt1/U704              | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.388 | 
     | crcpkt1/U18               | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.494 |   -4.285 | 
     | crcpkt1/U61               | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -4.128 | 
     | crcpkt1/U1696             | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -3.919 | 
     | crcpkt1/FE_OFC890_n4920   | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.528 | 
     | crcpkt1/U1695             | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -3.157 | 
     | crcpkt1/FE_OFC889_n4915   | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -2.807 | 
     | crcpkt1/U5055             | B ^ -> Y v        | AOI22X1  | 0.384 | 0.401 |   3.374 |   -2.406 | 
     | crcpkt1/U5056             | A v -> Y ^        | INVX1    | 0.061 | 0.123 |   3.497 |   -2.282 | 
     | crcpkt1/\crcin8_d_reg[23] | D ^               | DFFPOSX1 | 0.061 | 0.000 |   3.497 |   -2.282 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.780 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.838 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    6.127 | 
     | FECTS_clks_clk___L3_I3    | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    6.267 | 
     | FECTS_clks_clk___L4_I15   | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.626 | 
     | crcpkt1/\crcin8_d_reg[23] | CLK ^        | DFFPOSX1 | 0.357 | 0.003 |   0.849 |    6.629 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[14] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.826
- Setup                         5.222
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -1.946
- Arrival Time                  3.824
= Slack Time                   -5.769
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -5.054 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -4.979 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.924 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.856 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.823 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.554 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.453 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.432 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.324 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -4.029 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.753 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.467 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.221 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.745 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.258 | 
     | crcpkt2/U5033             | C ^ -> Y v        | AOI22X1  | 0.275 | 0.209 |   3.720 |   -2.049 | 
     | crcpkt2/U5034             | A v -> Y ^        | INVX1    | 0.040 | 0.103 |   3.824 |   -1.946 | 
     | crcpkt2/\crcin8_d_reg[14] | D ^               | DFFPOSX1 | 0.040 | 0.000 |   3.824 |   -1.946 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.769 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.828 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.076 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.283 | 
     | FECTS_clks_clk___L4_I0    | A v -> Y ^   | INVX8    | 0.420 | 0.268 |   0.782 |    6.552 | 
     | crcpkt2/\crcin8_d_reg[14] | CLK ^        | DFFPOSX1 | 0.442 | 0.044 |   0.826 |    6.596 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[15] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.823
- Setup                         5.173
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -1.900
- Arrival Time                  3.813
= Slack Time                   -5.713
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -4.998 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -4.922 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.867 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.800 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.767 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.497 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.396 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.375 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.268 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -3.973 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.697 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.411 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.165 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.689 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.202 | 
     | crcpkt2/U5035             | C ^ -> Y v        | AOI22X1  | 0.280 | 0.204 |   3.715 |   -1.997 | 
     | crcpkt2/U5036             | A v -> Y ^        | INVX1    | 0.031 | 0.097 |   3.813 |   -1.900 | 
     | crcpkt2/\crcin8_d_reg[15] | D ^               | DFFPOSX1 | 0.031 | 0.000 |   3.813 |   -1.900 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.713 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.771 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    6.020 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.227 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.406 | 0.225 |   0.739 |    6.451 | 
     | crcpkt2/\crcin8_d_reg[15] | CLK ^        | DFFPOSX1 | 0.464 | 0.085 |   0.823 |    6.536 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[18] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
- Setup                         5.967
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.652
- Arrival Time                  2.999
= Slack Time                   -5.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^ |          | 0.120 |       |   0.000 |   -5.651 | 
     | FE_OFC24_clks_rst         | A ^ -> Y v   | INVX8    | 0.202 | 0.059 |   0.059 |   -5.592 | 
     | crcpkt0/FE_OFC36_clks_rst | A v -> Y ^   | INVX8    | 0.943 | 1.021 |   1.080 |   -4.571 | 
     | crcpkt0/U4961             | A ^ -> Y v   | INVX1    | 0.810 | 0.876 |   1.956 |   -3.695 | 
     | crcpkt0/U1644             | B v -> Y v   | OR2X1    | 0.105 | 0.117 |   2.073 |   -3.578 | 
     | crcpkt0/U1645             | A v -> Y ^   | INVX4    | 0.799 | 0.173 |   2.245 |   -3.405 | 
     | crcpkt0/U4999             | C ^ -> Y v   | AOI22X1  | 0.300 | 0.651 |   2.896 |   -2.754 | 
     | crcpkt0/U5000             | A v -> Y ^   | INVX1    | 0.037 | 0.103 |   2.999 |   -2.652 | 
     | crcpkt0/\crcin8_d_reg[18] | D ^          | DFFPOSX1 | 0.037 | 0.000 |   2.999 |   -2.652 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.651 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.709 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    6.002 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.262 | 0.121 |   0.472 |    6.123 | 
     | FECTS_clks_clk___L4_I34   | A v -> Y ^   | INVX8    | 0.374 | 0.368 |   0.840 |    6.491 | 
     | crcpkt0/\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.384 | 0.026 |   0.866 |    6.517 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[26] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.814
- Setup                         5.078
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -1.813
- Arrival Time                  3.832
= Slack Time                   -5.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -4.930 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -4.855 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.800 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.732 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.700 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.430 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.329 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.308 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.201 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -3.906 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.630 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.343 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.097 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.622 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.134 | 
     | crcpkt2/U5057             | C ^ -> Y v        | AOI22X1  | 0.275 | 0.214 |   3.726 |   -1.920 | 
     | crcpkt2/U5058             | A v -> Y ^        | INVX1    | 0.046 | 0.107 |   3.832 |   -1.813 | 
     | crcpkt2/\crcin8_d_reg[26] | D ^               | DFFPOSX1 | 0.046 | 0.000 |   3.832 |   -1.813 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.646 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.704 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    5.953 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.160 | 
     | FECTS_clks_clk___L4_I0    | A v -> Y ^   | INVX8    | 0.420 | 0.268 |   0.782 |    6.428 | 
     | crcpkt2/\crcin8_d_reg[26] | CLK ^        | DFFPOSX1 | 0.442 | 0.032 |   0.814 |    6.460 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[11] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.814
- Setup                         5.084
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -1.820
- Arrival Time                  3.821
= Slack Time                   -5.641
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -4.926 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -4.850 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.795 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.728 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.695 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.426 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.325 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.303 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.196 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -3.901 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.625 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.339 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.093 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.617 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.130 | 
     | crcpkt2/U5027             | C ^ -> Y v        | AOI22X1  | 0.266 | 0.210 |   3.721 |   -1.920 | 
     | crcpkt2/U5028             | A v -> Y ^        | INVX1    | 0.036 | 0.100 |   3.821 |   -1.820 | 
     | crcpkt2/\crcin8_d_reg[11] | D ^               | DFFPOSX1 | 0.036 | 0.000 |   3.821 |   -1.820 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.641 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.699 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    5.948 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.155 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.406 | 0.225 |   0.738 |    6.379 | 
     | crcpkt2/\crcin8_d_reg[11] | CLK ^        | DFFPOSX1 | 0.462 | 0.076 |   0.814 |    6.455 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[3] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.820
- Setup                         5.048
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -1.779
- Arrival Time                  3.838
= Slack Time                   -5.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -4.901 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -4.826 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.771 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.703 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.671 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.401 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.300 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.279 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.171 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -3.877 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.601 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.314 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.068 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.593 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.105 | 
     | crcpkt2/U5011            | C ^ -> Y v        | AOI22X1  | 0.318 | 0.217 |   3.728 |   -1.889 | 
     | crcpkt2/U5012            | A v -> Y ^        | INVX1    | 0.047 | 0.110 |   3.838 |   -1.779 | 
     | crcpkt2/\crcin8_d_reg[3] | D ^               | DFFPOSX1 | 0.047 | 0.000 |   3.838 |   -1.779 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.617 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.675 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    5.924 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.130 | 
     | FECTS_clks_clk___L4_I0   | A v -> Y ^   | INVX8    | 0.420 | 0.268 |   0.782 |    6.399 | 
     | crcpkt2/\crcin8_d_reg[3] | CLK ^        | DFFPOSX1 | 0.442 | 0.038 |   0.820 |    6.436 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[15] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.850
- Setup                         5.923
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.623
- Arrival Time                  2.975
= Slack Time                   -5.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^ |          | 0.120 |       |   0.000 |   -5.597 | 
     | FE_OFC24_clks_rst         | A ^ -> Y v   | INVX8    | 0.202 | 0.059 |   0.059 |   -5.538 | 
     | crcpkt0/FE_OFC36_clks_rst | A v -> Y ^   | INVX8    | 0.943 | 1.021 |   1.080 |   -4.517 | 
     | crcpkt0/U4961             | A ^ -> Y v   | INVX1    | 0.810 | 0.876 |   1.956 |   -3.642 | 
     | crcpkt0/U1644             | B v -> Y v   | OR2X1    | 0.105 | 0.117 |   2.073 |   -3.525 | 
     | crcpkt0/U1645             | A v -> Y ^   | INVX4    | 0.799 | 0.173 |   2.245 |   -3.352 | 
     | crcpkt0/U4993             | C ^ -> Y v   | AOI22X1  | 0.296 | 0.624 |   2.870 |   -2.728 | 
     | crcpkt0/U4994             | A v -> Y ^   | INVX1    | 0.041 | 0.105 |   2.975 |   -2.623 | 
     | crcpkt0/\crcin8_d_reg[15] | D ^          | DFFPOSX1 | 0.041 | 0.000 |   2.975 |   -2.623 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.598 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.656 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    5.948 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.262 | 0.121 |   0.472 |    6.069 | 
     | FECTS_clks_clk___L4_I34   | A v -> Y ^   | INVX8    | 0.374 | 0.368 |   0.840 |    6.437 | 
     | crcpkt0/\crcin8_d_reg[15] | CLK ^        | DFFPOSX1 | 0.379 | 0.011 |   0.850 |    6.448 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[10] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.819
- Setup                         5.019
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -1.749
- Arrival Time                  3.825
= Slack Time                   -5.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -4.859 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -4.784 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.729 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.661 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.629 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.359 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.258 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.237 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.129 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -3.834 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.559 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -3.272 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -3.026 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -2.550 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.487 |   3.511 |   -2.063 | 
     | crcpkt2/U5025             | C ^ -> Y v        | AOI22X1  | 0.281 | 0.212 |   3.723 |   -1.852 | 
     | crcpkt2/U5026             | A v -> Y ^        | INVX1    | 0.038 | 0.102 |   3.825 |   -1.750 | 
     | crcpkt2/\crcin8_d_reg[10] | D ^               | DFFPOSX1 | 0.038 | 0.000 |   3.825 |   -1.749 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.575 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.633 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    5.882 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.271 | 0.207 |   0.514 |    6.088 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.406 | 0.225 |   0.738 |    6.313 | 
     | crcpkt2/\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.463 | 0.081 |   0.819 |    6.394 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[6] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Setup                         5.899
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.579
- Arrival Time                  2.989
= Slack Time                   -5.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^ |          | 0.120 |       |   0.000 |   -5.568 | 
     | FE_OFC24_clks_rst         | A ^ -> Y v   | INVX8    | 0.202 | 0.059 |   0.059 |   -5.509 | 
     | crcpkt0/FE_OFC36_clks_rst | A v -> Y ^   | INVX8    | 0.943 | 1.021 |   1.080 |   -4.488 | 
     | crcpkt0/U4961             | A ^ -> Y v   | INVX1    | 0.810 | 0.876 |   1.956 |   -3.612 | 
     | crcpkt0/U1644             | B v -> Y v   | OR2X1    | 0.105 | 0.117 |   2.073 |   -3.495 | 
     | crcpkt0/U1645             | A v -> Y ^   | INVX4    | 0.799 | 0.173 |   2.245 |   -3.322 | 
     | crcpkt0/U4975             | C ^ -> Y v   | AOI22X1  | 0.309 | 0.638 |   2.883 |   -2.684 | 
     | crcpkt0/U4976             | A v -> Y ^   | INVX1    | 0.041 | 0.105 |   2.989 |   -2.579 | 
     | crcpkt0/\crcin8_d_reg[6]  | D ^          | DFFPOSX1 | 0.041 | 0.000 |   2.989 |   -2.579 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.568 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.626 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    5.919 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.262 | 0.121 |   0.472 |    6.040 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.374 | 0.368 |   0.840 |    6.408 | 
     | crcpkt0/\crcin8_d_reg[6] | CLK ^        | DFFPOSX1 | 0.382 | 0.030 |   0.870 |    6.438 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[1] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.815
- Setup                         4.201
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -0.937
- Arrival Time                  4.567
= Slack Time                   -5.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -4.789 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -4.713 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -4.658 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -4.591 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -4.558 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -4.288 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -4.187 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -4.166 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -4.059 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -3.764 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -3.488 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -3.332 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -3.286 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -3.088 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.766 | 0.480 |   2.895 |   -2.609 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.921 | 0.614 |   3.509 |   -1.995 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.961 | 0.667 |   4.176 |   -1.328 | 
     | crcpkt2/U5508            | D v -> Y ^        | AOI22X1  | 0.350 | 0.376 |   4.551 |   -0.952 | 
     | crcpkt2/U132             | A ^ -> Y ^        | BUFX2    | 0.102 | 0.016 |   4.567 |   -0.937 | 
     | crcpkt2/\data24_d_reg[1] | D ^               | DFFPOSX1 | 0.102 | 0.000 |   4.567 |   -0.937 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.504 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.562 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.254 | 0.249 |   0.307 |    5.811 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.228 | 0.155 |   0.462 |    5.966 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.362 | 0.318 |   0.780 |    6.283 | 
     | crcpkt2/\data24_d_reg[1] | CLK ^        | DFFPOSX1 | 0.372 | 0.035 |   0.814 |    6.318 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[7] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.772
- Setup                         5.525
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.303
- Arrival Time                  3.161
= Slack Time                   -5.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time            0.714
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt0[3] ^ |          | 0.158 |       |   0.714 |   -4.750 | 
     | crcpkt0/U2123            | A ^ -> Y v        | INVX1    | 0.036 | 0.082 |   0.796 |   -4.667 | 
     | crcpkt0/U8               | A v -> Y v        | OR2X1    | 0.045 | 0.070 |   0.866 |   -4.598 | 
     | crcpkt0/U7               | B v -> Y v        | OR2X1    | 0.044 | 0.077 |   0.943 |   -4.521 | 
     | crcpkt0/U2124            | C v -> Y ^        | NOR3X1   | 0.214 | 0.149 |   1.092 |   -4.372 | 
     | crcpkt0/U53              | B ^ -> Y ^        | AND2X2   | 0.028 | 0.046 |   1.138 |   -4.326 | 
     | crcpkt0/U54              | A ^ -> Y v        | INVX1    | 0.019 | 0.026 |   1.164 |   -4.300 | 
     | crcpkt0/U32              | A v -> Y v        | OR2X1    | 0.025 | 0.050 |   1.214 |   -4.250 | 
     | crcpkt0/U55              | A v -> Y ^        | INVX1    | 0.005 | 0.023 |   1.237 |   -4.227 | 
     | crcpkt0/U3               | B ^ -> Y ^        | AND2X1   | 0.190 | 0.144 |   1.381 |   -4.083 | 
     | crcpkt0/U3984            | A ^ -> Y v        | NAND3X1  | 0.021 | 0.051 |   1.431 |   -4.032 | 
     | crcpkt0/U462             | A v -> Y v        | BUFX2    | 0.006 | 0.037 |   1.468 |   -3.995 | 
     | crcpkt0/U33              | B v -> Y v        | OR2X1    | 0.025 | 0.056 |   1.525 |   -3.939 | 
     | crcpkt0/U983             | A v -> Y ^        | INVX4    | 0.844 | 0.155 |   1.680 |   -3.783 | 
     | crcpkt0/U12              | B ^ -> Y ^        | AND2X2   | 0.505 | 0.807 |   2.487 |   -2.977 | 
     | crcpkt0/U5443            | A ^ -> Y v        | INVX4    | 0.576 | 0.245 |   2.732 |   -2.731 | 
     | crcpkt0/U5460            | D v -> Y ^        | AOI22X1  | 0.199 | 0.384 |   3.116 |   -2.347 | 
     | crcpkt0/U102             | A ^ -> Y ^        | BUFX2    | 0.039 | 0.045 |   3.161 |   -2.303 | 
     | crcpkt0/\data24_d_reg[7] | D ^               | DFFPOSX1 | 0.039 | 0.000 |   3.161 |   -2.303 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.464 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.522 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    5.814 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    5.949 | 
     | FECTS_clks_clk___L4_I30  | A v -> Y ^   | INVX8    | 0.376 | 0.249 |   0.734 |    6.197 | 
     | crcpkt0/\data24_d_reg[7] | CLK ^        | DFFPOSX1 | 0.418 | 0.039 |   0.772 |    6.236 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[5] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.780
- Setup                         5.633
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.403
- Arrival Time                  3.060
= Slack Time                   -5.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time            0.714
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt0[3] ^ |          | 0.158 |       |   0.714 |   -4.750 | 
     | crcpkt0/U2123            | A ^ -> Y v        | INVX1    | 0.036 | 0.082 |   0.796 |   -4.667 | 
     | crcpkt0/U8               | A v -> Y v        | OR2X1    | 0.045 | 0.070 |   0.866 |   -4.597 | 
     | crcpkt0/U7               | B v -> Y v        | OR2X1    | 0.044 | 0.077 |   0.943 |   -4.520 | 
     | crcpkt0/U2124            | C v -> Y ^        | NOR3X1   | 0.214 | 0.149 |   1.092 |   -4.371 | 
     | crcpkt0/U53              | B ^ -> Y ^        | AND2X2   | 0.028 | 0.046 |   1.138 |   -4.325 | 
     | crcpkt0/U54              | A ^ -> Y v        | INVX1    | 0.019 | 0.026 |   1.164 |   -4.299 | 
     | crcpkt0/U32              | A v -> Y v        | OR2X1    | 0.025 | 0.050 |   1.214 |   -4.250 | 
     | crcpkt0/U55              | A v -> Y ^        | INVX1    | 0.005 | 0.023 |   1.237 |   -4.226 | 
     | crcpkt0/U3               | B ^ -> Y ^        | AND2X1   | 0.190 | 0.144 |   1.381 |   -4.082 | 
     | crcpkt0/U3984            | A ^ -> Y v        | NAND3X1  | 0.021 | 0.051 |   1.431 |   -4.032 | 
     | crcpkt0/U462             | A v -> Y v        | BUFX2    | 0.006 | 0.037 |   1.468 |   -3.995 | 
     | crcpkt0/U33              | B v -> Y v        | OR2X1    | 0.025 | 0.056 |   1.525 |   -3.939 | 
     | crcpkt0/U983             | A v -> Y ^        | INVX4    | 0.844 | 0.155 |   1.680 |   -3.783 | 
     | crcpkt0/U12              | B ^ -> Y ^        | AND2X2   | 0.505 | 0.807 |   2.487 |   -2.976 | 
     | crcpkt0/U5443            | A ^ -> Y v        | INVX4    | 0.576 | 0.245 |   2.732 |   -2.731 | 
     | crcpkt0/U5462            | D v -> Y ^        | AOI22X1  | 0.207 | 0.276 |   3.008 |   -2.455 | 
     | crcpkt0/U104             | A ^ -> Y ^        | BUFX2    | 0.053 | 0.052 |   3.060 |   -2.403 | 
     | crcpkt0/\data24_d_reg[5] | D ^               | DFFPOSX1 | 0.053 | 0.000 |   3.060 |   -2.403 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.463 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.521 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    5.814 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    5.948 | 
     | FECTS_clks_clk___L4_I29  | A v -> Y ^   | INVX8    | 0.356 | 0.268 |   0.753 |    6.217 | 
     | crcpkt0/\data24_d_reg[5] | CLK ^        | DFFPOSX1 | 0.373 | 0.027 |   0.780 |    6.243 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin crcpkt1/\crcin8_d_reg[5] /CLK 
Endpoint:   crcpkt1/\crcin8_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
- Setup                         5.291
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -1.961
- Arrival Time                  3.477
= Slack Time                   -5.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.658
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[2] v |          | 0.083 |       |   0.658 |   -4.780 | 
     | crcpkt1/U2172            | A v -> Y ^        | INVX1    | 0.606 | 0.412 |   1.070 |   -4.368 | 
     | crcpkt1/U91              | B ^ -> Y ^        | OR2X1    | 0.164 | 0.160 |   1.230 |   -4.208 | 
     | crcpkt1/U56              | B ^ -> Y ^        | OR2X1    | 0.084 | 0.101 |   1.330 |   -4.107 | 
     | crcpkt1/U704             | A ^ -> Y v        | INVX1    | 0.043 | 0.061 |   1.392 |   -4.046 | 
     | crcpkt1/U18              | B v -> Y v        | AND2X2   | 0.095 | 0.103 |   1.495 |   -3.943 | 
     | crcpkt1/U61              | A v -> Y ^        | INVX1    | 0.170 | 0.157 |   1.652 |   -3.786 | 
     | crcpkt1/U1696            | A ^ -> Y ^        | OR2X2    | 0.308 | 0.208 |   1.860 |   -3.578 | 
     | crcpkt1/FE_OFC890_n4920  | A ^ -> Y ^        | BUFX2    | 0.726 | 0.392 |   2.252 |   -3.186 | 
     | crcpkt1/U1695            | A ^ -> Y ^        | OR2X2    | 0.374 | 0.371 |   2.623 |   -2.815 | 
     | crcpkt1/FE_OFC889_n4915  | A ^ -> Y ^        | BUFX2    | 0.792 | 0.350 |   2.973 |   -2.465 | 
     | crcpkt1/U5019            | B ^ -> Y v        | AOI22X1  | 0.400 | 0.373 |   3.346 |   -2.091 | 
     | crcpkt1/U5020            | A v -> Y ^        | INVX1    | 0.070 | 0.131 |   3.477 |   -1.961 | 
     | crcpkt1/\crcin8_d_reg[5] | D ^               | DFFPOSX1 | 0.070 | 0.000 |   3.477 |   -1.961 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.438 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.496 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.249 | 0.290 |   0.348 |    5.786 | 
     | FECTS_clks_clk___L3_I3   | A ^ -> Y v   | INVX8    | 0.238 | 0.139 |   0.487 |    5.925 | 
     | FECTS_clks_clk___L4_I15  | A v -> Y ^   | INVX8    | 0.357 | 0.360 |   0.847 |    6.285 | 
     | crcpkt1/\crcin8_d_reg[5] | CLK ^        | DFFPOSX1 | 0.357 | 0.034 |   0.881 |    6.319 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[7] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.850
- Setup                         5.741
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.442
- Arrival Time                  2.981
= Slack Time                   -5.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.rst  ^ |          | 0.120 |       |   0.000 |   -5.422 | 
     | FE_OFC24_clks_rst         | A ^ -> Y v   | INVX8    | 0.202 | 0.059 |   0.059 |   -5.363 | 
     | crcpkt0/FE_OFC36_clks_rst | A v -> Y ^   | INVX8    | 0.943 | 1.021 |   1.080 |   -4.342 | 
     | crcpkt0/U4961             | A ^ -> Y v   | INVX1    | 0.810 | 0.876 |   1.956 |   -3.466 | 
     | crcpkt0/U1644             | B v -> Y v   | OR2X1    | 0.105 | 0.117 |   2.073 |   -3.349 | 
     | crcpkt0/U1645             | A v -> Y ^   | INVX4    | 0.799 | 0.173 |   2.245 |   -3.177 | 
     | crcpkt0/U4977             | C ^ -> Y v   | AOI22X1  | 0.313 | 0.625 |   2.870 |   -2.552 | 
     | crcpkt0/U4978             | A v -> Y ^   | INVX1    | 0.047 | 0.110 |   2.980 |   -2.442 | 
     | crcpkt0/\crcin8_d_reg[7]  | D ^          | DFFPOSX1 | 0.047 | 0.000 |   2.981 |   -2.442 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.422 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.480 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    5.773 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.262 | 0.121 |   0.472 |    5.894 | 
     | FECTS_clks_clk___L4_I34  | A v -> Y ^   | INVX8    | 0.374 | 0.368 |   0.840 |    6.262 | 
     | crcpkt0/\crcin8_d_reg[7] | CLK ^        | DFFPOSX1 | 0.379 | 0.010 |   0.850 |    6.272 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin crcpkt0/\crcin8_d_reg[24] /CLK 
Endpoint:   crcpkt0/\crcin8_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[7]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.775
- Setup                         5.854
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.630
- Arrival Time                  2.769
= Slack Time                   -5.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.133
     = Beginpoint Arrival Time            0.734
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt0[7] ^ |          | 0.189 |       |   0.733 |   -4.665 | 
     | crcpkt0/U8                | B ^ -> Y ^        | OR2X1    | 0.082 | 0.103 |   0.837 |   -4.562 | 
     | crcpkt0/U7                | B ^ -> Y ^        | OR2X1    | 0.075 | 0.090 |   0.927 |   -4.472 | 
     | crcpkt0/U2124             | C ^ -> Y v        | NOR3X1   | 0.133 | 0.110 |   1.037 |   -4.362 | 
     | crcpkt0/U53               | B v -> Y v        | AND2X2   | 0.036 | 0.077 |   1.113 |   -4.286 | 
     | crcpkt0/U54               | A v -> Y ^        | INVX1    | 0.478 | 0.019 |   1.132 |   -4.267 | 
     | crcpkt0/U32               | A ^ -> Y ^        | OR2X1    | 0.034 | 0.068 |   1.201 |   -4.198 | 
     | crcpkt0/U55               | A ^ -> Y v        | INVX1    | 0.026 | 0.033 |   1.234 |   -4.165 | 
     | crcpkt0/U3                | B v -> Y v        | AND2X1   | 0.108 | 0.112 |   1.346 |   -4.053 | 
     | crcpkt0/U40               | A v -> Y ^        | INVX1    | 0.222 | 0.187 |   1.533 |   -3.866 | 
     | crcpkt0/U1648             | A ^ -> Y ^        | OR2X2    | 0.871 | 0.377 |   1.910 |   -3.488 | 
     | crcpkt0/U4962             | A ^ -> Y ^        | OR2X2    | 0.417 | 0.406 |   2.316 |   -3.083 | 
     | crcpkt0/FE_OFC71_n4868    | A ^ -> Y ^        | BUFX4    | 0.460 | 0.163 |   2.479 |   -2.919 | 
     | crcpkt0/U5011             | B ^ -> Y v        | AOI22X1  | 0.269 | 0.185 |   2.664 |   -2.735 | 
     | crcpkt0/U5012             | A v -> Y ^        | INVX1    | 0.043 | 0.105 |   2.769 |   -2.630 | 
     | crcpkt0/\crcin8_d_reg[24] | D ^               | DFFPOSX1 | 0.043 | 0.000 |   2.769 |   -2.630 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.399 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.457 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    5.750 | 
     | FECTS_clks_clk___L3_I6    | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    5.884 | 
     | FECTS_clks_clk___L4_I29   | A v -> Y ^   | INVX8    | 0.356 | 0.268 |   0.753 |    6.152 | 
     | crcpkt0/\crcin8_d_reg[24] | CLK ^        | DFFPOSX1 | 0.381 | 0.021 |   0.774 |    6.173 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin crcpkt0/\data24_d_reg[4] /CLK 
Endpoint:   crcpkt0/\data24_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt0[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.768
- Setup                         5.434
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                -2.217
- Arrival Time                  3.174
= Slack Time                   -5.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time            0.714
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt0[3] ^ |          | 0.158 |       |   0.714 |   -4.677 | 
     | crcpkt0/U2123            | A ^ -> Y v        | INVX1    | 0.036 | 0.082 |   0.796 |   -4.594 | 
     | crcpkt0/U8               | A v -> Y v        | OR2X1    | 0.045 | 0.070 |   0.866 |   -4.525 | 
     | crcpkt0/U7               | B v -> Y v        | OR2X1    | 0.044 | 0.077 |   0.943 |   -4.448 | 
     | crcpkt0/U2124            | C v -> Y ^        | NOR3X1   | 0.214 | 0.149 |   1.092 |   -4.299 | 
     | crcpkt0/U53              | B ^ -> Y ^        | AND2X2   | 0.028 | 0.046 |   1.138 |   -4.253 | 
     | crcpkt0/U54              | A ^ -> Y v        | INVX1    | 0.019 | 0.026 |   1.164 |   -4.227 | 
     | crcpkt0/U32              | A v -> Y v        | OR2X1    | 0.025 | 0.050 |   1.214 |   -4.177 | 
     | crcpkt0/U55              | A v -> Y ^        | INVX1    | 0.005 | 0.023 |   1.237 |   -4.154 | 
     | crcpkt0/U3               | B ^ -> Y ^        | AND2X1   | 0.190 | 0.144 |   1.381 |   -4.010 | 
     | crcpkt0/U3984            | A ^ -> Y v        | NAND3X1  | 0.021 | 0.051 |   1.431 |   -3.959 | 
     | crcpkt0/U462             | A v -> Y v        | BUFX2    | 0.006 | 0.037 |   1.468 |   -3.922 | 
     | crcpkt0/U33              | B v -> Y v        | OR2X1    | 0.025 | 0.056 |   1.525 |   -3.866 | 
     | crcpkt0/U983             | A v -> Y ^        | INVX4    | 0.844 | 0.155 |   1.680 |   -3.711 | 
     | crcpkt0/U12              | B ^ -> Y ^        | AND2X2   | 0.505 | 0.807 |   2.487 |   -2.904 | 
     | crcpkt0/U5443            | A ^ -> Y v        | INVX4    | 0.576 | 0.245 |   2.732 |   -2.658 | 
     | crcpkt0/U5463            | D v -> Y ^        | AOI22X1  | 0.198 | 0.391 |   3.123 |   -2.267 | 
     | crcpkt0/U105             | A ^ -> Y ^        | BUFX2    | 0.046 | 0.050 |   3.174 |   -2.217 | 
     | crcpkt0/\data24_d_reg[4] | D ^               | DFFPOSX1 | 0.046 | 0.000 |   3.174 |   -2.217 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.120 |       |   0.000 |    5.391 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.233 | 0.058 |   0.058 |    5.449 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.241 | 0.293 |   0.351 |    5.741 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y v   | INVX8    | 0.210 | 0.134 |   0.485 |    5.876 | 
     | FECTS_clks_clk___L4_I30  | A v -> Y ^   | INVX8    | 0.376 | 0.249 |   0.734 |    6.124 | 
     | crcpkt0/\data24_d_reg[4] | CLK ^        | DFFPOSX1 | 0.410 | 0.034 |   0.768 |    6.158 | 
     +-----------------------------------------------------------------------------------------+ 

