`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/04/2025 11:37:05 AM
// Design Name: 
// Module Name: RISC
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

//Program counter
 module Program_Counter (clk,reset,PC_in,PC_out);

input clk,reset;
input [31:0] PC_in;
output reg [31:0] PC_out;

always @(posedge clk or posedge reset)
begin
if (reset)
        PC_out <= 32'b00;
else    
        PC_out <= PC_in;
end 
endmodule

//PC+4

module PCplus4(fromPC,NextoPC);
input [31:0] fromPC;
output  [31:0] NextoPC;

assign NextoPC = 4 + fromPC;
endmodule


//Instruction Memory

module Instruction_Mem(clk,reset, read_address, instruction_out);
input clk,reset;
input [31:0] read_address;
output  [31:0] instruction_out; 

reg [31:0] I_mem[63:0];
integer k;
assign instruction_out = I_mem[read_address];

always @(posedge clk or posedge reset)
begin 
if (reset)
        begin 
               for (k = 0; k<64; k=k+1) begin
               I_mem[k] <= 32'b00;
               end
        end
else

//R Type

I_mem[0] =   32'b0000000000000000000000000000000 ; // no operation
I_mem[4] =  32'b0000000_11001_10000_000_01101_0110011; //add x13 x16 x25
I_mem[8] =  32'b0100000_00011_01000_000_00101_0110011; //sub x5, x8,x3
I_mem[12] = 32'b0000000_00011_00010_111_00001_0110011;  //and x1,x2,x3;
I_mem[16] = 32'b0000000_00101_00011_110_00100_0110011; // or x4,x3,x5

//I TYPE
I_mem[20] = 32'b000000000011_10101_000_10110_0010011; //addi x22, x21, 3
I_mem[24] = 32'b000000000001_01000_110_01001_0010011; // ori x9,3(x3)

//L TYPE
I_mem[28] = 32'b000000001111_00101_010_01000_0000011; //lw x8,15(x5)
I_mem[32] = 32'b000000000011_00011_010_01001_0000011; //lw x9,3(x3)

//s type
I_mem[36] = 32'b0000000_01111_00101_010_01100_0100011;  //sw x15,12(x5)
I_mem[40] = 32'b0000000_01110_00110_010_01010_0100011;  //sw x14,10(x6)

//B type
I_mem[44] = 32'h00948663; // beq x9,x9,12
end
endmodule


//REGISTER FILE

module Reg_File(clk,reset,RegWrite,Rs1,Rs2,Rd,Write_data,read_data1,read_data2);

input clk,reset,RegWrite;
input [4:0]Rs1,Rs2,Rd;
input [31:0] Write_data;
output [31:0] read_data1,read_data2;

reg [31:0] Registers[31:0];

initial begin 
Registers[0] = 0;
Registers[1] = 4;
Registers[2] = 2;
Registers[3] = 24;
Registers[4] = 4;
Registers[5] = 1;
Registers[6] = 44;
Registers[7] = 4;
Registers[8] = 2;
Registers[9] = 1;
Registers[10] = 23;
Registers[11] = 4;
Registers[12] = 90;
Registers[13] = 10;
Registers[14] = 20;
Registers[15] = 30;
Registers[16] = 40;
Registers[17] = 50;
Registers[18] = 60;
Registers[19] = 70;
Registers[20] = 80;
Registers[21] = 80;
Registers[22] = 90;
Registers[23] = 70;
Registers[24] = 60;
Registers[25] = 65;
Registers[26] = 4;
Registers[27] = 32;
Registers[28] = 12;
Registers[29] = 34;
Registers[30] = 5;
Registers[31] = 10;

end

integer k;

always@(posedge clk or posedge reset)
begin 
if (reset)
        begin 
            for (k=0;k<32;k=k+1) begin
            Registers[k]<=32'b00;
            end
       end
else if(RegWrite) begin
        Registers[Rd]<= Write_data;
        end
end
 
 assign read_data1 = Registers[Rs1];
 assign read_data2 = Registers[Rs2];
 

endmodule


//immediate generator

module ImmGen(Opcode, instruction,ImmExt);

input [6:0] Opcode;
input [31:0] instruction;
output reg [31:0]ImmExt;

always@(*)
begin
            case(Opcode)
            7'b0000011  :   ImmExt  <=   {{20{instruction[31]}},instruction[31:20]};
            7'b0100011  :   ImmExt  <=   {{20{instruction[31]}},instruction[31:25],instruction[11:17]};
            7'b1100011  :   ImmExt  <=   {{19{instruction[31]}},instruction[31],instruction[30:25],instruction[11:8],1'b0};
            endcase
end 
            
 endmodule
 
 
  //  Control  Unit
  
  module Control_Unit(instruction, Branch,MemRead,MemtoReg,ALUOp,MemWrite,ALUSrc,RegWrite);
  
  input [6:0] instruction;
  output reg Branch,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite;
  output reg [1:0] ALUOp;
  
  always @(*)
  begin 
        case (instruction)
        7'b0110011  :   {ALUSrc,MemtoReg,RegWrite,MemRead,MemWrite,Branch,ALUOp} <= 8'b001000_01;
        7'b0000011  :   {ALUSrc,MemtoReg,RegWrite,MemRead,MemWrite,Branch,ALUOp} <= 8'b111100_00;
        7'b0100011  :   {ALUSrc,MemtoReg,RegWrite,MemRead,MemWrite,Branch,ALUOp} <= 8'b100010_00;
        7'b1100011  :   {ALUSrc,MemtoReg,RegWrite,MemRead,MemWrite,Branch,ALUOp} <= 8'b000001_01;
        endcase
 end
 
 endmodule
 
 //ALU
 
 module ALU_unit (A,B,Control_in,ALU_Result,zero);
 input [31:0] A,B;
 input [3:0] Control_in;
 output reg zero;
 output reg[31:0] ALU_Result;
 
 always @(Control_in or A or B)
 begin
        case(Control_in)
        4'b0000: begin zero <= 0; ALU_Result <= A & B;    end
        4'b0001: begin zero <= 0; ALU_Result <= A | B;    end
        4'b0010: begin zero <= 0; ALU_Result <= A + B;    end
        4'b0110: begin if (A == B) zero <= 1;else zero <=0; ALU_Result <= A&B;    end
        endcase
 end
 
 endmodule
 
 
 //ALU Control
 
 module ALU_Control (ALUOp,fun7,fun3,Control_out);
 
 input fun7;
 input [2:0] fun3;
 input [1:0] ALUOp;
 output reg [3:0] Control_out;
 
 always @(*)
 begin
        case({ALUOp,fun7,fun3})
        6'b00_0_000:    Control_out <=4'b0010;
        6'b01_0_000:    Control_out <=4'b0110;
        6'b10_0_000:    Control_out <=4'b0010;
        6'b10_0_111:    Control_out <=4'b0000;
        6'b10_0_111:    Control_out <=4'b0000;
        6'b10_0_110:    Control_out <=4'b0001;
        endcase
 end
 
 endmodule

 //Data Memory
 
 module Data_Memory(clk,reset,MemWrite,MemRead, read_address,Write_data,MemData_out);
 
 input clk,reset,MemWrite,MemRead;
 input [31:0] read_address,Write_data;
 output [31:0] MemData_out;
 
 integer k;
 
 reg [31:0] D_Memory[63:0];
 
 always@(posedge clk or posedge reset)
 begin
 if (reset) begin
        for (k=0;k<64;k=k+1) begin
        D_Memory[k]<= 32'b00;
        end
 end
 else if (MemWrite) begin
            D_Memory[read_address]<= Write_data;
           end
end
     
assign MemData_out = (MemRead) ? D_Memory[read_address] : 32'b00;

endmodule     
     
 //Multiplexers
 
 module Mux1 (sel1,A1,B1,Mux1_out);
 
 input sel1;
 input [31:0] A1,B1;
 output [31:0] Mux1_out;
 
 assign Mux1_out=(sel1 == 1'b0)? A1 : B1;
 endmodule
 
 module Mux2 (sel2,A2,B2,Mux2_out);
 
 input sel2;
 input [31:0] A2,B2;
 output [31:0] Mux2_out;
 
 assign Mux2_out=(sel2 == 1'b0)? A2 : B2;
 endmodule
 
 module Mux3 (sel3,A3,B3,Mux3_out);
 
 input sel3;
 input [31:0] A3,B3;
 output [31:0] Mux3_out;
 
 assign Mux3_out=(sel3 == 1'b0)? A3 : B3;
 endmodule
 
 
 //AND LOGIC
 
 module And_Logic(branch, zero, and_out);
 
 input branch,zero;
 output and_out;
 
 assign and_out = branch & zero;
 
 endmodule
 
 
 //Adder
 
 module Adder(in_1,in_2,Sum_out);
 
 input [31:0] in_1,in_2;
 output [31:0] Sum_out;
 
 
 assign Sum_out = in_1 + in_2;
  
 
 endmodule
 
 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 
 //ALL MODULES INSTANTIATE HERE
 
 module top(clk, reset);
 
 input clk,reset;
 wire [31:0] PC_top, instruction_top, Rd1_top, Rd2_top,ImmExt_top, mux1_top,Sum_out_top,NextoPC_top, PCin_top,address_top, memdata_top, WriteBack_top;
 wire RegWrite_top, ALUSrc_top,zero_top,branch_top,sel2_top, MemtoReg_top,MemWrite_top,MemRead_top;
 wire [1:0] ALUOp_top;
 wire [3:0] control_top;
 
 //Program counter
 Program_Counter PC (.clk(clk), .reset(reset), .PC_in(PCin_top), .PC_out(PC_top));
 
 //PC ADDER
 PCplus4 PC_Adder (.fromPC(PC_top) ,.NextoPC(NextoPC_top));        
 
 //Instruction Memory
 Instruction_Mem Inst_Memory(.clk(clk),.reset(reset), .read_address(PC_top), .instruction_out(instuction_top));
 
 //Register File
 
 Reg_File Reg_File(.clk(clk), .reset(reset), .RegWrite(RegWrite_top), .Rs1(instruction_top[19:15]) ,.Rs2(instruction_top[24:20]), .Rd(instruction_top[11:7]), .Write_data(WriteBack_top), .read_data1(Rd1_top), .read_data2(Rd2_top));
 
            

//Immediate generator
ImmGen ImmGen (.Opcode(instruction_top[6:0]), .instruction(instruction_top), .ImmExt(ImmExt_top));

//Control unit 
Control_Unit Control_Unit(.instruction(instruction_top[6:0]), .Branch(branch_top), .MemRead(MemRead_top), .MemtoReg(MemtoReg_top), .ALUOp(ALUOp_top), .MemWrite(MemWrite_top), .ALUSrc(ALUSrc_top), .RegWrite(RegWrite_top));

//ALU CONTROL

ALU_Control ALU_Control (.ALUOp(ALUOp_top), .fun7(instruction_top[30]), .fun3(instruction_top[14:12]), .Control_out(control_top));


//ALU
ALU_unit ALU(.A(Rd1_top), .B(mux1_top), .Control_in(control_top), .ALU_Result(address_top),.zero(zero_top));

//ALU Mux
Mux1 ALU_Mux (.sel1(ALUSrc_top),.A1(Rd2_top), .B1(ImmExt_top), .Mux1_out(mux1_top));

//Adder
Adder Adder(.in_1(PC_top),.in_2(ImmExt_top),.Sum_out(Sum_out_top));


//AND gate
And_Logic AND_LOGic(.branch(branch_top), .zero(zero_top), .and_out(sel2_top));

//Mux

Mux2 (.sel2(sel2_top),.A2(NextoPC_top),.B2(Sum_out_top),.Mux2_out(PCin_top));

//Data Memory 

Data_Memory Data_mem(.clk(clk), .reset(reset), .MemWrite(MemWrite_top), .MemRead(MemRead_top), .read_address(address_top), .Write_data(Rd2_top), .MemData_out(memdata_top));

// Mux
Mux3 memory_mux (.sel3(MemtoReg_top), .A3(address_top), .B3(memdata_top), .Mux3_out(WriteBack_top));

endmodule


module test_tb;

reg clk,reset;

top uut (.clk(clk), .reset(reset));

initial begin 
clk = 0; 
reset = 1;
#5;
reset = 0;
#400;
end
always begin 
#5 clk = ~clk;
end
endmodule
