RB_BLKSZ,VAR_0
RB_BUFSZ,VAR_1
RB_NO_FETCH,VAR_2
RB_NO_UPDATE,VAR_3
RB_RPTR_WR_EN,VAR_4
REG_SET_FIELD,FUNC_0
RREG32_SOC15,FUNC_1
SOC15_REG_OFFSET,FUNC_2
UVD,VAR_5
UVD_LMI_CTRL2__RE_OFLD_MIF_WR_REQ_NUM__SHIFT,VAR_6
UVD_LMI_CTRL__CRC_RESET_MASK,VAR_7
UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK,VAR_8
UVD_LMI_CTRL__MASK_MC_URGENT_MASK,VAR_9
UVD_LMI_CTRL__REQ_MODE_MASK,VAR_10
UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK,VAR_11
UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK,VAR_12
UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT,VAR_13
UVD_MASTINT_EN__VCPU_EN_MASK,VAR_14
UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT,VAR_15
UVD_MPC_SET_MUXA0__VARA_1__SHIFT,VAR_16
UVD_MPC_SET_MUXA0__VARA_2__SHIFT,VAR_17
UVD_MPC_SET_MUXA0__VARA_3__SHIFT,VAR_18
UVD_MPC_SET_MUXA0__VARA_4__SHIFT,VAR_19
UVD_MPC_SET_MUXB0__VARB_1__SHIFT,VAR_20
UVD_MPC_SET_MUXB0__VARB_2__SHIFT,VAR_21
UVD_MPC_SET_MUXB0__VARB_3__SHIFT,VAR_22
UVD_MPC_SET_MUXB0__VARB_4__SHIFT,VAR_23
UVD_MPC_SET_MUX__SET_0__SHIFT,VAR_24
UVD_MPC_SET_MUX__SET_1__SHIFT,VAR_25
UVD_MPC_SET_MUX__SET_2__SHIFT,VAR_26
UVD_POWER_STATUS__UVD_PG_EN_MASK,VAR_27
UVD_POWER_STATUS__UVD_PG_MODE_MASK,VAR_28
UVD_RBC_RB_CNTL,VAR_29
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK,VAR_30
UVD_SYS_INT_EN__UVD_JRBC_EN_MASK,VAR_31
UVD_VCPU_CNTL__CLK_EN_MASK,VAR_32
UVD_VCPU_CNTL__MIF_WR_LOW_THRESHOLD_BP_MASK,VAR_33
UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT,VAR_34
WREG32_P,FUNC_3
WREG32_SOC15,FUNC_4
WREG32_SOC15_DPG_MODE,FUNC_5
amdgpu_sched_hw_submission,VAR_35
lower_32_bits,FUNC_6
mmUVD_JPEG_ADDR_CONFIG,VAR_36
mmUVD_JPEG_UV_ADDR_CONFIG,VAR_37
mmUVD_JRBC_RB_WPTR,VAR_38
mmUVD_LMI_CTRL,VAR_39
mmUVD_LMI_CTRL2,VAR_40
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,VAR_41
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,VAR_42
mmUVD_LMI_SWAP_CNTL,VAR_43
mmUVD_MASTINT_EN,VAR_44
mmUVD_MPC_CNTL,VAR_45
mmUVD_MPC_SET_MUX,VAR_46
mmUVD_MPC_SET_MUXA0,VAR_47
mmUVD_MPC_SET_MUXB0,VAR_48
mmUVD_POWER_STATUS,VAR_49
mmUVD_RBC_RB_CNTL,VAR_50
mmUVD_RBC_RB_RPTR,VAR_51
mmUVD_RBC_RB_RPTR_ADDR,VAR_52
mmUVD_RBC_RB_WPTR,VAR_53
mmUVD_RBC_RB_WPTR_CNTL,VAR_54
mmUVD_RBC_XX_IB_REG_CHECK,VAR_55
mmUVD_REG_XX_MASK,VAR_56
mmUVD_SCRATCH2,VAR_57
mmUVD_SOFT_RESET,VAR_58
mmUVD_SYS_INT_EN,VAR_59
mmUVD_VCPU_CNTL,VAR_60
order_base_2,FUNC_7
upper_32_bits,FUNC_8
vcn_1_0_enable_static_power_gating,FUNC_9
vcn_v1_0_clock_gating_dpg_mode,FUNC_10
vcn_v1_0_jpeg_ring_set_patch_ring,FUNC_11
vcn_v1_0_mc_resume_dpg_mode,FUNC_12
vcn_v1_0_start_dpg_mode,FUNC_13
adev,VAR_61
ring,VAR_62
rb_bufsz,VAR_63
tmp,VAR_64
lmi_swap_cntl,VAR_65
