\hypertarget{classUART__v1__0_1_1arch__imp}{}\section{arch\+\_\+imp Architecture Reference}
\label{classUART__v1__0_1_1arch__imp}\index{arch\+\_\+imp@{arch\+\_\+imp}}


componente U\+A\+R\+T\+\_\+\+A\+X\+I\+\_\+\+S00  componente nel quale è incapsulato il componente \hyperlink{structUART}{U\+A\+RT} e la logica di gestione delle interruzioni.  


\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0_1_1arch__imp_a554bf35242758ea2c6cdb41b3a146b89}\label{classUART__v1__0_1_1arch__imp_a554bf35242758ea2c6cdb41b3a146b89}} 
\hyperlink{classUART__v1__0_1_1arch__imp_a554bf35242758ea2c6cdb41b3a146b89}{U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0_1_1arch__imp_af8995827bb89a3b54bf57d79330e4cf5}\label{classUART__v1__0_1_1arch__imp_af8995827bb89a3b54bf57d79330e4cf5}} 
\hyperlink{classUART__v1__0_1_1arch__imp_af8995827bb89a3b54bf57d79330e4cf5}{uart\+\_\+v1\+\_\+0\+\_\+s00\+\_\+axi\+\_\+inst}  {\bfseries U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI}   
\end{DoxyCompactItemize}


\subsection{Detailed Description}
componente U\+A\+R\+T\+\_\+\+A\+X\+I\+\_\+\+S00  componente nel quale è incapsulato il componente \hyperlink{structUART}{U\+A\+RT} e la logica di gestione delle interruzioni. 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/media/saverio/\+O\+S/\+Users/\+Saverio/\+Desktop/\+S\+E/git/\+Andrea/\+F\+P\+G\+A/ip\+\_\+repo/\+U\+A\+R\+T\+\_\+1.\+0/hdl/\hyperlink{UART__v1__0_8vhd}{U\+A\+R\+T\+\_\+v1\+\_\+0.\+vhd}\end{DoxyCompactItemize}
