                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.cs08
                              6 	.module _divulong
                              7 	.optsdcc -ms08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __divulong_PARM_2
                             24 	.globl __divulong_PARM_1
                             25 	.globl __divulong
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram
                             32 ;--------------------------------------------------------
                             33 ;--------------------------------------------------------
                             34 ; absolute ram data
                             35 ;--------------------------------------------------------
                             36 	.area IABS    (ABS)
                             37 	.area IABS    (ABS)
                             38 ;--------------------------------------------------------
                             39 ; absolute external ram data
                             40 ;--------------------------------------------------------
                             41 	.area XABS    (ABS)
                             42 ;--------------------------------------------------------
                             43 ; initialized external ram data
                             44 ;--------------------------------------------------------
                             45 	.area XISEG
                             46 ;--------------------------------------------------------
                             47 ; extended address mode data
                             48 ;--------------------------------------------------------
                             49 	.area XSEG
   0000                      50 __divulong_PARM_1:
   0000                      51 	.ds 4
   0004                      52 __divulong_PARM_2:
   0004                      53 	.ds 4
   0008                      54 __divulong_reste_65536_2:
   0008                      55 	.ds 4
   000C                      56 __divulong_c_65536_2:
   000C                      57 	.ds 1
                             58 ;--------------------------------------------------------
                             59 ; global & static initialisations
                             60 ;--------------------------------------------------------
                             61 	.area HOME    (CODE)
                             62 	.area GSINIT  (CODE)
                             63 	.area GSFINAL (CODE)
                             64 	.area GSINIT  (CODE)
                             65 ;--------------------------------------------------------
                             66 ; Home
                             67 ;--------------------------------------------------------
                             68 	.area HOME    (CODE)
                             69 	.area HOME    (CODE)
                             70 ;--------------------------------------------------------
                             71 ; code
                             72 ;--------------------------------------------------------
                             73 	.area CSEG    (CODE)
                             74 ;------------------------------------------------------------
                             75 ;Allocation info for local variables in function '_divulong'
                             76 ;------------------------------------------------------------
                             77 ;x                         Allocated with name '__divulong_PARM_1'
                             78 ;y                         Allocated with name '__divulong_PARM_2'
                             79 ;reste                     Allocated with name '__divulong_reste_65536_2'
                             80 ;count                     Allocated to registers 
                             81 ;c                         Allocated with name '__divulong_c_65536_2'
                             82 ;------------------------------------------------------------
                             83 ;../_divulong.c:337: _divulong (unsigned long x, unsigned long y) __SDCC_NONBANKED
                             84 ;	-----------------------------------------
                             85 ;	 function _divulong
                             86 ;	-----------------------------------------
                             87 ;	Register assignment is optimal.
                             88 ;	Stack space usage: 0 bytes.
   0000                      89 __divulong:
                             90 ;../_divulong.c:339: unsigned long reste = 0L;
   0000 8C            [ 1]   91 	clrh
   0001 5F            [ 1]   92 	clrx
   0002 96r00r08      [ 5]   93 	sthx	__divulong_reste_65536_2
   0005 96r00r0A      [ 5]   94 	sthx	(__divulong_reste_65536_2 + 2)
                             95 ;../_divulong.c:343: do
   0008 AE 20         [ 2]   96 	ldx	#0x20
   000A                      97 00105$:
                             98 ;../_divulong.c:346: c = MSB_SET(x);
   000A C6r00r00      [ 4]   99 	lda	__divulong_PARM_1
   000D 49            [ 1]  100 	rola
   000E 4F            [ 1]  101 	clra
   000F 49            [ 1]  102 	rola
   0010 C7r00r0C      [ 4]  103 	sta	__divulong_c_65536_2
                            104 ;../_divulong.c:347: x <<= 1;
   0013 89            [ 2]  105 	pshx
   0014 C6r00r03      [ 4]  106 	lda	(__divulong_PARM_1 + 3)
   0017 CEr00r02      [ 4]  107 	ldx	(__divulong_PARM_1 + 2)
   001A 48            [ 1]  108 	lsla
   001B 59            [ 1]  109 	rolx
   001C C7r00r03      [ 4]  110 	sta	(__divulong_PARM_1 + 3)
   001F CFr00r02      [ 4]  111 	stx	(__divulong_PARM_1 + 2)
   0022 C6r00r01      [ 4]  112 	lda	(__divulong_PARM_1 + 1)
   0025 CEr00r00      [ 4]  113 	ldx	__divulong_PARM_1
   0028 49            [ 1]  114 	rola
   0029 59            [ 1]  115 	rolx
   002A C7r00r01      [ 4]  116 	sta	(__divulong_PARM_1 + 1)
   002D CFr00r00      [ 4]  117 	stx	__divulong_PARM_1
   0030 88            [ 3]  118 	pulx
                            119 ;../_divulong.c:348: reste <<= 1;
   0031 89            [ 2]  120 	pshx
   0032 C6r00r0B      [ 4]  121 	lda	(__divulong_reste_65536_2 + 3)
   0035 CEr00r0A      [ 4]  122 	ldx	(__divulong_reste_65536_2 + 2)
   0038 48            [ 1]  123 	lsla
   0039 59            [ 1]  124 	rolx
   003A C7r00r0B      [ 4]  125 	sta	(__divulong_reste_65536_2 + 3)
   003D CFr00r0A      [ 4]  126 	stx	(__divulong_reste_65536_2 + 2)
   0040 C6r00r09      [ 4]  127 	lda	(__divulong_reste_65536_2 + 1)
   0043 CEr00r08      [ 4]  128 	ldx	__divulong_reste_65536_2
   0046 49            [ 1]  129 	rola
   0047 59            [ 1]  130 	rolx
   0048 C7r00r09      [ 4]  131 	sta	(__divulong_reste_65536_2 + 1)
   004B CFr00r08      [ 4]  132 	stx	__divulong_reste_65536_2
   004E 88            [ 3]  133 	pulx
                            134 ;../_divulong.c:349: if (c)
   004F C6r00r0C      [ 4]  135 	lda	__divulong_c_65536_2
   0052 27 08         [ 3]  136 	beq	00102$
                            137 ;../_divulong.c:350: reste |= 1L;
   0054 C6r00r0B      [ 4]  138 	lda	(__divulong_reste_65536_2 + 3)
   0057 AA 01         [ 2]  139 	ora	#0x01
   0059 C7r00r0B      [ 4]  140 	sta	(__divulong_reste_65536_2 + 3)
   005C                     141 00102$:
                            142 ;../_divulong.c:352: if (reste >= y)
   005C C6r00r0B      [ 4]  143 	lda	(__divulong_reste_65536_2 + 3)
   005F C0r00r07      [ 4]  144 	sub	(__divulong_PARM_2 + 3)
   0062 C6r00r0A      [ 4]  145 	lda	(__divulong_reste_65536_2 + 2)
   0065 C2r00r06      [ 4]  146 	sbc	(__divulong_PARM_2 + 2)
   0068 C6r00r09      [ 4]  147 	lda	(__divulong_reste_65536_2 + 1)
   006B C2r00r05      [ 4]  148 	sbc	(__divulong_PARM_2 + 1)
   006E C6r00r08      [ 4]  149 	lda	__divulong_reste_65536_2
   0071 C2r00r04      [ 4]  150 	sbc	__divulong_PARM_2
   0074 25 2C         [ 3]  151 	bcs	00106$
                            152 ;../_divulong.c:354: reste -= y;
   0076 C6r00r0B      [ 4]  153 	lda	(__divulong_reste_65536_2 + 3)
   0079 C0r00r07      [ 4]  154 	sub	(__divulong_PARM_2 + 3)
   007C C7r00r0B      [ 4]  155 	sta	(__divulong_reste_65536_2 + 3)
   007F C6r00r0A      [ 4]  156 	lda	(__divulong_reste_65536_2 + 2)
   0082 C2r00r06      [ 4]  157 	sbc	(__divulong_PARM_2 + 2)
   0085 C7r00r0A      [ 4]  158 	sta	(__divulong_reste_65536_2 + 2)
   0088 C6r00r09      [ 4]  159 	lda	(__divulong_reste_65536_2 + 1)
   008B C2r00r05      [ 4]  160 	sbc	(__divulong_PARM_2 + 1)
   008E C7r00r09      [ 4]  161 	sta	(__divulong_reste_65536_2 + 1)
   0091 C6r00r08      [ 4]  162 	lda	__divulong_reste_65536_2
   0094 C2r00r04      [ 4]  163 	sbc	__divulong_PARM_2
   0097 C7r00r08      [ 4]  164 	sta	__divulong_reste_65536_2
                            165 ;../_divulong.c:356: x |= 1L;
   009A C6r00r03      [ 4]  166 	lda	(__divulong_PARM_1 + 3)
   009D AA 01         [ 2]  167 	ora	#0x01
   009F C7r00r03      [ 4]  168 	sta	(__divulong_PARM_1 + 3)
   00A2                     169 00106$:
                            170 ;../_divulong.c:359: while (--count);
   00A2 5A            [ 1]  171 	decx
   00A3 5D            [ 1]  172 	tstx
   00A4 27 03         [ 3]  173 	beq	00133$
   00A6 CCr00r0A      [ 4]  174 	jmp	00105$
   00A9                     175 00133$:
                            176 ;../_divulong.c:360: return x;
   00A9 C6r00r00      [ 4]  177 	lda	__divulong_PARM_1
   00AC B7*00         [ 3]  178 	sta	*___SDCC_hc08_ret3
   00AE C6r00r01      [ 4]  179 	lda	(__divulong_PARM_1 + 1)
   00B1 B7*00         [ 3]  180 	sta	*___SDCC_hc08_ret2
   00B3 CEr00r02      [ 4]  181 	ldx	(__divulong_PARM_1 + 2)
   00B6 C6r00r03      [ 4]  182 	lda	(__divulong_PARM_1 + 3)
                            183 ;../_divulong.c:361: }
   00B9 81            [ 6]  184 	rts
                            185 	.area CSEG    (CODE)
                            186 	.area CONST   (CODE)
                            187 	.area XINIT   (CODE)
                            188 	.area CABS    (ABS,CODE)
